<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file projeto_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Tue Oct 21 15:04:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Projeto_impl1.twr -gui Projeto_impl1.ncd Projeto_impl1.prf 
Design file:     projeto_impl1.ncd
Preference file: projeto_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 25.000000 MHz (0 errors)</A></LI>            586 items scored, 0 timing errors detected.
Report:  145.518MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            586 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.128ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R3_stable  (from clk_c +)
   Destination:    FF         Data in        key_state_0io[1]  (to clk_c +)

   Delay:               6.824ns  (11.2% logic, 88.8% route), 2 logic levels.

 Constraint Details:

      6.824ns physical path delay SLICE_9 to S[1]_MGIOL meets
     40.000ns delay constraint less
     -0.100ns skew and
      0.148ns DO_SET requirement (totaling 39.952ns) by 33.128ns

 Physical Path Details:

      Data path SLICE_9 to S[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R17C81B.CLK to     R17C81B.Q0 SLICE_9 (from clk_c)
ROUTE         5     0.791     R17C81B.Q0 to     R17C81D.A1 R3_stable
CTOF_DEL    ---     0.236     R17C81D.A1 to     R17C81D.F1 SLICE_23
ROUTE         1     5.272     R17C81D.F1 to *_L32D.TXDATA0 key_state6 (to clk_c)
                  --------
                    6.824   (11.2% logic, 88.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C81B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to S[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.727       P3.PADDI to   IOL_L32D.CLK clk_c
                  --------
                    2.727   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R1_stable  (from clk_c +)
   Destination:    FF         Data in        key_state_0io[1]  (to clk_c +)

   Delay:               6.816ns  (11.2% logic, 88.8% route), 2 logic levels.

 Constraint Details:

      6.816ns physical path delay SLICE_8 to S[1]_MGIOL meets
     40.000ns delay constraint less
     -0.100ns skew and
      0.148ns DO_SET requirement (totaling 39.952ns) by 33.136ns

 Physical Path Details:

      Data path SLICE_8 to S[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R17C81A.CLK to     R17C81A.Q0 SLICE_8 (from clk_c)
ROUTE         5     0.783     R17C81A.Q0 to     R17C81D.B1 R1_stable
CTOF_DEL    ---     0.236     R17C81D.B1 to     R17C81D.F1 SLICE_23
ROUTE         1     5.272     R17C81D.F1 to *_L32D.TXDATA0 key_state6 (to clk_c)
                  --------
                    6.816   (11.2% logic, 88.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C81A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to S[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.727       P3.PADDI to   IOL_L32D.CLK clk_c
                  --------
                    2.727   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[3]  (from clk_c +)
   Destination:    FF         Data in        count[5]  (to clk_c +)
                   FF                        count[4]

   Delay:               4.569ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      4.569ns physical path delay SLICE_11 to SLICE_12 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.007ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R17C80D.CLK to     R17C80D.Q1 SLICE_11 (from clk_c)
ROUTE         2     1.240     R17C80D.Q1 to     R18C81C.A1 count[3]
CTOF_DEL    ---     0.236     R18C81C.A1 to     R18C81C.F1 SLICE_21
ROUTE         1     0.566     R18C81C.F1 to     R18C81D.A1 R1_stable3_9
CTOF_DEL    ---     0.236     R18C81D.A1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80D.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.569   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[3]  (from clk_c +)
   Destination:    FF         Data in        count[7]  (to clk_c +)
                   FF                        count[6]

   Delay:               4.569ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      4.569ns physical path delay SLICE_11 to SLICE_13 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.007ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R17C80D.CLK to     R17C80D.Q1 SLICE_11 (from clk_c)
ROUTE         2     1.240     R17C80D.Q1 to     R18C81C.A1 count[3]
CTOF_DEL    ---     0.236     R18C81C.A1 to     R18C81C.F1 SLICE_21
ROUTE         1     0.566     R18C81C.F1 to     R18C81D.A1 R1_stable3_9
CTOF_DEL    ---     0.236     R18C81D.A1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80A.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.569   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[3]  (from clk_c +)
   Destination:    FF         Data in        count[13]  (to clk_c +)
                   FF                        count[12]

   Delay:               4.569ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      4.569ns physical path delay SLICE_11 to SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.007ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R17C80D.CLK to     R17C80D.Q1 SLICE_11 (from clk_c)
ROUTE         2     1.240     R17C80D.Q1 to     R18C81C.A1 count[3]
CTOF_DEL    ---     0.236     R18C81C.A1 to     R18C81C.F1 SLICE_21
ROUTE         1     0.566     R18C81C.F1 to     R18C81D.A1 R1_stable3_9
CTOF_DEL    ---     0.236     R18C81D.A1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80C.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.569   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[11]  (from clk_c +)
   Destination:    FF         Data in        count[5]  (to clk_c +)
                   FF                        count[4]

   Delay:               4.561ns  (27.0% logic, 73.0% route), 4 logic levels.

 Constraint Details:

      4.561ns physical path delay SLICE_15 to SLICE_12 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.015ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R17C80C.CLK to     R17C80C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.232     R17C80C.Q1 to     R18C81C.B1 count[11]
CTOF_DEL    ---     0.236     R18C81C.B1 to     R18C81C.F1 SLICE_21
ROUTE         1     0.566     R18C81C.F1 to     R18C81D.A1 R1_stable3_9
CTOF_DEL    ---     0.236     R18C81D.A1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80D.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.561   (27.0% logic, 73.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C80C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[11]  (from clk_c +)
   Destination:    FF         Data in        count[7]  (to clk_c +)
                   FF                        count[6]

   Delay:               4.561ns  (27.0% logic, 73.0% route), 4 logic levels.

 Constraint Details:

      4.561ns physical path delay SLICE_15 to SLICE_13 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.015ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R17C80C.CLK to     R17C80C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.232     R17C80C.Q1 to     R18C81C.B1 count[11]
CTOF_DEL    ---     0.236     R18C81C.B1 to     R18C81C.F1 SLICE_21
ROUTE         1     0.566     R18C81C.F1 to     R18C81D.A1 R1_stable3_9
CTOF_DEL    ---     0.236     R18C81D.A1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80A.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.561   (27.0% logic, 73.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C80C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[11]  (from clk_c +)
   Destination:    FF         Data in        count[13]  (to clk_c +)
                   FF                        count[12]

   Delay:               4.561ns  (27.0% logic, 73.0% route), 4 logic levels.

 Constraint Details:

      4.561ns physical path delay SLICE_15 to SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.015ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R17C80C.CLK to     R17C80C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.232     R17C80C.Q1 to     R18C81C.B1 count[11]
CTOF_DEL    ---     0.236     R18C81C.B1 to     R18C81C.F1 SLICE_21
ROUTE         1     0.566     R18C81C.F1 to     R18C81D.A1 R1_stable3_9
CTOF_DEL    ---     0.236     R18C81D.A1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80C.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.561   (27.0% logic, 73.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R17C80C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[5]  (from clk_c +)
   Destination:    FF         Data in        count[5]  (to clk_c +)
                   FF                        count[4]

   Delay:               4.417ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      4.417ns physical path delay SLICE_12 to SLICE_12 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.159ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C80D.CLK to     R19C80D.Q1 SLICE_12 (from clk_c)
ROUTE         2     1.461     R19C80D.Q1 to     R18C81B.A0 count[5]
CTOF_DEL    ---     0.236     R18C81B.A0 to     R18C81B.F0 SLICE_22
ROUTE         1     0.193     R18C81B.F0 to     R18C81D.D1 R1_stable3_8
CTOF_DEL    ---     0.236     R18C81D.D1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80D.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.417   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[5]  (from clk_c +)
   Destination:    FF         Data in        count[7]  (to clk_c +)
                   FF                        count[6]

   Delay:               4.417ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      4.417ns physical path delay SLICE_12 to SLICE_13 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.159ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C80D.CLK to     R19C80D.Q1 SLICE_12 (from clk_c)
ROUTE         2     1.461     R19C80D.Q1 to     R18C81B.A0 count[5]
CTOF_DEL    ---     0.236     R18C81B.A0 to     R18C81B.F0 SLICE_22
ROUTE         1     0.193     R18C81B.F0 to     R18C81D.D1 R1_stable3_8
CTOF_DEL    ---     0.236     R18C81D.D1 to     R18C81D.F1 SLICE_17
ROUTE        17     0.650     R18C81D.F1 to     R17C81B.D1 R1_stable3
CTOF_DEL    ---     0.236     R17C81B.D1 to     R17C81B.F1 SLICE_9
ROUTE         9     0.883     R17C81B.F1 to    R19C80A.LSR R1_stable_0_sqmuxa (to clk_c)
                  --------
                    4.417   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.627       P3.PADDI to    R19C80A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  145.518MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |   25.000 MHz|  145.518 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 16
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 586 paths, 1 nets, and 166 connections (97.65% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Tue Oct 21 15:04:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Projeto_impl1.twr -gui Projeto_impl1.ncd Projeto_impl1.prf 
Design file:     projeto_impl1.ncd
Preference file: projeto_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 25.000000 MHz (0 errors)</A></LI>            586 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            586 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R1_stable  (from clk_c +)
   Destination:    FF         Data in        R1_stable  (to clk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_8 to SLICE_8 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81A.CLK to     R17C81A.Q0 SLICE_8 (from clk_c)
ROUTE         5     0.058     R17C81A.Q0 to     R17C81A.D0 R1_stable
CTOF_DEL    ---     0.076     R17C81A.D0 to     R17C81A.F0 SLICE_8
ROUTE         1     0.000     R17C81A.F0 to    R17C81A.DI0 R1_stable_5 (to clk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R3_stable  (from clk_c +)
   Destination:    FF         Data in        R3_stable  (to clk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_9 to SLICE_9 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81B.CLK to     R17C81B.Q0 SLICE_9 (from clk_c)
ROUTE         5     0.058     R17C81B.Q0 to     R17C81B.D0 R3_stable
CTOF_DEL    ---     0.076     R17C81B.D0 to     R17C81B.F0 SLICE_9
ROUTE         1     0.000     R17C81B.F0 to    R17C81B.DI0 R3_stable_RNO (to clk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R3_stable  (from clk_c +)
   Destination:    FF         Data in        count[0]  (to clk_c +)

   Delay:               0.374ns  (64.2% logic, 35.8% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay SLICE_9 to SLICE_10 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.255ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81B.CLK to     R17C81B.Q0 SLICE_9 (from clk_c)
ROUTE         5     0.134     R17C81B.Q0 to     R18C81A.D0 R3_stable
CTOF_DEL    ---     0.076     R18C81A.D0 to     R18C81A.F0 SLICE_10
ROUTE         1     0.000     R18C81A.F0 to    R18C81A.DI0 count_6[0] (to clk_c)
                  --------
                    0.374   (64.2% logic, 35.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R18C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.269ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              s_R3[1]  (from clk_c +)
   Destination:    FF         Data in        count[0]  (to clk_c +)

   Delay:               0.388ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_23 to SLICE_10 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.269ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81D.CLK to     R17C81D.Q0 SLICE_23 (from clk_c)
ROUTE         4     0.148     R17C81D.Q0 to     R18C81A.C0 s_R3[1]
CTOF_DEL    ---     0.076     R18C81A.C0 to     R18C81A.F0 SLICE_10
ROUTE         1     0.000     R18C81A.F0 to    R18C81A.DI0 count_6[0] (to clk_c)
                  --------
                    0.388   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R18C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[0]  (from clk_c +)
   Destination:    FF         Data in        count[0]  (to clk_c +)

   Delay:               0.469ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.469ns physical path delay SLICE_10 to SLICE_10 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.350ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R18C81A.CLK to     R18C81A.Q0 SLICE_10 (from clk_c)
ROUTE         3     0.229     R18C81A.Q0 to     R18C81A.B0 count[0]
CTOF_DEL    ---     0.076     R18C81A.B0 to     R18C81A.F0 SLICE_10
ROUTE         1     0.000     R18C81A.F0 to    R18C81A.DI0 count_6[0] (to clk_c)
                  --------
                    0.469   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R18C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R18C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.356ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              s_R3[1]  (from clk_c +)
   Destination:    FF         Data in        R3_stable  (to clk_c +)

   Delay:               0.475ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      0.475ns physical path delay SLICE_23 to SLICE_9 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.356ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81D.CLK to     R17C81D.Q0 SLICE_23 (from clk_c)
ROUTE         4     0.235     R17C81D.Q0 to     R17C81B.C0 s_R3[1]
CTOF_DEL    ---     0.076     R17C81B.C0 to     R17C81B.F0 SLICE_9
ROUTE         1     0.000     R17C81B.F0 to    R17C81B.DI0 R3_stable_RNO (to clk_c)
                  --------
                    0.475   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              s_R1[1]  (from clk_c +)
   Destination:    FF         Data in        R1_stable  (to clk_c +)

   Delay:               0.485ns  (49.5% logic, 50.5% route), 2 logic levels.

 Constraint Details:

      0.485ns physical path delay SLICE_20 to SLICE_8 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.366ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81C.CLK to     R17C81C.Q0 SLICE_20 (from clk_c)
ROUTE         3     0.245     R17C81C.Q0 to     R17C81A.B0 s_R1[1]
CTOF_DEL    ---     0.076     R17C81A.B0 to     R17C81A.F0 SLICE_8
ROUTE         1     0.000     R17C81A.F0 to    R17C81A.DI0 R1_stable_5 (to clk_c)
                  --------
                    0.485   (49.5% logic, 50.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              s_R3[1]  (from clk_c +)
   Destination:    FF         Data in        count[14]  (to clk_c +)

   Delay:               0.524ns  (60.3% logic, 39.7% route), 3 logic levels.

 Constraint Details:

      0.524ns physical path delay SLICE_23 to SLICE_17 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.405ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81D.CLK to     R17C81D.Q0 SLICE_23 (from clk_c)
ROUTE         4     0.072     R17C81D.Q0 to     R17C81D.C0 s_R3[1]
CTOF_DEL    ---     0.076     R17C81D.C0 to     R17C81D.F0 SLICE_23
ROUTE        14     0.136     R17C81D.F0 to     R18C81D.D0 N_13_li
CTOF_DEL    ---     0.076     R18C81D.D0 to     R18C81D.F0 SLICE_17
ROUTE         1     0.000     R18C81D.F0 to    R18C81D.DI0 count_6[14] (to clk_c)
                  --------
                    0.524   (60.3% logic, 39.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R18C81D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              s_R3[1]  (from clk_c +)
   Destination:    FF         Data in        count[1]  (to clk_c +)

   Delay:               0.538ns  (58.7% logic, 41.3% route), 3 logic levels.

 Constraint Details:

      0.538ns physical path delay SLICE_23 to SLICE_10 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.419ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81D.CLK to     R17C81D.Q0 SLICE_23 (from clk_c)
ROUTE         4     0.072     R17C81D.Q0 to     R17C81D.C0 s_R3[1]
CTOF_DEL    ---     0.076     R17C81D.C0 to     R17C81D.F0 SLICE_23
ROUTE        14     0.150     R17C81D.F0 to     R18C81A.C1 N_13_li
CTOF_DEL    ---     0.076     R18C81A.C1 to     R18C81A.F1 SLICE_10
ROUTE         1     0.000     R18C81A.F1 to    R18C81A.DI1 count_6[1] (to clk_c)
                  --------
                    0.538   (58.7% logic, 41.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R18C81A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              s_R3[1]  (from clk_c +)
   Destination:    FF         Data in        count[2]  (to clk_c +)

   Delay:               0.548ns  (57.7% logic, 42.3% route), 3 logic levels.

 Constraint Details:

      0.548ns physical path delay SLICE_23 to SLICE_11 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.429ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R17C81D.CLK to     R17C81D.Q0 SLICE_23 (from clk_c)
ROUTE         4     0.072     R17C81D.Q0 to     R17C81D.C0 s_R3[1]
CTOF_DEL    ---     0.076     R17C81D.C0 to     R17C81D.F0 SLICE_23
ROUTE        14     0.160     R17C81D.F0 to     R17C80D.C0 N_13_li
CTOF_DEL    ---     0.076     R17C80D.C0 to     R17C80D.F0 SLICE_11
ROUTE         1     0.000     R17C80D.F0 to    R17C80D.DI0 count_6[2] (to clk_c)
                  --------
                    0.548   (57.7% logic, 42.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C81D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.787       P3.PADDI to    R17C80D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 16
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 586 paths, 1 nets, and 166 connections (97.65% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
