# ML605 <-> FMC interposer <-> AD9284-EBZ
# Linie danych ADC -> FPGA - pary roznicowe
#
# Karta ML605 i jej podobne maja zasilanie 2V5 na liniach danych zlacz FMC
#
# Przetworniki ADxxxx-EBZ maja zasilanie 1V8 na liniach danych 
# tak samo jak plyta AD-EVALCZ
# Dla sygnalow roznicowych nie powinno byc problemu. Chociaz trzeba o tym pamietac.
#
NET "adc_data_in_p[0]" LOC = J30;
//NET "adc_data_in_p[0]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[0]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[0]" LOC = K29;
//NET "adc_data_in_n[0]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[0]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[1]" LOC = L25;
//NET "adc_data_in_p[1]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[1]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[1]" LOC = L26;
//NET "adc_data_in_n[1]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[1]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[2]" LOC = H34;
//NET "adc_data_in_p[2]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[2]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[2]" LOC = H33;
//NET "adc_data_in_n[2]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[2]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[3]" LOC = G32;
//NET "adc_data_in_p[3]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[3]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[3]" LOC = H32;
//NET "adc_data_in_n[3]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[3]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[4]" LOC = J31;
//NET "adc_data_in_p[4]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[4]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[4]" LOC = J32;
//NET "adc_data_in_n[4]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[4]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[5]" LOC = K28;
//NET "adc_data_in_p[5]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[5]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[5]" LOC = J29;
//NET "adc_data_in_n[5]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[5]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[6]" LOC = F31;
//NET "adc_data_in_p[6]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[6]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[6]" LOC = E31;
//NET "adc_data_in_n[6]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[6]" DIFF_TERM = "TRUE";
NET "adc_data_in_p[7]" LOC = G31;
//NET "adc_data_in_p[7]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_p[7]" DIFF_TERM = "TRUE";
NET "adc_data_in_n[7]" LOC = H30;
//NET "adc_data_in_n[7]" IOSTANDARD = LVDS_25;
//NET "adc_data_in_n[7]" DIFF_TERM = "TRUE";
NET "adc_data_in_*" DIFF_TERM = "TRUE" | IOSTANDARD = LVDS_25;

# Wyjscie zegara ADC -> FPGA - para roznicowa
NET "adc_dco_in_p" LOC = F33;
NET "adc_dco_in_p" IOSTANDARD = LVDS_25;
NET "adc_dco_in_p" DIFF_TERM = "TRUE";
NET "adc_dco_in_n" LOC = G33;
NET "adc_dco_in_n" IOSTANDARD = LVDS_25;
NET "adc_dco_in_n" DIFF_TERM = "TRUE";

#INST adc_dco_bufr LOC= BUFR_X0Y3;


TIMESPEC TS_ADC = PERIOD "ADCCLK" 4 ns HIGH 50 %;
NET "adc_dco_in_p" TNM_NET = "ADCCLK";
NET "adc_data_in_p[*]" TNM = "adc_data_in_pta_pads";
NET "adc_data_in_n[*]" TNM = "adc_data_in_pta_pads";
#TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 3.62 ns BEFORE "adc_dco_in_p" RISING;
#TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 3.62 ns BEFORE "adc_dco_in_p" FALLING;


# Powrot SPI z karty przetwornika
#NET ADC_OUT_SCLK	LOC = M30 | IOSTANDARD = LVCMOS25 | TIG;
#NET ADC_OUT_SDIO	LOC = R26 | IOSTANDARD = LVCMOS25;
#NET ADC_OUT_CSB	LOC = N30 | IOSTANDARD = LVCMOS25;

# Interfejs SPI
NET ADC_SPI_SDI	LOC = L31 | IOSTANDARD = LVCMOS25;
NET ADC_SPI_SDO	LOC = K32 | IOSTANDARD = LVCMOS25;
NET ADC_SPI_CLK	LOC = M31 | IOSTANDARD = LVCMOS25 | TIG;
NET ADC_SPI_CSB	LOC = M27 | IOSTANDARD = LVCMOS25;
NET "ADC_SPI_*" TIG; 

# PlanAhead Generated physical constraints 

NET "leds[0]" LOC = AC22;
NET "leds[1]" LOC = AC24;
NET "leds[2]" LOC = AE22;
NET "leds[3]" LOC = AE23;
NET "leds[4]" LOC = AB23;
NET "leds[5]" LOC = AG23;
NET "leds[6]" LOC = AE24;
NET "leds[7]" LOC = AD24;

NET "led_C" LOC = AP24;
NET "led_S" LOC = AH28;
NET "led_N" LOC = AH27;
NET "led*" IOSTANDARD = LVCMOS25;
NET "led*" TIG;  





//NET "adc_clock_out2" LOC = P31 | IOSTANDARD = LVCMOS25; //25P on interposer board
//NET "adc_clock_out" LOC = M22 | IOSTANDARD = LVCMOS25; //J55 on ML605
//NET "adc_clock_out_5hz_trigger" LOC = P31;
NET "adc_clock_out_p" LOC = A10;
NET "adc_clock_out_n" LOC = B10;
//NET "FMC_LPC_CLK0_M2C_N" LOC = "B10"; ## H5 on J63
//NET "FMC_LPC_CLK0_M2C_P" LOC = "A10"; ## H4 on J63

NET "ML605_FPGA_RESET"  LOC = "H10" | TIG ;

## Frequency: 200 MHz, 50ppm  
NET "ML605_SystemClock_200MHz_p" LOC = "J9"; ## {IN} U11.4  
NET "ML605_SystemClock_200MHz_n" LOC = "H9"; ## {IN} U11.5  
NET "ML605_SystemClock_200MHz_?" IOSTANDARD = LVDS_25;  
##  
NET "ML605_SystemClock_200MHz_p" TNM_NET = "PIN_SystemClock_200MHz";  
TIMESPEC "TS_SystemClock" = PERIOD "PIN_SystemClock_200MHz" 200 MHz HIGH 50 %;

#NET "ML605_UserClock"   LOC = "U23";						## {IN}			U11.5
#NET "ML605_UserClock"	IOSTANDARD = LVCMOS25;
#NET "ML605_UserClock"	TNM_NET = "TGRP_UserClock";
#TIMESPEC "TS_UserClock"	= PERIOD "TGRP_UserClock"		66 MHz	HIGH 40 %; 

NET "ML605_USB_UART_TX" LOC = "J24"; ## {IN} U34.25 {OUT}  
NET "ML605_USB_UART_RX" LOC = "J25"; ## {OUT} U34.24 {IN}  
//NET "ML605_USB_UART_RTS_n" LOC = "T23"; ## {IN} U34.23 {OUT} Ready to Transmit (USB-UART has new data)  
//NET "ML605_USB_UART_CTS_n" LOC = "T24"; ## {OUT} U34.22 {IN} Clear to Send (FPGA is able to receive data)  
NET "ML605_USB_UART_*" IOSTANDARD = LVCMOS25; 

## =============================================================================================================================================================
## General Purpose I/O
## =============================================================================================================================================================
##
## DIP-Switches
## =============================================================================
##	Bank:						13
##		VCCO:					1,8V (VCC1V8_FPGA)
##	Location:				SW2
## -----------------------------------------------------------------------------
NET "ML605_GPIO_Switches<0>"	LOC = "AV30";## SW2.1; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<1>"	LOC = "AY33";## SW2.2; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<2>"	LOC = "BA31";## SW2.3; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<3>"	LOC = "BA32";## SW2.4; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<4>"	LOC = "AW30";## SW2.5; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<5>"	LOC = "AY30";## SW2.6; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<6>"	LOC = "BA30";## SW2.7; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<7>"	LOC = "BB31";## SW2.8; high-active; external 4k7 pulldown resistor
NET "ML605_GPIO_Switches<?>"	IOSTANDARD = LVCMOS18;
NET "ML605_GPIO_Switches<?>"	TIG;

## =============================================================================================================================================================  
## Low Speed Bus  
## =============================================================================================================================================================  
##  
## Liquid Cristal Display  
## =============================================================================================================================================================  
## Bank: 33, 14  
## VCCO: 2,5V (VCC2V5_FPGA)  
## Connector: J41 (LCD header)  
## Display  
## Vendor: DisplayTech  
## Device: S162DBABC (162D Series)  
## LCD Driver  
## Vendor: Sitronix  
## Device: ST7066U (compatible: Samsung KS0066U)  
## Size: 2 lines, 16 Characters, 40 Segments (5 x 8 Pixel)  
NET "ML605_LCD_E"     LOC = "AK12"; ## J41.9  ; level shifted by U33 (ST2378E)  
NET "ML605_LCD_RS"    LOC = "T28" ; ## J41.11 ; level shifted by U33 (ST2378E) ; Bank 14  
NET "ML605_LCD_RW"    LOC = "AC14"; ## J41.10 ; level shifted by U33 (ST2378E)  
NET "ML605_LCD_DB[4]" LOC = "AD14"; ## J41.4  ; level shifted by U33 (ST2378E)  
NET "ML605_LCD_DB[5]" LOC = "Ak11"; ## J41.3  ; level shifted by U33 (ST2378E)  
NET "ML605_LCD_DB[6]" LOC = "AJ11"; ## J41.2  ; level shifted by U33 (ST2378E)  
NET "ML605_LCD_DB[7]" LOC = "AE12"; ## J41.1  ; level shifted by U33 (ST2378E)  
NET "ML605_LCD_*" IOSTANDARD = LVCMOS25; ##  
NET "ML605_LCD_*" TIG;  
