ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Sep 14, 2022 at 12:23:30 CST
ncverilog
	-sv
	cpu.sv
Recompiling... reason: file './cpu.sv' is newer than expected.
	expected: Wed Sep 14 12:23:12 2022
	actual:   Wed Sep 14 12:23:28 2022
file: cpu.sv
	module worklib.cpu:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cpu:sv <0x5ad612ca>
			streams: 122, words: 27103
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		               Instances  Unique
		Modules:              19      17
		Registers:           148     146
		Scalar wires:         74       -
		Vectored wires:      153       -
		Always blocks:        22      20
		Cont. assignments:    13      21
		Pseudo assignments:  109     109
	Writing initial simulation snapshot: worklib.cpu:sv
Loading snapshot worklib.cpu:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Sep 14, 2022 at 12:23:30 CST  (total: 00:00:00)
