{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587331617707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587331617723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 14:26:57 2020 " "Processing started: Sun Apr 19 14:26:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587331617723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331617723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331617723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587331619272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587331619272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Verilog/tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../Verilog/hex_display.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/my_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/my_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "../Verilog/my_dff.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/my_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_det " "Found entity 1: edge_det" {  } { { "../Verilog/edge_det.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr11 " "Found entity 1: sr11" {  } { { "../Verilog/sr11.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/buffer8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/buffer8.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer8 " "Found entity 1: buffer8" {  } { { "../Verilog/buffer8.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/buffer8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "../Verilog/counter4.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/counter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "../Verilog/Keyboard.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331663968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331663968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tb " "Found entity 1: keyboard_tb" {  } { { "../Verilog/keyboard_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331664002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331664002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sr11_tb.v(15) " "Verilog HDL information at sr11_tb.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/sr11_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11_tb.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587331664024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr11_tb " "Found entity 1: sr11_tb" {  } { { "../Verilog/sr11_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331664032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331664032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4_tb " "Found entity 1: counter4_tb" {  } { { "../Verilog/counter4_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/counter4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331664055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331664055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Keyboard " "Elaborating entity \"Keyboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587331664269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det edge_det:i0 " "Elaborating entity \"edge_det\" for hierarchy \"edge_det:i0\"" {  } { { "../Verilog/Keyboard.v" "i0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331664287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff edge_det:i0\|my_dff:i0 " "Elaborating entity \"my_dff\" for hierarchy \"edge_det:i0\|my_dff:i0\"" {  } { { "../Verilog/edge_det.v" "i0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/edge_det.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331664303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr11 sr11:i1 " "Elaborating entity \"sr11\" for hierarchy \"sr11:i1\"" {  } { { "../Verilog/Keyboard.v" "i1" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331664340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:i2 " "Elaborating entity \"counter4\" for hierarchy \"counter4:i2\"" {  } { { "../Verilog/Keyboard.v" "i2" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331664358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer8 buffer8:i3 " "Elaborating entity \"buffer8\" for hierarchy \"buffer8:i3\"" {  } { { "../Verilog/Keyboard.v" "i3" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331664381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:h0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:h0\"" {  } { { "../Verilog/Keyboard.v" "h0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331664408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587331667352 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587331669843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/output_files/Keyboard.map.smsg " "Generated suppressed messages file C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/output_files/Keyboard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331670143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587331670989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331670989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587331671559 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587331671559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587331671559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587331671559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587331671792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 14:27:51 2020 " "Processing ended: Sun Apr 19 14:27:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587331671792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587331671792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587331671792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331671792 ""}
