Simulator report for DIVISION_N_N
Sat Oct 24 23:42:16 2009
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 261 nodes    ;
; Simulation Coverage         ;      84.87 % ;
; Total Number of Transitions ; 2918         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5AF256A7 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      84.87 % ;
; Total nodes checked                                 ; 261          ;
; Total output ports checked                          ; 271          ;
; Total output ports with complete 1/0-value coverage ; 230          ;
; Total output ports with no 1/0-value coverage       ; 33           ;
; Total output ports with no 1-value coverage         ; 36           ;
; Total output ports with no 0-value coverage         ; 38           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                            ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state4                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state4                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state8                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state8                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state12                                                                                                       ; |DIVISION_N_N|N_N3:inst2|fstate.state12                                                                                                 ; regout           ;
; |DIVISION_N_N|N_N3:inst2|WideOr15~1                                                                                                           ; |DIVISION_N_N|N_N3:inst2|WideOr15~1                                                                                                     ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state11                                                                                                       ; |DIVISION_N_N|N_N3:inst2|fstate.state11                                                                                                 ; regout           ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~2                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~2                                      ; combout          ;
; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~3                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~3                                      ; combout          ;
; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~4                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~4                                      ; combout          ;
; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5                                      ; combout          ;
; |DIVISION_N_N|N_N3:inst2|WideOr15~2                                                                                                           ; |DIVISION_N_N|N_N3:inst2|WideOr15~2                                                                                                     ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1                          ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2                          ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~2                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3                          ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4                          ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~5                          ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[3]~6                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[3]~6                          ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[3]~6                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[3]~7                          ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[4]~8                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[4]~8                          ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[4]~8                                ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[4]~9                          ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[5]~10                               ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[5]~10                         ; combout          ;
; |DIVISION_N_N|N_N3:inst2|AS~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|AS~1                                                                                                           ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_reg_bit1a[2]                               ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2]                                    ; regout           ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_reg_bit1a[1]                               ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[1]                                    ; regout           ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_reg_bit1a[0]                               ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[0]                                    ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state3                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state3                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|UD~3                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|UD~3                                                                                                           ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state2                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state2                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|EN_CNT~1                                                                                                             ; |DIVISION_N_N|N_N3:inst2|EN_CNT~1                                                                                                       ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state1_1                                                                                                      ; |DIVISION_N_N|N_N3:inst2|fstate.state1_1                                                                                                ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state1_2                                                                                                      ; |DIVISION_N_N|N_N3:inst2|fstate.state1_2                                                                                                ; regout           ;
; |DIVISION_N_N|N_N3:inst2|EN_CNT~2                                                                                                             ; |DIVISION_N_N|N_N3:inst2|EN_CNT~2                                                                                                       ; combout          ;
; |DIVISION_N_N|N_N3:inst2|EN_CNT~3                                                                                                             ; |DIVISION_N_N|N_N3:inst2|EN_CNT~3                                                                                                       ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state9                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state9                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state5                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state5                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state13                                                                                                       ; |DIVISION_N_N|N_N3:inst2|fstate.state13                                                                                                 ; regout           ;
; |DIVISION_N_N|N_N3:inst2|WR~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|WR~1                                                                                                           ; combout          ;
; |DIVISION_N_N|N_N3:inst2|WR~2                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|WR~2                                                                                                           ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[2]~6                                               ; |DIVISION_N_N|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[2]~6                                         ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~2                                               ; |DIVISION_N_N|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~2                                         ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~7                                               ; |DIVISION_N_N|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~7                                         ; combout          ;
; |DIVISION_N_N|lpm_add_sub2:inst15|lpm_add_sub:lpm_add_sub_component|add_sub_rnh:auto_generated|op_1~0                                         ; |DIVISION_N_N|lpm_add_sub2:inst15|lpm_add_sub:lpm_add_sub_component|add_sub_rnh:auto_generated|op_1~0                                   ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[2]~6                                               ; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[2]~6                                         ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[2]~7                                               ; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[2]~7                                         ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRW1~3                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRW1~3                                                                                                        ; combout          ;
; |DIVISION_N_N|N_N3:inst2|CM~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|CM~1                                                                                                           ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~8                                               ; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~8                                         ; combout          ;
; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~9                                               ; |DIVISION_N_N|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~9                                         ; combout          ;
; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0 ; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] ; portadataout0    ;
; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0 ; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[2] ; portadataout2    ;
; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0 ; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[3] ; portadataout3    ;
; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                                                 ; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; regout           ;
; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                                                 ; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; regout           ;
; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                                                 ; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; regout           ;
; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                                                 ; |DIVISION_N_N|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; regout           ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[7]~8                                 ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[7]~8                           ; combout          ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[7]~9                                 ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[7]~9                           ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state1~4                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state1~4                                                                                            ; combout          ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[6]~10                                ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[6]~10                          ; combout          ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[6]~11                                ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[6]~11                          ; combout          ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12                                ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12                          ; combout          ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13                                ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13                          ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~7                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~7                                      ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~6                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~6                                   ; combout          ;
; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[4]~14                                ; |DIVISION_N_N|lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[4]~14                          ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state6                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state6                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state1                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state1                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|DIRA2~1                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRA2~1                                                                                                        ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate~11                                                                                                        ; |DIVISION_N_N|N_N3:inst2|reg_fstate~11                                                                                                  ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRB1~2                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRB1~2                                                                                                        ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRA0~1                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRA0~1                                                                                                        ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state14                                                                                                       ; |DIVISION_N_N|N_N3:inst2|fstate.state14                                                                                                 ; regout           ;
; |DIVISION_N_N|N_N3:inst2|DIRB0~1                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRB0~1                                                                                                        ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~2                         ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~2                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~3                         ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~3                   ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRA1~4                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRA1~4                                                                                                        ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~4                         ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~4                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~4                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~4                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[3]~0                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[3]~0                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]~2                         ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst30|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]~2                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~5                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~5                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~6                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~6                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~7                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]~7                                                   ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRRAM0~1                                                                                                            ; |DIVISION_N_N|N_N3:inst2|DIRRAM0~1                                                                                                      ; combout          ;
; |DIVISION_N_N|N_N3:inst2|WideOr10~0                                                                                                           ; |DIVISION_N_N|N_N3:inst2|WideOr10~0                                                                                                     ; combout          ;
; |DIVISION_N_N|N_N3:inst2|WA~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|WA~1                                                                                                           ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]~2                         ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]~2                   ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state10                                                                                                       ; |DIVISION_N_N|N_N3:inst2|fstate.state10                                                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]~3                          ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]~3                    ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]~4                          ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]~4                    ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~2                         ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]~2                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~4                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~4                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]                           ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]                     ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state11~0                                                                                                 ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state11~0                                                                                           ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~5                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~5                                                   ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRB0~2                                                                                                              ; |DIVISION_N_N|N_N3:inst2|DIRB0~2                                                                                                        ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]~5                          ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst31|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]~5                    ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~6                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~6                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~7                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~7                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~8                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]~8                                                   ; combout          ;
; |DIVISION_N_N|N_N3:inst2|WB~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|WB~1                                                                                                           ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state8~0                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state8~0                                                                                            ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~8                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~8                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~1                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~1                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~9                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~9                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~10                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~10                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~9                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~9                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~10                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~10                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~11                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~11                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~12                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]~12                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]~11                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]~11                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]~12                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]~12                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]~13                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]~13                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~13                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~13                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~14                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~14                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~15                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~15                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~16                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]~16                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]~14                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]~14                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]~15                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]~15                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]~16                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]~16                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~17                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~17                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~18                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~18                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~19                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~19                                                  ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~20                                                        ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]~20                                                  ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0                                 ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0                           ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0                                 ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT                      ; cout             ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1                                 ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1                           ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1                                 ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT                      ; cout             ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2                                 ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2                           ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2                                 ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT                      ; cout             ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0                               ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0                         ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual~1                                      ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual~1                                ; combout          ;
; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual                                        ; |DIVISION_N_N|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual                                  ; combout          ;
; |DIVISION_N_N|N_N3:inst2|Selector2~0                                                                                                          ; |DIVISION_N_N|N_N3:inst2|Selector2~0                                                                                                    ; combout          ;
; |DIVISION_N_N|N_N3:inst2|Selector1~0                                                                                                          ; |DIVISION_N_N|N_N3:inst2|Selector1~0                                                                                                    ; combout          ;
; |DIVISION_N_N|N_N3:inst2|fstate.state0                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state0                                                                                                  ; regout           ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state5~0                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state5~0                                                                                            ; combout          ;
; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; regout           ;
; |DIVISION_N_N|N_N3:inst2|RC~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|RC~1                                                                                                           ; combout          ;
; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[3]~4                                                                    ; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[3]~4                                                              ; combout          ;
; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regout           ;
; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[2]~5                                                                    ; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[2]~5                                                              ; combout          ;
; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[1]~6                                                                    ; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[1]~6                                                              ; combout          ;
; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regout           ;
; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[0]~7                                                                    ; |DIVISION_N_N|lpm_bustri0:inst36|lpm_bustri:lpm_bustri_component|dout[0]~7                                                              ; combout          ;
; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[3]~0                                                                     ; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[3]~0                                                               ; combout          ;
; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[2]~1                                                                     ; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[2]~1                                                               ; combout          ;
; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[1]~2                                                                     ; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[1]~2                                                               ; combout          ;
; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[0]~3                                                                     ; |DIVISION_N_N|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|din[0]~3                                                               ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode58w[3]                           ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode58w[3]                     ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]                           ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode18w[3]                     ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~9                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~9                                      ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~10                                           ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~10                                     ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~9                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~9                                   ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~11                                        ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~11                                  ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~12                                        ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~12                                  ; combout          ;
; |DIVISION_N_N|N_N3:inst2|Selector4~0                                                                                                          ; |DIVISION_N_N|N_N3:inst2|Selector4~0                                                                                                    ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state14~1                                                                                                 ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state14~1                                                                                           ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode48w[3]                           ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode48w[3]                     ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]                           ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode28w[3]                     ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode38w[3]                           ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode38w[3]                     ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state10~1                                                                                                 ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state10~1                                                                                           ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]                            ; |DIVISION_N_N|BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode1w[3]                      ; combout          ;
; |DIVISION_N_N|N_N3:inst2|WC~1                                                                                                                 ; |DIVISION_N_N|N_N3:inst2|WC~1                                                                                                           ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state13~4                                                                                                 ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state13~4                                                                                           ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state1~5                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state1~5                                                                                            ; combout          ;
; |DIVISION_N_N|CLK                                                                                                                             ; |DIVISION_N_N|CLK~corein                                                                                                                ; combout          ;
; |DIVISION_N_N|COUT                                                                                                                            ; |DIVISION_N_N|COUT                                                                                                                      ; padio            ;
; |DIVISION_N_N|AS                                                                                                                              ; |DIVISION_N_N|AS                                                                                                                        ; padio            ;
; |DIVISION_N_N|CNT[2]                                                                                                                          ; |DIVISION_N_N|CNT[2]                                                                                                                    ; padio            ;
; |DIVISION_N_N|CNT[1]                                                                                                                          ; |DIVISION_N_N|CNT[1]                                                                                                                    ; padio            ;
; |DIVISION_N_N|CNT[0]                                                                                                                          ; |DIVISION_N_N|CNT[0]                                                                                                                    ; padio            ;
; |DIVISION_N_N|UD                                                                                                                              ; |DIVISION_N_N|UD                                                                                                                        ; padio            ;
; |DIVISION_N_N|EN_CLK                                                                                                                          ; |DIVISION_N_N|EN_CLK                                                                                                                    ; padio            ;
; |DIVISION_N_N|WR                                                                                                                              ; |DIVISION_N_N|WR                                                                                                                        ; padio            ;
; |DIVISION_N_N|ADDRES[2]                                                                                                                       ; |DIVISION_N_N|ADDRES[2]                                                                                                                 ; padio            ;
; |DIVISION_N_N|ADDRES[1]                                                                                                                       ; |DIVISION_N_N|ADDRES[1]                                                                                                                 ; padio            ;
; |DIVISION_N_N|ADDRES[0]                                                                                                                       ; |DIVISION_N_N|ADDRES[0]                                                                                                                 ; padio            ;
; |DIVISION_N_N|DIRWR[2]                                                                                                                        ; |DIVISION_N_N|DIRWR[2]                                                                                                                  ; padio            ;
; |DIVISION_N_N|DIRWR[1]                                                                                                                        ; |DIVISION_N_N|DIRWR[1]                                                                                                                  ; padio            ;
; |DIVISION_N_N|DIRWR[0]                                                                                                                        ; |DIVISION_N_N|DIRWR[0]                                                                                                                  ; padio            ;
; |DIVISION_N_N|SUMASYRESTAS[3]                                                                                                                 ; |DIVISION_N_N|SUMASYRESTAS[3]                                                                                                           ; padio            ;
; |DIVISION_N_N|SUMASYRESTAS[2]                                                                                                                 ; |DIVISION_N_N|SUMASYRESTAS[2]                                                                                                           ; padio            ;
; |DIVISION_N_N|SUMASYRESTAS[1]                                                                                                                 ; |DIVISION_N_N|SUMASYRESTAS[1]                                                                                                           ; padio            ;
; |DIVISION_N_N|SUMASYRESTAS[0]                                                                                                                 ; |DIVISION_N_N|SUMASYRESTAS[0]                                                                                                           ; padio            ;
; |DIVISION_N_N|VA[3]                                                                                                                           ; |DIVISION_N_N|VA[3]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VA[2]                                                                                                                           ; |DIVISION_N_N|VA[2]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VA[1]                                                                                                                           ; |DIVISION_N_N|VA[1]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VA[0]                                                                                                                           ; |DIVISION_N_N|VA[0]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VB[3]                                                                                                                           ; |DIVISION_N_N|VB[3]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VB[2]                                                                                                                           ; |DIVISION_N_N|VB[2]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VB[1]                                                                                                                           ; |DIVISION_N_N|VB[1]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VB[0]                                                                                                                           ; |DIVISION_N_N|VB[0]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VC[3]                                                                                                                           ; |DIVISION_N_N|VC[3]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VC[2]                                                                                                                           ; |DIVISION_N_N|VC[2]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VC[1]                                                                                                                           ; |DIVISION_N_N|VC[1]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VC[0]                                                                                                                           ; |DIVISION_N_N|VC[0]                                                                                                                     ; padio            ;
; |DIVISION_N_N|VRAM[3]                                                                                                                         ; |DIVISION_N_N|VRAM[3]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VRAM[2]                                                                                                                         ; |DIVISION_N_N|VRAM[2]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VRAM[0]                                                                                                                         ; |DIVISION_N_N|VRAM[0]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VRIN[3]                                                                                                                         ; |DIVISION_N_N|VRIN[3]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VRIN[2]                                                                                                                         ; |DIVISION_N_N|VRIN[2]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VRIN[1]                                                                                                                         ; |DIVISION_N_N|VRIN[1]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VRIN[0]                                                                                                                         ; |DIVISION_N_N|VRIN[0]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VSA[3]                                                                                                                          ; |DIVISION_N_N|VSA[3]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSA[2]                                                                                                                          ; |DIVISION_N_N|VSA[2]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSA[0]                                                                                                                          ; |DIVISION_N_N|VSA[0]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSB[3]                                                                                                                          ; |DIVISION_N_N|VSB[3]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSB[2]                                                                                                                          ; |DIVISION_N_N|VSB[2]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSB[1]                                                                                                                          ; |DIVISION_N_N|VSB[1]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSHISTE[3]                                                                                                                      ; |DIVISION_N_N|VSHISTE[3]                                                                                                                ; padio            ;
; |DIVISION_N_N|VSHISTE[2]                                                                                                                      ; |DIVISION_N_N|VSHISTE[2]                                                                                                                ; padio            ;
; |DIVISION_N_N|VSHISTE[1]                                                                                                                      ; |DIVISION_N_N|VSHISTE[1]                                                                                                                ; padio            ;
; |DIVISION_N_N|VSHISTE[0]                                                                                                                      ; |DIVISION_N_N|VSHISTE[0]                                                                                                                ; padio            ;
; |DIVISION_N_N|N_N3:inst2|UD~3_wirecell                                                                                                        ; |DIVISION_N_N|N_N3:inst2|UD~3_wirecell                                                                                                  ; combout          ;
; |DIVISION_N_N|N_N3:inst2|DIRRAM0~1clkctrl                                                                                                     ; |DIVISION_N_N|N_N3:inst2|DIRRAM0~1clkctrl                                                                                               ; outclk           ;
; |DIVISION_N_N|CLK~clkctrl                                                                                                                     ; |DIVISION_N_N|CLK~clkctrl                                                                                                               ; outclk           ;
; |DIVISION_N_N|N_N3:inst2|fstate.state9~feeder                                                                                                 ; |DIVISION_N_N|N_N3:inst2|fstate.state9~feeder                                                                                           ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]~feeder                                                                ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]~feeder                                                          ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |DIVISION_N_N|N_N3:inst2|fstate.state7                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state7                                                                                                  ; regout           ;
; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0 ; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[1] ; portadataout1    ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~8                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~8                                      ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~3                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~3                                   ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~5                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~5                                   ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~6                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~7                                   ; cout             ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                ; regout           ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state7~0                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state7~0                                                                                            ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]~3                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]~3                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                ; regout           ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state1_1~0                                                                                                ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state1_1~0                                                                                          ; combout          ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state0~0                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state0~0                                                                                            ; combout          ;
; |DIVISION_N_N|~GND                                                                                                                            ; |DIVISION_N_N|~GND                                                                                                                      ; combout          ;
; |DIVISION_N_N|CLEAR                                                                                                                           ; |DIVISION_N_N|CLEAR~corein                                                                                                              ; combout          ;
; |DIVISION_N_N|START                                                                                                                           ; |DIVISION_N_N|START~corein                                                                                                              ; combout          ;
; |DIVISION_N_N|WRAM                                                                                                                            ; |DIVISION_N_N|WRAM~corein                                                                                                               ; combout          ;
; |DIVISION_N_N|ADDRES[4]                                                                                                                       ; |DIVISION_N_N|ADDRES[4]                                                                                                                 ; padio            ;
; |DIVISION_N_N|ADDRES[3]                                                                                                                       ; |DIVISION_N_N|ADDRES[3]                                                                                                                 ; padio            ;
; |DIVISION_N_N|VRAM[1]                                                                                                                         ; |DIVISION_N_N|VRAM[1]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VSA[1]                                                                                                                          ; |DIVISION_N_N|VSA[1]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSB[0]                                                                                                                          ; |DIVISION_N_N|VSB[0]                                                                                                                    ; padio            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |DIVISION_N_N|N_N3:inst2|fstate.state7                                                                                                        ; |DIVISION_N_N|N_N3:inst2|fstate.state7                                                                                                  ; regout           ;
; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; |DIVISION_N_N|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; regout           ;
; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0 ; |DIVISION_N_N|lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[1] ; portadataout1    ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~8                                            ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~8                                      ; combout          ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~3                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~3                                   ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~5                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~5                                   ; cout             ;
; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~6                                         ; |DIVISION_N_N|lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|op_1~7                                   ; cout             ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                ; regout           ;
; |DIVISION_N_N|N_N3:inst2|reg_fstate.state7~0                                                                                                  ; |DIVISION_N_N|N_N3:inst2|reg_fstate.state7~0                                                                                            ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]~3                                                         ; |DIVISION_N_N|BANK:inst9|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]~3                                                   ; combout          ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |DIVISION_N_N|BANK:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                ; regout           ;
; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; |DIVISION_N_N|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regout           ;
; |DIVISION_N_N|~GND                                                                                                                            ; |DIVISION_N_N|~GND                                                                                                                      ; combout          ;
; |DIVISION_N_N|CLEAR                                                                                                                           ; |DIVISION_N_N|CLEAR~corein                                                                                                              ; combout          ;
; |DIVISION_N_N|WRAM                                                                                                                            ; |DIVISION_N_N|WRAM~corein                                                                                                               ; combout          ;
; |DIVISION_N_N|ADDRES[4]                                                                                                                       ; |DIVISION_N_N|ADDRES[4]                                                                                                                 ; padio            ;
; |DIVISION_N_N|ADDRES[3]                                                                                                                       ; |DIVISION_N_N|ADDRES[3]                                                                                                                 ; padio            ;
; |DIVISION_N_N|VRAM[1]                                                                                                                         ; |DIVISION_N_N|VRAM[1]                                                                                                                   ; padio            ;
; |DIVISION_N_N|VSA[1]                                                                                                                          ; |DIVISION_N_N|VSA[1]                                                                                                                    ; padio            ;
; |DIVISION_N_N|VSB[0]                                                                                                                          ; |DIVISION_N_N|VSB[0]                                                                                                                    ; padio            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Oct 24 23:42:15 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DIVISION_N_N -c DIVISION_N_N
Info: Using vector source file "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      84.87 %
Info: Number of transitions in simulation is 2918
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Sat Oct 24 23:42:17 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


