<root><simulation><result_generated_time />2023-05-17 19:34:52<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 38, 'OX': 38, 'IY': 38, 'IX': 38, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />47316992<total_data_size_element />{'W': 32768, 'I': 184832, 'O': 369664}<total_data_reuse />{'W': 1444, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [76, 1, 1], 'O': [304, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 19)]], [[('C', 2), ('K', 8)], []], [], []]<I />[[[('K', 8)], []], [[('C', 2), ('OY', 2)], [('OY', 19)]], [], []]<O />[[[('C', 2)], []], [[('K', 8), ('OY', 2)], [('OY', 19)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4)], [('C', 4), ('C', 16), ('K', 4), ('OX', 38)], []]<I />[[('K', 2), ('K', 4), ('C', 4), ('C', 16), ('K', 4)], [('OX', 38)], []]<O />[[('K', 2), ('K', 4), ('C', 4), ('C', 16)], [('K', 4), ('OX', 38)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [38.0, 1, 38, 1], 'I': [8.0, 32.0, 1.0, 1.0], 'O': [2.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 262144, 262144], 'I': [512, 1478656, 1478656], 'O': [64, 2957312, 2957312], 'O_partial': [64, 0, 0], 'O_final': [0, 2957312, 2957312]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [1.0, 0.04, 0.0], 'O': [0.12, 0.09, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.14, 0.0], 'I': [1.0, 0.14, 0.0], 'O': [0.12, 0.14, 0.0]}<effective_mem_size_bit />{'W': [32, 262144, 262144], 'I': [512, 1478656, 1478656], 'O': [64, 739328, 2957312], 'O_partial': [64, 0, 0], 'O_final': [0, 739328, 2957312]}<total_unit_count />{'W': [608, 16, 1, 1], 'I': [608, 76, 1, 1], 'O': [608, 304, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [76, 76, 1, 1], 'O': [304, 304, 1, 1]}<duplicate_unit_count />{'W': [38.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1245184, 1245184], [1245184, 32768], [32768, 0]]<I />[[739328, 184832], [184832, 184832], [184832, 0]]<O />[[(23288832, 23658496), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]<O_partial />[[(23288832, 23658496), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[155648, 155648], [19456, 512], [128, 0]]<I />[[92416, 23104], [2888, 2888], [722, 0]]<O />[[(2911104, 2957312), (46208, 0)], [(0, 5776), (5776, 0)], [(0, 1444), (0, 0)]]<O_partial />[([2911104, 2957312], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [46208, 0]), ([0, 5776], [5776, 0]), ([0, 1444], [0, 0])]</mem_access_count_word><mac_count><active />47316992<idle />32374784</mac_count></basic_info><energy><total_energy />105062772.3<mem_energy_breakdown><W />[109.0, 2095.9, 170.5]<I />[39.5, 572.4, 961.6]<O />[2071.8, 1144.7, 1923.2]</mem_energy_breakdown><MAC_energy><active_MAC />103434944.5<idle_MAC />1618739.2<total />105053683.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5689<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.9581<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />81226<latency_cycle_without_data_loading />77824<ideal_computing_cycle />77824<data_loading><load_cycle_total />3402<load_cycle_individual />{'W': [2, 512, 0], 'I': [76, 2888, 0]}<load_cycle_combined />{'W': 512, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-77823], [-68089, -58362], [-77824, -77824]], 'I': [[-77823], [-18648, -16132], [-77824, -77824]], 'O': [[-77824], [-77672, -72048], [-72048, -76380]]}<mem_stall_cycle_shared />{'W': [[-77823], [-68089, 0], [0, 0]], 'I': [[-77823], [-18648, 0], [0, 0]], 'O': [[-77824], [-77672, -72048], [-72048, -76380]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 262144, 262144], 'I': [512, 1478656, 1478656], 'O': [64, 2957312, 2957312], 'O_partial': [64, 0, 0], 'O_final': [0, 2957312, 2957312]}<data_size_each_level_total />{'W': [1024, 262144, 262144], 'I': [38912, 1478656, 1478656], 'O': [19456, 2957312, 2957312]}<loop_cycles_each_level />{'W': [8, 77824, 77824], 'I': [2048, 77824, 77824], 'O': [512, 77824, 77824]}<top_ir_loop_size />{'W': [1, 38, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 3.4], [3.4, 3.4]], 'I': [[8.0, 0.2], [19.0, 19.0], [19.0, 19.0]], 'O': [[8.0, 0.1], [38.0, 38.0], [38.0, 38.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 3.4]], 'I': [[8.0, 1.0], [76.0, 19.0], [19.0, 19.0]], 'O': [[8.0, 8.0], [2432.0, 38.0], [38.0, 38.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 3.4], [3.4, 0]], 'I': [[8.0, 1.0], [76.0, 19.0], [19.0, 0]], 'O': [[8.0, 0.1], [38.0, 38.0], [38.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [242.0, 60.4], [22.4, 38.0]], 'I': [[8.0, 1.0], [242.0, 60.4], [22.4, 38.0]], 'O': [[8.0, 0.1], [242.0, 60.4], [22.4, 38.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 77824], [8, 8, 9728], [77824, 77824, 1]], 'I': [[1, 1, 77824], [512, 2048, 38], [77824, 77824, 1]], 'O': [[1, 1, 77824], [512, 512, 152], [77824, 77824, 1]]}<trans_time_real />{'W': [[0, 1, 77824], [[1, 8, 9728], [2, 8, 9728]], [[512, 77824, 1], [128, 77824, 1]]], 'I': [[0, 1, 77824], [[8, 2048, 38], [76, 2048, 38]], [[2888, 77824, 1], [722, 77824, 1]]], 'O': [[0, 1, 77824], [[1, 512, 152], [38, 512, 152]], [[5776, 77824, 1], [1444, 77824, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -6], [-77312, -77696]], 'I': [[-1], [-504, -436], [-74936, -77102]], 'O': [[-1], [-511, -474], [-72048, -76380]]}<single_stall_count />{'W': [77823, 9727, 0], 'I': [77823, 37, 0], 'O': [77824, 152, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [5776, 0]}, 1: {'W': [19454, 0], 'I': [2812, 0], 'O': [5776, 5776]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-77824, -77824], [-72048, -77824]], 1: [[-55558, -77824], [-72048, -72048]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>