############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_loop_flatten "conv_1/W_Col_Loop"
set_directive_pipeline "conv_1/W_Row_Loop"
set_directive_loop_flatten -off "conv_1/Filter1_Loop"
