/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 11:11:45 2024 GMT

INFO: Created design: dpram_32x1024. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v
INFO: Adding constraint file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024.sdc
INFO: Adding constraint file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/pin_constraints.pin
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: dpram_32x1024
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/analysis/dpram_32x1024_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/analysis/dpram_32x1024_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/analysis/dpram_32x1024_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v
Parsing Verilog input from `/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v' to AST representation.
Generating RTLIL representation for module `\dpram_32x1024'.
Warning: Replacing memory \rce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:78
Warning: Replacing memory \rce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:77
Warning: Replacing memory \wce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:76
Warning: Replacing memory \wce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:75
Generating RTLIL representation for module `\dpram_32x1024_submodule'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top dpram_32x1024' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule
Reprocessing module dpram_32x1024 because instantiated module dpram_32x1024_submodule has become available.
Generating RTLIL representation for module `\dpram_32x1024'.
Warning: Replacing memory \rce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:78
Warning: Replacing memory \rce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:77
Warning: Replacing memory \wce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:76
Warning: Replacing memory \wce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:75

3.2. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule

3.3. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "dpram_32x1024_submodule"
Dumping file port_info.json ...

Warnings: 4 unique messages, 8 total
End of script. Logfile hash: 118d80c456, CPU: user 0.58s system 0.02s, MEM: 31.84 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 96% 4x read_verilog (0 sec), 2% 1x analyze (0 sec), ...
INFO: ANL: Design dpram_32x1024 is analyzed
INFO: ANL: Top Modules: dpram_32x1024

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: dpram_32x1024
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s dpram_32x1024.ys -l dpram_32x1024_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s dpram_32x1024.ys -l dpram_32x1024_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `dpram_32x1024.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v
Parsing Verilog input from `/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v' to AST representation.
Generating RTLIL representation for module `\dpram_32x1024'.
Warning: Replacing memory \rce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:78
Warning: Replacing memory \rce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:77
Warning: Replacing memory \wce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:76
Warning: Replacing memory \wce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:75
Generating RTLIL representation for module `\dpram_32x1024_submodule'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule
Reprocessing module dpram_32x1024 because instantiated module dpram_32x1024_submodule has become available.
Generating RTLIL representation for module `\dpram_32x1024'.
Warning: Replacing memory \rce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:78
Warning: Replacing memory \rce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:77
Warning: Replacing memory \wce_b_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:76
Warning: Replacing memory \wce_a_Array with list of registers. See /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:75

3.2. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule

3.3. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule

4.17.2. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Used module:     \dpram_32x1024_submodule
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3142 in module dpram_32x1024.
Marked 1 switch rules as full_case in process $proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3139 in module dpram_32x1024.
Marked 4 switch rules as full_case in process $proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130 in module dpram_32x1024.
Marked 2 switch rules as full_case in process $proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060 in module dpram_32x1024_submodule.
Marked 2 switch rules as full_case in process $proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049 in module dpram_32x1024_submodule.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1047 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~10 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3145'.
Creating decoders for process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3142'.
     1/1: $1$mem2reg_rd$\rq_b_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:70$3125_DATA[31:0]$3144
Creating decoders for process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3139'.
     1/1: $1$mem2reg_rd$\rq_a_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:69$3124_DATA[31:0]$3141
Creating decoders for process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
     1/4: $1\rce_b_Array[0][0:0]
     2/4: $1\rce_a_Array[0][0:0]
     3/4: $1\wce_b_Array[0][0:0]
     4/4: $1\wce_a_Array[0][0:0]
Creating decoders for process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
Creating decoders for process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
     1/7: $2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1070
     2/7: $2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_DATA[31:0]$1069
     3/7: $2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_ADDR[9:0]$1068
     4/7: $1$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1066
     5/7: $1$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_DATA[31:0]$1065
     6/7: $1$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_ADDR[9:0]$1064
     7/7: $0\rq_b[31:0]
Creating decoders for process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
     1/7: $2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1059
     2/7: $2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_DATA[31:0]$1058
     3/7: $2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_ADDR[9:0]$1057
     4/7: $1$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1055
     5/7: $1$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_DATA[31:0]$1054
     6/7: $1$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_ADDR[9:0]$1053
     7/7: $0\rq_a[31:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dpram_32x1024.\rq_a_Array[0]' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3145'.
No latch inferred for signal `\dpram_32x1024.\rq_b_Array[0]' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3145'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_rd$\rq_b_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:70$3125_DATA' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3142'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_rd$\rq_a_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:69$3124_DATA' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3139'.
No latch inferred for signal `\dpram_32x1024.\j' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.\wce_a_Array[0]' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.\wce_b_Array[0]' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.\rce_a_Array[0]' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.\rce_b_Array[0]' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\wce_a_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:80$3126_ADDR' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\wce_a_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:80$3126_DATA' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\wce_b_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:81$3127_ADDR' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\wce_b_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:81$3127_DATA' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\rce_a_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:82$3128_ADDR' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\rce_a_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:82$3128_DATA' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\rce_b_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:83$3129_ADDR' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024.$mem2reg_wr$\rce_b_Array$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:83$3129_DATA' from process `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
No latch inferred for signal `\dpram_32x1024_submodule.\i' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$26_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$27_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$28_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$29_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$30_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$31_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$32_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$33_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$34_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$35_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$36_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$37_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$38_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$39_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$40_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$41_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$42_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$43_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$44_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$45_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$46_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$47_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$48_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$49_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$50_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$51_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$52_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$53_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$54_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$55_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$56_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$57_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$58_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$59_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$60_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$61_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$62_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$63_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$64_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$65_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$66_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$67_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$68_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$69_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$70_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$71_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$72_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$73_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$74_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$75_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$76_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$77_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$78_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$79_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$80_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$81_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$82_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$83_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$84_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$85_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$86_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$87_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$88_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$89_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$90_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$91_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$92_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$93_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$94_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$95_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$96_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$97_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$98_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$99_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$100_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$101_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$102_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$103_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$104_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$105_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$106_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$107_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$108_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$109_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$110_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$111_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$112_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$113_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$114_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$115_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$116_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$117_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$118_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$119_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$120_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$121_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$122_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$123_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$124_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$125_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$126_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$127_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$128_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$129_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$130_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$131_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$132_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$133_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$134_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$135_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$136_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$137_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$138_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$139_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$140_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$141_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$142_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$143_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$144_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$145_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$146_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$147_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$148_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$149_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$150_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$151_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$152_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$153_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$154_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$155_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$156_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$157_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$158_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$159_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$160_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$161_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$162_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$163_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$164_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$165_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$166_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$167_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$168_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$169_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$170_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$171_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$172_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$173_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$174_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$175_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$176_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$177_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$178_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$179_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$180_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$181_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$182_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$183_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$184_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$185_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$186_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$187_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$188_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$189_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$190_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$191_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$192_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$193_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$194_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$195_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$196_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$197_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$198_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$199_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$200_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$201_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$202_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$203_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$204_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$205_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$206_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$207_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$208_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$209_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$210_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$211_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$212_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$213_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$214_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$215_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$216_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$217_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$218_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$219_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$220_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$221_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$222_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$223_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$224_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$225_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$226_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$227_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$228_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$229_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$230_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$231_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$232_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$233_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$234_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$235_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$236_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$237_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$238_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$239_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$240_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$241_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$242_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$243_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$244_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$245_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$246_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$247_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$248_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$249_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$250_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$251_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$252_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$253_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$254_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$255_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$256_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$257_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$258_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$259_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$260_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$261_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$262_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$263_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$264_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$265_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$266_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$267_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$268_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$269_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$270_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$271_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$272_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$273_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$274_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$275_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$276_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$277_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$278_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$279_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$280_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$281_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$282_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$283_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$284_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$285_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$286_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$287_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$288_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$289_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$290_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$291_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$292_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$293_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$294_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$295_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$296_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$297_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$298_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$299_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$300_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$301_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$302_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$303_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$304_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$305_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$306_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$307_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$308_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$309_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$310_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$311_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$312_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$313_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$314_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$315_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$316_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$317_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$318_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$319_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$320_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$321_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$322_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$323_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$324_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$325_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$326_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$327_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$328_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$329_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$330_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$331_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$332_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$333_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$334_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$335_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$336_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$337_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$338_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$339_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$340_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$341_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$342_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$343_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$344_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$345_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$346_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$347_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$348_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$349_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$350_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$351_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$352_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$353_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$354_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$355_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$356_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$357_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$358_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$359_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$360_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$361_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$362_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$363_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$364_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$365_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$366_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$367_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$368_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$369_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$370_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$371_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$372_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$373_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$374_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$375_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$376_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$377_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$378_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$379_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$380_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$381_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$382_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$383_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$384_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$385_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$386_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$387_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$388_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$389_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$390_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$391_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$392_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$393_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$394_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$395_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$396_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$397_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$398_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$399_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$400_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$401_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$402_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$403_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$404_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$405_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$406_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$407_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$408_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$409_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$410_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$411_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$412_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$413_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$414_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$415_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$416_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$417_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$418_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$419_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$420_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$421_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$422_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$423_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$424_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$425_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$426_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$427_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$428_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$429_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$430_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$431_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$432_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$433_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$434_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$435_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$436_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$437_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$438_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$439_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$440_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$441_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$442_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$443_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$444_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$445_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$446_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$447_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$448_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$449_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$450_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$451_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$452_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$453_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$454_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$455_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$456_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$457_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$458_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$459_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$460_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$461_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$462_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$463_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$464_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$465_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$466_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$467_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$468_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$469_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$470_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$471_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$472_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$473_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$474_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$475_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$476_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$477_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$478_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$479_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$480_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$481_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$482_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$483_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$484_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$485_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$486_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$487_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$488_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$489_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$490_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$491_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$492_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$493_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$494_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$495_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$496_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$497_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$498_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$499_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$500_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$501_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$502_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$503_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$504_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$505_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$506_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$507_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$508_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$509_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$510_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$511_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$512_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$513_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$514_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$515_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$516_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$517_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$518_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$519_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$520_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$521_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$522_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$523_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$524_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$525_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$526_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$527_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$528_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$529_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$530_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$531_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$532_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$533_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$534_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$535_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$536_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$537_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$538_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$539_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$540_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$541_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$542_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$543_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$544_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$545_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$546_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$547_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$548_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$549_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$550_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$551_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$552_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$553_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$554_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$555_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$556_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$557_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$558_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$559_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$560_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$561_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$562_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$563_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$564_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$565_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$566_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$567_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$568_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$569_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$570_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$571_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$572_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$573_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$574_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$575_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$576_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$577_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$578_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$579_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$580_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$581_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$582_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$583_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$584_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$585_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$586_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$587_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$588_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$589_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$590_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$591_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$592_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$593_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$594_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$595_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$596_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$597_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$598_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$599_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$600_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$601_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$602_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$603_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$604_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$605_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$606_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$607_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$608_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$609_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$610_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$611_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$612_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$613_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$614_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$615_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$616_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$617_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$618_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$619_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$620_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$621_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$622_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$623_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$624_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$625_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$626_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$627_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$628_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$629_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$630_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$631_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$632_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$633_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$634_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$635_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$636_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$637_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$638_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$639_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$640_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$641_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$642_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$643_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$644_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$645_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$646_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$647_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$648_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$649_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$650_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$651_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$652_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$653_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$654_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$655_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$656_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$657_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$658_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$659_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$660_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$661_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$662_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$663_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$664_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$665_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$666_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$667_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$668_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$669_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$670_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$671_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$672_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$673_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$674_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$675_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$676_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$677_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$678_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$679_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$680_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$681_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$682_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$683_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$684_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$685_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$686_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$687_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$688_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$689_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$690_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$691_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$692_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$693_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$694_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$695_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$696_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$697_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$698_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$699_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$700_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$701_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$702_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$703_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$704_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$705_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$706_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$707_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$708_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$709_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$710_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$711_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$712_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$713_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$714_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$715_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$716_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$717_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$718_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$719_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$720_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$721_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$722_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$723_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$724_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$725_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$726_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$727_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$728_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$729_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$730_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$731_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$732_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$733_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$734_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$735_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$736_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$737_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$738_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$739_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$740_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$741_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$742_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$743_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$744_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$745_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$746_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$747_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$748_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$749_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$750_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$751_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$752_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$753_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$754_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$755_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$756_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$757_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$758_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$759_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$760_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$761_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$762_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$763_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$764_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$765_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$766_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$767_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$768_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$769_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$770_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$771_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$772_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$773_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$774_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$775_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$776_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$777_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$778_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$779_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$780_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$781_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$782_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$783_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$784_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$785_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$786_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$787_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$788_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$789_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$790_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$791_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$792_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$793_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$794_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$795_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$796_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$797_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$798_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$799_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$800_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$801_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$802_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$803_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$804_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$805_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$806_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$807_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$808_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$809_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$810_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$811_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$812_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$813_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$814_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$815_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$816_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$817_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$818_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$819_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$820_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$821_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$822_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$823_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$824_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$825_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$826_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$827_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$828_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$829_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$830_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$831_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$832_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$833_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$834_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$835_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$836_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$837_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$838_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$839_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$840_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$841_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$842_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$843_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$844_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$845_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$846_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$847_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$848_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$849_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$850_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$851_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$852_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$853_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$854_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$855_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$856_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$857_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$858_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$859_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$860_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$861_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$862_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$863_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$864_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$865_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$866_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$867_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$868_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$869_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$870_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$871_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$872_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$873_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$874_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$875_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$876_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$877_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$878_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$879_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$880_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$881_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$882_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$883_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$884_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$885_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$886_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$887_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$888_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$889_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$890_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$891_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$892_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$893_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$894_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$895_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$896_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$897_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$898_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$899_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$900_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$901_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$902_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$903_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$904_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$905_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$906_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$907_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$908_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$909_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$910_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$911_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$912_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$913_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$914_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$915_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$916_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$917_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$918_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$919_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$920_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$921_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$922_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$923_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$924_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$925_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$926_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$927_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$928_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$929_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$930_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$931_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$932_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$933_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$934_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$935_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$936_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$937_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$938_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$939_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$940_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$941_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$942_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$943_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$944_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$945_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$946_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$947_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$948_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$949_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$950_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$951_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$952_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$953_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$954_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$955_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$956_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$957_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$958_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$959_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$960_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$961_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$962_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$963_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$964_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$965_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$966_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$967_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$968_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$969_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$970_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$971_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$972_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$973_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$974_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$975_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$976_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$977_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$978_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$979_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$980_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$981_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$982_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$983_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$984_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$985_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$986_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$987_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$988_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$989_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$990_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$991_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$992_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$993_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$994_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$995_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$996_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$997_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$998_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$999_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1000_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1001_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1002_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1003_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1004_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1005_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1006_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1007_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1008_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1009_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1010_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1011_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1012_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1013_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1014_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1015_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1016_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1017_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1018_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1019_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1020_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1021_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1022_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1023_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1024_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1025_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1026_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1027_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1028_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1029_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1030_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1031_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1032_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1033_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1034_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1035_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1036_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1037_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1038_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1039_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1040_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1041_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1042_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1043_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1044_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1045_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1046_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1047_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
No latch inferred for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1048_EN' from process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dpram_32x1024_submodule.\rq_b' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
  created $dff cell `$procdff$3224' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_ADDR' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
  created $dff cell `$procdff$3225' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_DATA' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
  created $dff cell `$procdff$3226' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
  created $dff cell `$procdff$3227' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.\rq_a' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
  created $dff cell `$procdff$3228' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_ADDR' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
  created $dff cell `$procdff$3229' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_DATA' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
  created $dff cell `$procdff$3230' with positive edge clock.
Creating register for signal `\dpram_32x1024_submodule.$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN' using process `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
  created $dff cell `$procdff$3231' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3145'.
Found and cleaned up 1 empty switch in `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3142'.
Removing empty process `dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3142'.
Found and cleaned up 1 empty switch in `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3139'.
Removing empty process `dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$3139'.
Found and cleaned up 4 empty switches in `\dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
Removing empty process `dpram_32x1024.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:72$3130'.
Removing empty process `dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:0$2094'.
Found and cleaned up 2 empty switches in `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
Removing empty process `dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:130$1060'.
Found and cleaned up 2 empty switches in `\dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
Removing empty process `dpram_32x1024_submodule.$proc$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:121$1049'.
Cleaned up 10 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.
<suppressed ~12 debug messages>
Optimizing module dpram_32x1024_submodule.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).
Deleting now unused module dpram_32x1024_submodule.
<suppressed ~1 debug messages>

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 12 unused cells and 2146 unused wires.
<suppressed ~13 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module dpram_32x1024...
Found and reported 0 problems.

4.28. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 55
   Number of wire bits:           1014
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:               1055
     $dff                            2
     $meminit                     1023
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           26

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3168.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3174.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3180.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3198.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3204.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3210.
Removed 6 multiplexer ports.
<suppressed ~14 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
    Consolidated identical input bits for $mux cell $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0]
      New connections: $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [31:1] = { $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0]
      New connections: $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [31:1] = { $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0] }
  Optimizing cells in module \dpram_32x1024.
    Consolidated identical input bits for $mux cell $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3183:
      Old ports: A=$flatten\genblk1[0].dpram_32x1024_submodule.$2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1070, B=0, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063
      New ports: A=$flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3165_Y [0], B=1'0, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0]
      New connections: $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [31:1] = { $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:136$25_EN[31:0]$1063 [0] }
    Consolidated identical input bits for $mux cell $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3213:
      Old ports: A=$flatten\genblk1[0].dpram_32x1024_submodule.$2$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1059, B=0, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052
      New ports: A=$flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3195_Y [0], B=1'0, Y=$flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0]
      New connections: $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [31:1] = { $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] $flatten\genblk1[0].dpram_32x1024_submodule.$0$memwr$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:127$24_EN[31:0]$1052 [0] }
  Optimizing cells in module \dpram_32x1024.
Performed a total of 4 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.41. Executing OPT_SHARE pass.

4.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 2

4.45. Executing FSM pass (extract and optimize FSM).

4.45.1. Executing FSM_DETECT pass (finding FSMs in design).

4.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.46. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1071 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1072 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1073 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1074 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1075 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1076 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1077 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1078 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1079 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1080 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1081 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1082 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1083 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1084 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1085 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1086 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1087 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1088 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1089 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1090 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1091 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1092 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1093 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1094 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1095 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1096 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1097 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1098 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1099 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1100 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1101 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1102 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1103 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1104 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1105 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1106 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1107 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1108 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1109 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1110 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1111 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1112 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1113 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1114 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1115 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1116 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1117 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1118 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1119 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1120 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1121 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1122 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1123 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1124 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1125 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1126 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1127 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1128 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1129 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1130 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1131 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1132 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1133 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1134 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1135 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1136 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1137 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1138 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1139 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1140 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1141 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1142 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1143 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1144 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1145 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1146 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1147 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1148 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1149 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1150 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1151 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1152 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1153 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1154 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1155 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1156 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1157 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1158 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1159 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1160 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1161 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1162 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1163 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1164 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1165 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1166 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1167 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1168 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1169 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1170 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1171 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1172 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1173 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1174 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1175 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1176 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1177 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1178 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1179 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1180 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1181 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1182 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1183 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1184 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1185 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1186 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1187 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1188 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1189 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1190 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1191 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1192 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1193 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1194 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1195 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1196 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1197 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1198 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1199 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1200 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1201 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1202 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1203 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1204 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1205 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1206 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1207 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1208 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1209 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1210 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1211 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1212 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1213 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1214 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1215 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1216 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1217 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1218 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1219 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1220 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1221 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1222 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1223 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1224 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1225 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1226 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1227 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1228 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1229 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1230 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1231 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1232 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1233 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1234 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1235 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1236 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1237 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1238 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1239 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1240 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1241 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1242 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1243 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1244 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1245 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1246 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1247 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1248 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1249 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1250 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1251 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1252 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1253 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1254 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1255 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1256 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1257 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1258 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1259 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1260 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1261 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1262 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1263 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1264 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1265 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1266 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1267 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1268 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1269 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1270 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1271 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1272 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1273 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1274 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1275 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1276 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1277 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1278 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1279 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1280 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1281 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1282 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1283 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1284 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1285 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1286 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1287 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1288 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1289 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1290 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1291 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1292 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1293 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1294 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1295 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1296 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1297 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1298 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1299 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1300 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1301 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1302 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1303 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1304 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1305 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1306 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1307 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1308 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1309 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1310 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1311 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1312 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1313 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1314 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1315 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1316 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1317 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1318 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1319 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1320 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1321 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1322 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1323 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1324 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1325 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1326 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1327 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1328 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1329 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1330 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1331 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1332 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1333 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1334 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1335 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1336 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1337 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1338 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1339 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1340 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1341 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1342 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1343 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1344 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1345 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1346 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1347 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1348 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1349 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1350 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1351 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1352 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1353 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1354 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1355 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1356 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1357 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1358 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1359 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1360 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1361 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1362 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1363 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1364 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1365 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1366 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1367 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1368 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1369 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1370 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1371 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1372 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1373 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1374 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1375 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1376 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1377 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1378 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1379 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1380 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1381 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1382 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1383 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1384 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1385 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1386 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1387 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1388 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1389 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1390 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1391 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1392 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1393 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1394 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1395 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1396 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1397 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1398 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1399 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1400 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1401 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1402 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1403 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1404 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1405 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1406 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1407 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1408 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1409 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1410 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1411 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1412 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1413 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1414 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1415 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1416 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1417 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1418 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1419 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1420 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1421 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1422 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1423 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1424 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1425 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1426 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1427 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1428 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1429 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1430 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1431 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1432 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1433 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1434 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1435 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1436 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1437 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1438 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1439 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1440 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1441 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1442 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1443 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1444 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1445 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1446 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1447 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1448 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1449 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1450 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1451 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1452 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1453 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1454 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1455 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1456 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1457 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1458 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1459 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1460 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1461 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1462 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1463 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1464 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1465 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1466 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1467 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1468 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1469 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1470 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1471 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1472 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1473 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1474 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1475 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1476 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1477 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1478 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1479 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1480 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1481 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1482 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1483 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1484 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1485 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1486 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1487 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1488 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1489 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1490 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1491 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1492 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1493 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1494 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1495 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1496 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1497 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1498 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1499 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1500 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1501 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1502 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1503 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1504 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1505 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1506 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1507 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1508 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1509 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1510 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1511 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1512 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1513 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1514 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1515 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1516 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1517 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1518 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1519 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1520 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1521 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1522 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1523 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1524 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1525 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1526 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1527 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1528 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1529 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1530 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1531 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1532 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1533 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1534 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1535 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1536 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1537 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1538 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1539 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1540 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1541 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1542 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1543 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1544 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1545 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1546 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1547 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1548 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1549 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1550 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1551 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1552 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1553 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1554 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1555 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1556 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1557 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1558 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1559 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1560 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1561 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1562 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1563 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1564 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1565 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1566 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1567 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1568 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1569 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1570 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1571 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1572 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1573 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1574 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1575 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1576 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1577 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1578 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1579 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1580 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1581 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1582 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1583 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1584 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1585 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1586 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1587 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1588 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1589 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1590 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1591 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1592 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1593 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1594 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1595 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1596 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1597 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1598 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1599 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1600 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1601 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1602 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1603 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1604 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1605 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1606 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1607 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1608 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1609 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1610 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1611 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1612 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1613 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1614 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1615 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1616 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1617 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1618 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1619 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1620 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1621 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1622 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1623 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1624 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1625 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1626 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1627 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1628 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1629 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1630 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1631 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1632 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1633 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1634 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1635 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1636 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1637 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1638 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1639 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1640 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1641 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1642 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1643 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1644 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1645 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1646 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1647 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1648 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1649 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1650 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1651 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1652 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1653 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1654 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1655 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1656 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1657 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1658 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1659 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1660 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1661 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1662 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1663 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1664 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1665 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1666 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1667 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1668 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1669 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1670 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1671 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1672 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1673 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1674 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1675 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1676 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1677 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1678 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1679 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1680 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1681 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1682 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1683 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1684 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1685 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1686 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1687 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1688 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1689 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1690 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1691 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1692 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1693 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1694 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1695 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1696 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1697 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1698 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1699 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1700 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1701 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1702 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1703 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1704 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1705 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1706 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1707 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1708 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1709 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1710 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1711 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1712 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1713 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1714 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1715 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1716 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1717 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1718 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1719 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1720 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1721 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1722 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1723 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1724 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1725 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1726 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1727 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1728 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1729 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1730 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1731 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1732 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1733 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1734 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1735 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1736 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1737 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1738 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1739 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1740 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1741 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1742 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1743 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1744 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1745 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1746 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1747 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1748 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1749 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1750 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1751 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1752 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1753 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1754 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1755 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1756 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1757 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1758 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1759 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1760 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1761 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1762 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1763 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1764 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1765 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1766 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1767 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1768 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1769 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1770 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1771 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1772 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1773 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1774 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1775 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1776 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1777 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1778 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1779 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1780 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1781 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1782 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1783 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1784 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1785 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1786 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1787 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1788 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1789 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1790 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1791 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1792 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1793 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1794 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1795 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1796 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1797 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1798 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1799 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1800 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1801 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1802 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1803 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1804 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1805 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1806 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1807 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1808 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1809 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1810 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1811 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1812 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1813 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1814 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1815 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1816 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1817 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1818 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1819 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1820 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1821 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1822 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1823 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1824 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1825 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1826 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1827 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1828 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1829 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1830 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1831 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1832 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1833 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1834 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1835 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1836 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1837 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1838 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1839 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1840 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1841 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1842 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1843 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1844 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1845 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1846 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1847 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1848 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1849 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1850 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1851 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1852 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1853 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1854 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1855 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1856 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1857 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1858 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1859 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1860 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1861 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1862 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1863 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1864 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1865 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1866 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1867 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1868 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1869 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1870 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1871 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1872 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1873 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1874 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1875 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1876 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1877 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1878 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1879 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1880 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1881 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1882 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1883 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1884 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1885 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1886 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1887 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1888 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1889 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1890 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1891 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1892 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1893 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1894 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1895 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1896 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1897 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1898 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1899 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1900 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1901 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1902 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1903 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1904 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1905 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1906 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1907 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1908 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1909 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1910 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1911 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1912 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1913 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1914 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1915 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1916 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1917 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1918 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1919 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1920 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1921 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1922 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1923 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1924 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1925 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1926 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1927 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1928 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1929 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1930 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1931 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1932 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1933 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1934 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1935 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1936 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1937 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1938 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1939 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1940 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1941 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1942 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1943 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1944 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1945 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1946 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1947 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1948 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1949 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1950 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1951 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1952 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1953 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1954 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1955 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1956 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1957 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1958 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1959 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1960 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1961 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1962 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1963 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1964 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1965 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1966 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1967 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1968 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1969 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1970 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1971 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1972 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1973 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1974 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1975 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1976 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1977 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1978 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1979 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1980 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1981 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1982 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1983 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1984 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1985 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1986 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1987 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1988 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1989 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1990 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1991 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1992 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1993 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1994 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1995 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1996 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1997 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1998 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$1999 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2000 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2001 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2002 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2003 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2004 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2005 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2006 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2007 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2008 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2009 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2010 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2011 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2012 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2013 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2014 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2015 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2016 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2017 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2018 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2019 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2020 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2021 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2022 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2023 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2024 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2025 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2026 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2027 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2028 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2029 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2030 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2031 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2032 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2033 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2034 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2035 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2036 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2037 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2038 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2039 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2040 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2041 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2042 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2043 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2044 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2045 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2046 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2047 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2048 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2049 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2050 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2051 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2052 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2053 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2054 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2055 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2056 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2057 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2058 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2059 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2060 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2061 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2062 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2063 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2064 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2065 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2066 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2067 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2068 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2069 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2070 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2071 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2072 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2073 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2074 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2075 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2076 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2077 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2078 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2079 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2080 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2081 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2082 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2083 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2084 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2085 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2086 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2087 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2088 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2089 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2090 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2091 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2092 (genblk1[0].dpram_32x1024_submodule.memory).
Removed top 22 address bits (of 32) from memory init port dpram_32x1024.$flatten\genblk1[0].dpram_32x1024_submodule.$meminit$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:143$2093 (genblk1[0].dpram_32x1024_submodule.memory).

4.47. Executing PEEPOPT pass (run peephole optimizers).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\genblk1[0].dpram_32x1024_submodule.$procdff$3228 ($dff) from module dpram_32x1024 (D = $flatten\genblk1[0].dpram_32x1024_submodule.$memrd$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:124$1056_DATA, Q = \genblk1[0].dpram_32x1024_submodule.rq_a).
Adding EN signal on $flatten\genblk1[0].dpram_32x1024_submodule.$procdff$3224 ($dff) from module dpram_32x1024 (D = $flatten\genblk1[0].dpram_32x1024_submodule.$memrd$\memory$/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/./dpram_32x1024.v:133$1067_DATA, Q = \genblk1[0].dpram_32x1024_submodule.rq_b).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.61. Executing OPT_SHARE pass.

4.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 2

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.70. Executing OPT_SHARE pass.

4.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.79. Executing OPT_SHARE pass.

4.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing PEEPOPT pass (run peephole optimizers).

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.87. Executing DEMUXMAP pass.

4.88. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 47
   Number of wire bits:            802
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:               1047
     $dffe                           2
     $meminit                     1023
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           18

4.89. Executing RS_DSP_MULTADD pass.

4.90. Executing WREDUCE pass (reducing word size of cells).

4.91. Executing RS_DSP_MACC pass.

4.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 47
   Number of wire bits:            802
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:               1047
     $dffe                           2
     $meminit                     1023
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           18

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 47
   Number of wire bits:            802
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:               1047
     $dffe                           2
     $meminit                     1023
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           18

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 47
   Number of wire bits:            802
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:               1047
     $dffe                           2
     $meminit                     1023
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           18

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dpram_32x1024:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 47
   Number of wire bits:            802
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:               1047
     $dffe                           2
     $meminit                     1023
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           18

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory write port 0.
  Analyzing dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory write port 1.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\genblk1[0].dpram_32x1024_submodule.memory'[0] in module `\dpram_32x1024': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\genblk1[0].dpram_32x1024_submodule.memory'[1] in module `\dpram_32x1024': merging output FF to cell.
    Write port 1: don't care on collision.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory by address:
Consolidating write ports of memory dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory by address:
Consolidating write ports of memory dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory using sat-based resource sharing:

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 45
   Number of wire bits:            738
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mem_v2                         1
     $mux                           18

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~17 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory via $__RS_FACTOR_BRAM36_TDP
<suppressed ~97 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.
<suppressed ~6 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:90$3336.
    dead port 2/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:90$3336.
    dead port 1/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:89$3331.
    dead port 2/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:89$3331.
    dead port 1/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:89$3332.
    dead port 2/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:89$3332.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3177.
    dead port 2/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3177.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3189.
    dead port 2/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3189.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3207.
    dead port 2/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3207.
    dead port 1/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3219.
    dead port 2/2 on $mux $flatten\genblk1[0].dpram_32x1024_submodule.$procmux$3219.
    dead port 1/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:90$3335.
    dead port 2/2 on $mux $techmap$techmap3338\genblk1[0].dpram_32x1024_submodule.memory.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:90$3335.
Removed 16 multiplexer ports.
<suppressed ~12 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 53 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~15 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~91 debug messages>

4.143. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 47
   Number of wire bits:            774
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     $_DFFE_PN_                     64
     $_DFF_P_                        2
     $_MUX_                        264
     RS_TDP36K                       1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.
<suppressed ~2 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.
<suppressed ~192 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.155. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 45
   Number of wire bits:            710
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_DFFE_PN_                     64
     $_DFF_P_                        2
     $_MUX_                         70
     RS_TDP36K                       1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 41
   Number of wire bits:            582
   Number of public wires:          33
   Number of public wire bits:     442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_DFFE_PN_                     64
     $_DFF_P_                        2
     $_MUX_                         70
     RS_TDP36K                       1

   Number of Generic REGs:          66

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  34 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  39 cells in clk=\clock1, en={ }, arst={ }, srst={ }
  32 cells in clk=\clock0, en=!\genblk1[0].dpram_32x1024_submodule.rce_a, arst={ }, srst={ }
  32 cells in clk=\clock1, en=!\genblk1[0].dpram_32x1024_submodule.rce_b, arst={ }, srst={ }

  #logic partitions = 4

4.182.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 38 gates and 108 wires to a netlist network with 69 inputs and 36 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.08 sec.]

4.182.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 34 gates and 101 wires to a netlist network with 66 inputs and 34 outputs (dfl=1).

4.182.3.1. Executing ABC.
[Time = 0.06 sec.]

4.182.4. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by !$abc$3879$genblk1[0].dpram_32x1024_submodule.rce_a
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.182.4.1. Executing ABC.
[Time = 0.04 sec.]

4.182.5. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1, enabled by !$abc$3838$genblk1[0].dpram_32x1024_submodule.rce_b
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.182.5.1. Executing ABC.
[Time = 0.04 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 405 unused wires.
<suppressed ~5 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  65 cells in clk=\clock1, en=!\genblk1[0].dpram_32x1024_submodule.rce_b, arst={ }, srst={ }
  70 cells in clk=\clock0, en=!\genblk1[0].dpram_32x1024_submodule.rce_a, arst={ }, srst={ }
  1 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  1 cells in clk=\clock1, en={ }, arst={ }, srst={ }

  #logic partitions = 4

4.192.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by !\genblk1[0].dpram_32x1024_submodule.rce_a
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 67 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.06 sec.]

4.192.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1, enabled by !\genblk1[0].dpram_32x1024_submodule.rce_b
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

4.192.3.1. Executing ABC.
[Time = 0.06 sec.]

4.192.4. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.192.4.1. Executing ABC.
[Time = 0.04 sec.]

4.192.5. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.192.5.1. Executing ABC.
[Time = 0.04 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 343 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  34 cells in clk=\clock1, en={ }, arst={ }, srst={ }
  39 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  32 cells in clk=\clock1, en=!\genblk1[0].dpram_32x1024_submodule.rce_b, arst={ }, srst={ }
  32 cells in clk=\clock0, en=!\genblk1[0].dpram_32x1024_submodule.rce_a, arst={ }, srst={ }

  #logic partitions = 4

4.202.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 38 gates and 107 wires to a netlist network with 69 inputs and 36 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.08 sec.]

4.202.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 34 gates and 100 wires to a netlist network with 66 inputs and 34 outputs (dfl=2).

4.202.3.1. Executing ABC.
[Time = 0.07 sec.]

4.202.4. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1, enabled by !$abc$4423$genblk1[0].dpram_32x1024_submodule.rce_b
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

4.202.4.1. Executing ABC.
[Time = 0.04 sec.]

4.202.5. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by !$abc$4382$genblk1[0].dpram_32x1024_submodule.rce_a
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

4.202.5.1. Executing ABC.
[Time = 0.05 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 467 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  65 cells in clk=\clock0, en=!\genblk1[0].dpram_32x1024_submodule.rce_a, arst={ }, srst={ }
  70 cells in clk=\clock1, en=!\genblk1[0].dpram_32x1024_submodule.rce_b, arst={ }, srst={ }
  1 cells in clk=\clock1, en={ }, arst={ }, srst={ }
  1 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 4

4.212.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1, enabled by !\genblk1[0].dpram_32x1024_submodule.rce_b
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 67 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by !\genblk1[0].dpram_32x1024_submodule.rce_a
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs (dfl=2).

4.212.3.1. Executing ABC.
[Time = 0.07 sec.]

4.212.4. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.212.4.1. Executing ABC.
[Time = 0.04 sec.]

4.212.5. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.212.5.1. Executing ABC.
[Time = 0.04 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 343 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          66

ABC-DFF iteration : 1

4.223. Executing ABC pass (technology mapping using ABC).

4.223.1. Summary of detected clock domains:
  34 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  39 cells in clk=\clock1, en={ }, arst={ }, srst={ }
  32 cells in clk=\clock0, en=!\genblk1[0].dpram_32x1024_submodule.rce_a, arst={ }, srst={ }
  32 cells in clk=\clock1, en=!\genblk1[0].dpram_32x1024_submodule.rce_b, arst={ }, srst={ }

  #logic partitions = 4

4.223.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 38 gates and 108 wires to a netlist network with 69 inputs and 36 outputs (dfl=1).

4.223.2.1. Executing ABC.
[Time = 0.06 sec.]

4.223.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 34 gates and 101 wires to a netlist network with 66 inputs and 34 outputs (dfl=1).

4.223.3.1. Executing ABC.
[Time = 0.06 sec.]

4.223.4. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by !$abc$4967$genblk1[0].dpram_32x1024_submodule.rce_a
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.223.4.1. Executing ABC.
[Time = 0.04 sec.]

4.223.5. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1, enabled by !$abc$4926$genblk1[0].dpram_32x1024_submodule.rce_b
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.223.5.1. Executing ABC.
[Time = 0.04 sec.]

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 403 unused wires.
<suppressed ~5 debug messages>

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.233. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.234. Executing ABC pass (technology mapping using ABC).

4.234.1. Summary of detected clock domains:
  99 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  104 cells in clk=\clock1, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.234.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 103 gates and 140 wires to a netlist network with 37 inputs and 68 outputs (dfl=1).

4.234.2.1. Executing ABC.
[Time = 0.07 sec.]

4.234.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 99 gates and 133 wires to a netlist network with 34 inputs and 66 outputs (dfl=1).

4.234.3.1. Executing ABC.
[Time = 0.07 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 339 unused wires.
<suppressed ~1 debug messages>

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.241. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5496 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [0], Q = $auto$memory_libmap.cc:2266:execute$3311 [0]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5495 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [1], Q = $auto$memory_libmap.cc:2266:execute$3311 [1]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5494 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [2], Q = $auto$memory_libmap.cc:2266:execute$3311 [2]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5493 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [3], Q = $auto$memory_libmap.cc:2266:execute$3311 [3]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5492 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [4], Q = $auto$memory_libmap.cc:2266:execute$3311 [4]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5491 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [5], Q = $auto$memory_libmap.cc:2266:execute$3311 [5]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5490 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [6], Q = $auto$memory_libmap.cc:2266:execute$3311 [6]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5489 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [7], Q = $auto$memory_libmap.cc:2266:execute$3311 [7]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5488 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [8], Q = $auto$memory_libmap.cc:2266:execute$3311 [8]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5487 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [9], Q = $auto$memory_libmap.cc:2266:execute$3311 [9]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5486 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [10], Q = $auto$memory_libmap.cc:2266:execute$3311 [10]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5485 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [11], Q = $auto$memory_libmap.cc:2266:execute$3311 [11]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5484 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [12], Q = $auto$memory_libmap.cc:2266:execute$3311 [12]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5483 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [13], Q = $auto$memory_libmap.cc:2266:execute$3311 [13]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5482 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [14], Q = $auto$memory_libmap.cc:2266:execute$3311 [14]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5481 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [15], Q = $auto$memory_libmap.cc:2266:execute$3311 [15]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5480 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [16], Q = $auto$memory_libmap.cc:2266:execute$3311 [16]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5479 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [17], Q = $auto$memory_libmap.cc:2266:execute$3311 [17]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5478 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [18], Q = $auto$memory_libmap.cc:2266:execute$3311 [18]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5477 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [19], Q = $auto$memory_libmap.cc:2266:execute$3311 [19]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5476 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [20], Q = $auto$memory_libmap.cc:2266:execute$3311 [20]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5475 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [21], Q = $auto$memory_libmap.cc:2266:execute$3311 [21]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5474 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [22], Q = $auto$memory_libmap.cc:2266:execute$3311 [22]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5473 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [23], Q = $auto$memory_libmap.cc:2266:execute$3311 [23]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5472 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [24], Q = $auto$memory_libmap.cc:2266:execute$3311 [24]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5471 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [25], Q = $auto$memory_libmap.cc:2266:execute$3311 [25]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5470 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [26], Q = $auto$memory_libmap.cc:2266:execute$3311 [26]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5469 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [27], Q = $auto$memory_libmap.cc:2266:execute$3311 [27]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5468 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [28], Q = $auto$memory_libmap.cc:2266:execute$3311 [28]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5467 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [29], Q = $auto$memory_libmap.cc:2266:execute$3311 [29]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5466 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [30], Q = $auto$memory_libmap.cc:2266:execute$3311 [30]).
Adding EN signal on $abc$5464$auto$blifparse.cc:362:parse_blif$5465 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [31], Q = $auto$memory_libmap.cc:2266:execute$3311 [31]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5358 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [0], Q = $auto$memory_libmap.cc:2266:execute$3304 [0]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5357 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [1], Q = $auto$memory_libmap.cc:2266:execute$3304 [1]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5356 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [2], Q = $auto$memory_libmap.cc:2266:execute$3304 [2]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5355 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [3], Q = $auto$memory_libmap.cc:2266:execute$3304 [3]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5354 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [4], Q = $auto$memory_libmap.cc:2266:execute$3304 [4]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5353 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [5], Q = $auto$memory_libmap.cc:2266:execute$3304 [5]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5352 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [6], Q = $auto$memory_libmap.cc:2266:execute$3304 [6]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5351 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [7], Q = $auto$memory_libmap.cc:2266:execute$3304 [7]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5350 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [8], Q = $auto$memory_libmap.cc:2266:execute$3304 [8]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5349 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [9], Q = $auto$memory_libmap.cc:2266:execute$3304 [9]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5348 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [10], Q = $auto$memory_libmap.cc:2266:execute$3304 [10]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5347 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [11], Q = $auto$memory_libmap.cc:2266:execute$3304 [11]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5346 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [12], Q = $auto$memory_libmap.cc:2266:execute$3304 [12]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5345 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [13], Q = $auto$memory_libmap.cc:2266:execute$3304 [13]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5344 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [14], Q = $auto$memory_libmap.cc:2266:execute$3304 [14]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5343 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [15], Q = $auto$memory_libmap.cc:2266:execute$3304 [15]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5342 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [16], Q = $auto$memory_libmap.cc:2266:execute$3304 [16]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5341 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [17], Q = $auto$memory_libmap.cc:2266:execute$3304 [17]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5340 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [18], Q = $auto$memory_libmap.cc:2266:execute$3304 [18]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5339 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [19], Q = $auto$memory_libmap.cc:2266:execute$3304 [19]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5338 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [20], Q = $auto$memory_libmap.cc:2266:execute$3304 [20]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5337 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [21], Q = $auto$memory_libmap.cc:2266:execute$3304 [21]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5336 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [22], Q = $auto$memory_libmap.cc:2266:execute$3304 [22]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5335 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [23], Q = $auto$memory_libmap.cc:2266:execute$3304 [23]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5334 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [24], Q = $auto$memory_libmap.cc:2266:execute$3304 [24]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5333 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [25], Q = $auto$memory_libmap.cc:2266:execute$3304 [25]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5332 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [26], Q = $auto$memory_libmap.cc:2266:execute$3304 [26]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5331 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [27], Q = $auto$memory_libmap.cc:2266:execute$3304 [27]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5330 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [28], Q = $auto$memory_libmap.cc:2266:execute$3304 [28]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5329 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [29], Q = $auto$memory_libmap.cc:2266:execute$3304 [29]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5328 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [30], Q = $auto$memory_libmap.cc:2266:execute$3304 [30]).
Adding EN signal on $abc$5326$auto$blifparse.cc:362:parse_blif$5327 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [31], Q = $auto$memory_libmap.cc:2266:execute$3304 [31]).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

4.244. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.245. Executing ABC pass (technology mapping using ABC).

4.245.1. Summary of detected clock domains:
  106 cells in clk=\clock1, en={ }, arst={ }, srst={ }
  99 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.245.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 105 gates and 142 wires to a netlist network with 37 inputs and 69 outputs (dfl=2).

4.245.2.1. Executing ABC.
[Time = 0.08 sec.]

4.245.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 99 gates and 133 wires to a netlist network with 34 inputs and 66 outputs (dfl=2).

4.245.3.1. Executing ABC.
[Time = 0.08 sec.]

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 341 unused wires.
<suppressed ~1 debug messages>

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.252. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5961 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [0], Q = $auto$memory_libmap.cc:2266:execute$3311 [0]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5960 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [10], Q = $auto$memory_libmap.cc:2266:execute$3311 [10]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5959 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [11], Q = $auto$memory_libmap.cc:2266:execute$3311 [11]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5958 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [12], Q = $auto$memory_libmap.cc:2266:execute$3311 [12]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5957 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [13], Q = $auto$memory_libmap.cc:2266:execute$3311 [13]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5956 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [14], Q = $auto$memory_libmap.cc:2266:execute$3311 [14]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5955 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [15], Q = $auto$memory_libmap.cc:2266:execute$3311 [15]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5954 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [16], Q = $auto$memory_libmap.cc:2266:execute$3311 [16]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5953 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [17], Q = $auto$memory_libmap.cc:2266:execute$3311 [17]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5952 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [18], Q = $auto$memory_libmap.cc:2266:execute$3311 [18]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5951 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [19], Q = $auto$memory_libmap.cc:2266:execute$3311 [19]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5950 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [1], Q = $auto$memory_libmap.cc:2266:execute$3311 [1]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5949 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [20], Q = $auto$memory_libmap.cc:2266:execute$3311 [20]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5948 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [21], Q = $auto$memory_libmap.cc:2266:execute$3311 [21]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5947 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [22], Q = $auto$memory_libmap.cc:2266:execute$3311 [22]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5946 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [23], Q = $auto$memory_libmap.cc:2266:execute$3311 [23]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5945 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [24], Q = $auto$memory_libmap.cc:2266:execute$3311 [24]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5944 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [25], Q = $auto$memory_libmap.cc:2266:execute$3311 [25]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5943 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [26], Q = $auto$memory_libmap.cc:2266:execute$3311 [26]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5942 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [27], Q = $auto$memory_libmap.cc:2266:execute$3311 [27]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5941 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [28], Q = $auto$memory_libmap.cc:2266:execute$3311 [28]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5940 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [29], Q = $auto$memory_libmap.cc:2266:execute$3311 [29]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5939 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [2], Q = $auto$memory_libmap.cc:2266:execute$3311 [2]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5938 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [30], Q = $auto$memory_libmap.cc:2266:execute$3311 [30]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5937 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [31], Q = $auto$memory_libmap.cc:2266:execute$3311 [31]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5936 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [3], Q = $auto$memory_libmap.cc:2266:execute$3311 [3]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5935 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [4], Q = $auto$memory_libmap.cc:2266:execute$3311 [4]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5934 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [5], Q = $auto$memory_libmap.cc:2266:execute$3311 [5]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5933 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [6], Q = $auto$memory_libmap.cc:2266:execute$3311 [6]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5932 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [7], Q = $auto$memory_libmap.cc:2266:execute$3311 [7]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5931 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [8], Q = $auto$memory_libmap.cc:2266:execute$3311 [8]).
Adding EN signal on $abc$5929$auto$blifparse.cc:362:parse_blif$5930 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [9], Q = $auto$memory_libmap.cc:2266:execute$3311 [9]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5822 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [0], Q = $auto$memory_libmap.cc:2266:execute$3304 [0]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5821 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [10], Q = $auto$memory_libmap.cc:2266:execute$3304 [10]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5820 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [11], Q = $auto$memory_libmap.cc:2266:execute$3304 [11]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5819 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [12], Q = $auto$memory_libmap.cc:2266:execute$3304 [12]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5818 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [13], Q = $auto$memory_libmap.cc:2266:execute$3304 [13]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5817 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [14], Q = $auto$memory_libmap.cc:2266:execute$3304 [14]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5816 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [15], Q = $auto$memory_libmap.cc:2266:execute$3304 [15]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5815 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [16], Q = $auto$memory_libmap.cc:2266:execute$3304 [16]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5814 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [17], Q = $auto$memory_libmap.cc:2266:execute$3304 [17]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5813 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [18], Q = $auto$memory_libmap.cc:2266:execute$3304 [18]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5812 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [19], Q = $auto$memory_libmap.cc:2266:execute$3304 [19]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5811 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [1], Q = $auto$memory_libmap.cc:2266:execute$3304 [1]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5810 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [20], Q = $auto$memory_libmap.cc:2266:execute$3304 [20]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5809 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [21], Q = $auto$memory_libmap.cc:2266:execute$3304 [21]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5808 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [22], Q = $auto$memory_libmap.cc:2266:execute$3304 [22]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5807 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [23], Q = $auto$memory_libmap.cc:2266:execute$3304 [23]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5806 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [24], Q = $auto$memory_libmap.cc:2266:execute$3304 [24]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5805 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [25], Q = $auto$memory_libmap.cc:2266:execute$3304 [25]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5804 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [26], Q = $auto$memory_libmap.cc:2266:execute$3304 [26]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5803 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [27], Q = $auto$memory_libmap.cc:2266:execute$3304 [27]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5802 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [28], Q = $auto$memory_libmap.cc:2266:execute$3304 [28]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5801 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [29], Q = $auto$memory_libmap.cc:2266:execute$3304 [29]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5800 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [2], Q = $auto$memory_libmap.cc:2266:execute$3304 [2]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5799 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [30], Q = $auto$memory_libmap.cc:2266:execute$3304 [30]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5798 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [31], Q = $auto$memory_libmap.cc:2266:execute$3304 [31]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5797 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [3], Q = $auto$memory_libmap.cc:2266:execute$3304 [3]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5796 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [4], Q = $auto$memory_libmap.cc:2266:execute$3304 [4]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5795 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [5], Q = $auto$memory_libmap.cc:2266:execute$3304 [5]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5794 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [6], Q = $auto$memory_libmap.cc:2266:execute$3304 [6]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5793 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [7], Q = $auto$memory_libmap.cc:2266:execute$3304 [7]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5792 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [8], Q = $auto$memory_libmap.cc:2266:execute$3304 [8]).
Adding EN signal on $abc$5790$auto$blifparse.cc:362:parse_blif$5791 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [9], Q = $auto$memory_libmap.cc:2266:execute$3304 [9]).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

4.255. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Summary of detected clock domains:
  106 cells in clk=\clock1, en={ }, arst={ }, srst={ }
  99 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.256.2. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock1
Extracted 105 gates and 142 wires to a netlist network with 37 inputs and 69 outputs (dfl=2).

4.256.2.1. Executing ABC.
[Time = 0.10 sec.]

4.256.3. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 99 gates and 133 wires to a netlist network with 34 inputs and 66 outputs (dfl=2).

4.256.3.1. Executing ABC.
[Time = 0.08 sec.]

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 341 unused wires.
<suppressed ~1 debug messages>

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.263. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6425 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [0], Q = $auto$memory_libmap.cc:2266:execute$3311 [0]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6424 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [10], Q = $auto$memory_libmap.cc:2266:execute$3311 [10]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6423 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [11], Q = $auto$memory_libmap.cc:2266:execute$3311 [11]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6422 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [12], Q = $auto$memory_libmap.cc:2266:execute$3311 [12]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6421 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [13], Q = $auto$memory_libmap.cc:2266:execute$3311 [13]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6420 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [14], Q = $auto$memory_libmap.cc:2266:execute$3311 [14]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6419 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [15], Q = $auto$memory_libmap.cc:2266:execute$3311 [15]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6418 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [16], Q = $auto$memory_libmap.cc:2266:execute$3311 [16]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6417 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [17], Q = $auto$memory_libmap.cc:2266:execute$3311 [17]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6416 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [18], Q = $auto$memory_libmap.cc:2266:execute$3311 [18]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6415 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [19], Q = $auto$memory_libmap.cc:2266:execute$3311 [19]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6414 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [1], Q = $auto$memory_libmap.cc:2266:execute$3311 [1]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6413 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [20], Q = $auto$memory_libmap.cc:2266:execute$3311 [20]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6412 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [21], Q = $auto$memory_libmap.cc:2266:execute$3311 [21]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6411 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [22], Q = $auto$memory_libmap.cc:2266:execute$3311 [22]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6410 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [23], Q = $auto$memory_libmap.cc:2266:execute$3311 [23]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6409 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [24], Q = $auto$memory_libmap.cc:2266:execute$3311 [24]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6408 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [25], Q = $auto$memory_libmap.cc:2266:execute$3311 [25]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6407 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [26], Q = $auto$memory_libmap.cc:2266:execute$3311 [26]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6406 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [27], Q = $auto$memory_libmap.cc:2266:execute$3311 [27]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6405 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [28], Q = $auto$memory_libmap.cc:2266:execute$3311 [28]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6404 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [29], Q = $auto$memory_libmap.cc:2266:execute$3311 [29]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6403 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [2], Q = $auto$memory_libmap.cc:2266:execute$3311 [2]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6402 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [30], Q = $auto$memory_libmap.cc:2266:execute$3311 [30]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6401 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [31], Q = $auto$memory_libmap.cc:2266:execute$3311 [31]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6400 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [3], Q = $auto$memory_libmap.cc:2266:execute$3311 [3]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6399 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [4], Q = $auto$memory_libmap.cc:2266:execute$3311 [4]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6398 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [5], Q = $auto$memory_libmap.cc:2266:execute$3311 [5]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6397 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [6], Q = $auto$memory_libmap.cc:2266:execute$3311 [6]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6396 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [7], Q = $auto$memory_libmap.cc:2266:execute$3311 [7]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6395 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [8], Q = $auto$memory_libmap.cc:2266:execute$3311 [8]).
Adding EN signal on $abc$6393$auto$blifparse.cc:362:parse_blif$6394 ($_DFF_P_) from module dpram_32x1024 (D = \rq_a [9], Q = $auto$memory_libmap.cc:2266:execute$3311 [9]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6286 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [0], Q = $auto$memory_libmap.cc:2266:execute$3304 [0]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6285 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [10], Q = $auto$memory_libmap.cc:2266:execute$3304 [10]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6284 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [11], Q = $auto$memory_libmap.cc:2266:execute$3304 [11]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6283 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [12], Q = $auto$memory_libmap.cc:2266:execute$3304 [12]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6282 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [13], Q = $auto$memory_libmap.cc:2266:execute$3304 [13]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6281 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [14], Q = $auto$memory_libmap.cc:2266:execute$3304 [14]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6280 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [15], Q = $auto$memory_libmap.cc:2266:execute$3304 [15]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6279 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [16], Q = $auto$memory_libmap.cc:2266:execute$3304 [16]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6278 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [17], Q = $auto$memory_libmap.cc:2266:execute$3304 [17]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6277 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [18], Q = $auto$memory_libmap.cc:2266:execute$3304 [18]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6276 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [19], Q = $auto$memory_libmap.cc:2266:execute$3304 [19]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6275 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [1], Q = $auto$memory_libmap.cc:2266:execute$3304 [1]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6274 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [20], Q = $auto$memory_libmap.cc:2266:execute$3304 [20]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6273 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [21], Q = $auto$memory_libmap.cc:2266:execute$3304 [21]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6272 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [22], Q = $auto$memory_libmap.cc:2266:execute$3304 [22]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6271 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [23], Q = $auto$memory_libmap.cc:2266:execute$3304 [23]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6270 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [24], Q = $auto$memory_libmap.cc:2266:execute$3304 [24]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6269 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [25], Q = $auto$memory_libmap.cc:2266:execute$3304 [25]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6268 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [26], Q = $auto$memory_libmap.cc:2266:execute$3304 [26]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6267 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [27], Q = $auto$memory_libmap.cc:2266:execute$3304 [27]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6266 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [28], Q = $auto$memory_libmap.cc:2266:execute$3304 [28]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6265 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [29], Q = $auto$memory_libmap.cc:2266:execute$3304 [29]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6264 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [2], Q = $auto$memory_libmap.cc:2266:execute$3304 [2]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6263 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [30], Q = $auto$memory_libmap.cc:2266:execute$3304 [30]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6262 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [31], Q = $auto$memory_libmap.cc:2266:execute$3304 [31]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6261 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [3], Q = $auto$memory_libmap.cc:2266:execute$3304 [3]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6260 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [4], Q = $auto$memory_libmap.cc:2266:execute$3304 [4]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6259 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [5], Q = $auto$memory_libmap.cc:2266:execute$3304 [5]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6258 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [6], Q = $auto$memory_libmap.cc:2266:execute$3304 [6]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6257 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [7], Q = $auto$memory_libmap.cc:2266:execute$3304 [7]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6256 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [8], Q = $auto$memory_libmap.cc:2266:execute$3304 [8]).
Adding EN signal on $abc$6254$auto$blifparse.cc:362:parse_blif$6255 ($_DFF_P_) from module dpram_32x1024 (D = \rq_b [9], Q = $auto$memory_libmap.cc:2266:execute$3304 [9]).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

4.266. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.267. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing BMUXMAP pass.

4.297. Executing DEMUXMAP pass.

4.298. Executing ABC pass (technology mapping using ABC).

4.298.1. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Extracted 70 gates and 205 wires to a netlist network with 135 inputs and 68 outputs (dfl=1).

4.298.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.59 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[6]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 4]{map}[16]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 135  #Luts =    68  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    1.89 sec.
[Time = 3.95 sec.]

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.300. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.301. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.302. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.304. Executing OPT_SHARE pass.

4.305. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.306. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 205 unused wires.
<suppressed ~1 debug messages>

4.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.308. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.312. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.314. Executing OPT_SHARE pass.

4.315. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.323. Executing OPT_SHARE pass.

4.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.328. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                101
   Number of wire bits:            642
   Number of public wires:          29
   Number of public wire bits:     438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_DFFE_PN_                     64
     $_DFF_P_                        2
     $lut                           68
     RS_TDP36K                       1

4.329. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.330. Executing RS_DFFSR_CONV pass.

4.331. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                101
   Number of wire bits:            642
   Number of public wires:          29
   Number of public wire bits:     438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_DFFE_PP0N_                   64
     $_DFF_P_                        2
     $lut                           68
     RS_TDP36K                       1

4.332. Executing TECHMAP pass (map to technology primitives).

4.332.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.332.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.332.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~382 debug messages>

4.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.
<suppressed ~458 debug messages>

4.334. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

4.337. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.338. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 650 unused wires.
<suppressed ~1 debug messages>

4.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.344. Executing OPT_SHARE pass.

4.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..

4.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.348. Executing TECHMAP pass (map to technology primitives).

4.348.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.348.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.349. Executing ABC pass (technology mapping using ABC).

4.349.1. Extracting gate netlist of module `\dpram_32x1024' to `<abc-temp-dir>/input.blif'..
Extracted 74 gates and 210 wires to a netlist network with 135 inputs and 70 outputs (dfl=1).

4.349.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 2]{map}[6]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 4]{map}[16]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 135  #Luts =    70  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    1.40 sec.
[Time = 3.46 sec.]

4.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

4.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dpram_32x1024..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dpram_32x1024.
Performed a total of 0 changes.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dpram_32x1024'.
Removed a total of 0 cells.

4.355. Executing OPT_SHARE pass.

4.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 209 unused wires.
<suppressed ~1 debug messages>

4.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module dpram_32x1024.

RUN-OPT ITERATIONS DONE : 1

4.359. Executing HIERARCHY pass (managing design hierarchy).

4.359.1. Analyzing design hierarchy..
Top module:  \dpram_32x1024

4.359.2. Analyzing design hierarchy..
Top module:  \dpram_32x1024
Removed 0 unused modules.
Warning: Resizing cell port dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory.0.0.ADDR_A2 from 15 bits to 14 bits.
Warning: Resizing cell port dpram_32x1024.genblk1[0].dpram_32x1024_submodule.memory.0.0.ADDR_B2 from 15 bits to 14 bits.

4.360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dpram_32x1024..
Removed 0 unused cells and 12 unused wires.
<suppressed ~12 debug messages>

4.361. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                 91
   Number of wire bits:            366
   Number of public wires:          17
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $lut                           70
     DFFRE                          66
     RS_TDP36K                       1

4.362. Executing TECHMAP pass (map to technology primitives).

4.362.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.362.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~138 debug messages>

4.363. Printing statistics.

=== dpram_32x1024 ===

   Number of wires:                231
   Number of wire bits:            642
   Number of public wires:          17
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     DFFRE                          66
     LUT2                            4
     LUT3                           66
     RS_TDP36K                       1

   Number of LUTs:                  70
   Number of REGs:                  66
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\dpram_32x1024'.

6. Executing BLIF backend.

Warnings: 7 unique messages, 11 total
End of script. Logfile hash: eb3454f93a, CPU: user 3.76s system 0.14s, MEM: 40.32 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 89% 10x abc (30 sec), 2% 34x read_verilog (0 sec), ...
INFO: SYN: Design dpram_32x1024 is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: dpram_32x1024
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 2.5 clock0 
INFO: PAC: Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 clock1 
INFO: PAC: Constraint: set_input_delay 1 -clock clock1 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clock1 [get_ports {*}] 
INFO: PAC: Constraint: set_clock_pin -device_clock clk[0] -design_clock clock0 
INFO: PAC: Constraint: set_clock_pin -device_clock clk[1] -design_clock clock1 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_32x1024_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 14.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +3.9 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 75
Swept block(s)      : 66
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 295
    .input   :      91
    .output  :      64
    0-LUT    :       3
    6-LUT    :      70
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 294
    Avg Fanout:     2.3
    Max Fanout:    68.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 980
  Timing Graph Edges: 1368
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
  Netlist Clock 'clock0' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 199: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 200: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 201: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 202: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 203: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 204: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 205: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 206: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 207: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 208: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 209: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 210: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 211: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 212: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 213: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 214: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 215: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 216: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 217: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 218: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 219: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 220: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 221: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 222: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 223: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 224: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 225: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 226: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 227: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 228: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 229: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 230: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 232: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 259: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 260: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 261: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 262: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 263: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 264: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 265: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 266: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 267: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 268: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 269: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 270: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 271: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 272: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 273: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 274: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 275: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 276: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 277: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 278: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 279: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 280: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 281: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 282: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 283: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 284: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 285: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 286: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 287: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 288: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 289: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 290: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 291: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 292: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 293: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 295: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 296: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 297: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 298: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 300: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 301: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 302: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 303: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 304: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 321: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 322: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 323: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 324: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 325: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 326: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 327: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 328: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 329: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 330: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 331: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 332: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 333: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 334: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 335: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 336: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 337: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 338: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 339: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 340: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 341: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 342: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 343: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 344: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 345: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 346: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 347: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 348: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 349: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 350: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 351: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 352: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 353: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 354: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 355: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 356: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 357: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 358: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 359: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 360: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 361: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 362: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 363: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 364: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 365: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 366: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 367: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 368: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 369: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 370: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 371: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 372: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 373: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 374: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 375: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 376: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 377: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 378: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 379: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 380: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 381: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 382: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 383: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 384: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 385: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 386: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 387: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 388: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 389: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 390: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 391: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 392: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 393: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 394: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 395: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 396: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 397: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 398: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 399: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 400: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 401: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 402: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 403: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 404: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 405: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 406: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 407: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 408: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 409: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 410: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 411: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 412: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 413: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 414: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 415: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 416: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 417: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 418: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 419: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 420: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 421: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 422: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 423: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 424: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 425: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 426: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 427: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 428: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 429: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 430: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 431: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 432: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 433: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 434: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 435: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 436: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 437: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 438: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 439: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 440: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 441: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 442: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 443: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 444: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 445: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 446: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 447: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 448: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 449: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 450: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 451: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 452: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 453: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 454: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 455: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 456: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 457: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 458: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 459: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 460: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 461: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 462: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 463: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 464: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 465: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 466: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 467: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 468: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 469: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 470: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 471: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 472: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 473: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 474: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 475: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 476: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.2 MiB)
# Packing
Begin packing '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif'.
Warning 477: All 2 clocks will be treated as global.

After removing unused inputs...
	total blocks: 295, total nets: 294, total inputs: 91, total outputs: 64
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    11/295       3%                            2    12 x 10    
    22/295       7%                            3    12 x 10    
    33/295      11%                            3    12 x 10    
    44/295      14%                            4    12 x 10    
    55/295      18%                            5    12 x 10    
    66/295      22%                            5    12 x 10    
    77/295      26%                            6    12 x 10    
    88/295      29%                            7    12 x 10    
    99/295      33%                            8    12 x 10    
   110/295      37%                            8    12 x 10    
   121/295      41%                            9    12 x 10    
   132/295      44%                           10    12 x 10    
   143/295      48%                           12    12 x 10    
   154/295      52%                           23    12 x 10    
   165/295      55%                           34    12 x 10    
   176/295      59%                           45    12 x 10    
   187/295      63%                           56    12 x 10    
   198/295      67%                           67    12 x 10    
   209/295      70%                           78    12 x 10    
   220/295      74%                           89    12 x 10    
   231/295      78%                          100    12 x 10    
   242/295      82%                          111    12 x 10    
   253/295      85%                          122    12 x 10    
   264/295      89%                          133    12 x 10    
   275/295      93%                          144    12 x 10    
   286/295      96%                          155    12 x 10    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 69
  LEs used for logic and registers    : 0
  LEs used for logic only             : 69
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.9685e-05 sec
Full Max Req/Worst Slack updates 1 in 4.108e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.5652e-05 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.12 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.25 Type: clb
	Block Utilization: 0.50 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        155                               0.412903                     0.587097   
       clb          9                                18.1111                      9.77778   
       dsp          0                                      0                            0   
      bram          1                                    101                           64   
Absorbed logical nets 51 out of 294 nets, 243 nets not absorbed.

Netlist conversion complete.

# Packing took 0.22 seconds (max_rss 23.3 MiB, delta_rss +3.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.08 seconds (max_rss 61.4 MiB, delta_rss +38.0 MiB)
Warning 478: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 243
Netlist num_blocks: 165
Netlist EMPTY blocks: 0.
Netlist io blocks: 155.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 91
Netlist output pins: 64

Pb types usage...
  io             : 155
   io_output     : 64
    outpad       : 64
   io_input      : 91
    inpad        : 91
  clb            : 9
   clb_lr        : 9
    fle          : 70
     ble5        : 139
      lut5       : 73
       lut       : 73
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		155	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.12 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.4 MiB, delta_rss +0.0 MiB)
Warning 479: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 480: Sized nonsensical R=0 transistor to minimum width
Warning 481: Sized nonsensical R=0 transistor to minimum width
Warning 482: Sized nonsensical R=0 transistor to minimum width
Warning 483: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.50 seconds (max_rss 61.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 61.4 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00251429 seconds (0.00237968 STA, 0.000134613 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.04 seconds (max_rss 61.4 MiB)
INFO: PAC: Design dpram_32x1024 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: dpram_32x1024
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.blif --output dpram_32x1024_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map dpram_32x1024.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml --write_repack dpram_32x1024_repack_constraints.xml

pin_c WARNING: blif file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.blif does not exist

pin_c INFO: using eblif file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif

[Error] pin_c: failed getting device pin for input pin: HP_2_1_0N


[Error] pin_c: failed getting device pin for input pin: HP_2_0_0P


[Error] pin_c: failed getting device pin for input pin: HP_2_0_0P

	 pin_c: NOTE ERRORs: 3


	 pin_c: NOTE ERRORs: 3

Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --place --fix_clusters dpram_32x1024_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --place --fix_clusters dpram_32x1024_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_32x1024_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'dpram_32x1024_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: dpram_32x1024_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +3.8 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 75
Swept block(s)      : 66
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 295
    .input   :      91
    .output  :      64
    0-LUT    :       3
    6-LUT    :      70
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 294
    Avg Fanout:     2.3
    Max Fanout:    68.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 980
  Timing Graph Edges: 1368
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
  Netlist Clock 'clock0' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 199: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 200: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 201: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 202: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 203: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 204: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 205: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 206: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 207: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 208: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 209: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 210: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 211: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 212: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 213: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 214: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 215: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 216: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 217: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 218: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 219: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 220: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 221: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 222: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 223: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 224: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 225: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 226: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 227: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 228: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 229: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 230: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 232: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 259: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 260: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 261: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 262: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 263: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 264: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 265: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 266: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 267: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 268: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 269: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 270: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 271: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 272: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 273: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 274: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 275: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 276: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 277: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 278: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 279: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 280: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 281: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 282: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 283: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 284: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 285: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 286: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 287: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 288: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 289: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 290: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 291: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 292: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 293: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 295: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 296: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 297: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 298: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 300: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 301: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 302: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 303: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 304: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 321: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 322: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 323: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 324: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 325: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 326: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 327: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 328: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 329: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 330: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 331: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 332: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 333: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 334: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 335: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 336: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 337: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 338: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 339: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 340: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 341: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 342: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 343: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 344: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 345: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 346: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 347: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 348: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 349: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 350: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 351: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 352: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 353: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 354: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 355: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 356: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 357: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 358: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 359: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 360: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 361: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 362: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 363: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 364: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 365: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 366: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 367: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 368: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 369: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 370: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 371: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 372: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 373: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 374: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 375: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 376: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 377: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 378: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 379: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 380: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 381: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 382: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 383: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 384: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 385: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 386: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 387: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 388: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 389: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 390: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 391: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 392: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 393: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 394: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 395: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 396: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 397: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 398: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 399: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 400: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 401: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 402: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 403: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 404: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 405: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 406: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 407: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 408: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 409: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 410: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 411: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 412: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 413: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 414: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 415: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 416: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 417: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 418: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 419: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 420: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 421: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 422: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 423: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 424: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 425: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 426: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 427: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 428: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 429: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 430: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 431: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 432: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 433: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 434: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 435: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 436: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 437: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 438: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 439: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 440: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 441: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 442: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 443: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 444: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 445: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 446: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 447: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 448: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 449: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 450: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 451: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 452: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 453: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 454: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 455: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 456: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 457: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 458: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 459: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 460: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 461: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 462: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 463: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 464: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 465: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 466: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 467: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 468: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 469: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 470: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 471: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 472: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 473: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 474: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 475: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 476: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.09 seconds (max_rss 60.4 MiB, delta_rss +40.4 MiB)
Warning 477: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 243
Netlist num_blocks: 165
Netlist EMPTY blocks: 0.
Netlist io blocks: 155.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 91
Netlist output pins: 64

Pb types usage...
  io             : 155
   io_output     : 64
    outpad       : 64
   io_input      : 91
    inpad        : 91
  clb            : 9
   clb_lr        : 9
    fle          : 70
     ble5        : 139
      lut5       : 73
       lut       : 73
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		155	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.12 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 478: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 479: Sized nonsensical R=0 transistor to minimum width
Warning 480: Sized nonsensical R=0 transistor to minimum width
Warning 481: Sized nonsensical R=0 transistor to minimum width
Warning 482: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.50 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.60 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 483: Found no more sample locations for SOURCE in io_top
Warning 484: Found no more sample locations for OPIN in io_top
Warning 485: Found no more sample locations for SOURCE in io_right
Warning 486: Found no more sample locations for OPIN in io_right
Warning 487: Found no more sample locations for SOURCE in io_bottom
Warning 488: Found no more sample locations for OPIN in io_bottom
Warning 489: Found no more sample locations for SOURCE in io_left
Warning 490: Found no more sample locations for OPIN in io_left
Warning 491: Found no more sample locations for SOURCE in clb
Warning 492: Found no more sample locations for OPIN in clb
Warning 493: Found no more sample locations for SOURCE in dsp
Warning 494: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.60 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 495: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.50 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.50 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading dpram_32x1024_pin_loc.place.

Warning 570: Block id[-1] has an invalid name and it is going to be skipped.
Successfully read constraints file dpram_32x1024_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

There are 317 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1836

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 11.4781 td_cost: 8.02815e-08
Initial placement estimated Critical Path Delay (CPD): 4.13266 ns
Initial placement estimated setup Total Negative Slack (sTNS): -89.6232 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.63266 ns

Initial placement estimated setup slack histogram:
[ -1.6e-09: -1.3e-09) 48 ( 15.4%) |****************************
[ -1.3e-09: -9.9e-10) 16 (  5.1%) |*********
[ -9.9e-10: -6.8e-10)  0 (  0.0%) |
[ -6.8e-10: -3.6e-10)  0 (  0.0%) |
[ -3.6e-10: -3.8e-11)  0 (  0.0%) |
[ -3.8e-11:  2.8e-10) 10 (  3.2%) |******
[  2.8e-10:    6e-10) 72 ( 23.1%) |*******************************************
[    6e-10:  9.2e-10) 46 ( 14.7%) |***************************
[  9.2e-10:  1.2e-09) 81 ( 26.0%) |************************************************
[  1.2e-09:  1.6e-09) 39 ( 12.5%) |***********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 452
Warning 571: Starting t: 2 of 165 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.1e-05   0.980      10.65 7.83e-08     4.075      -87.9   -1.575   0.018  0.0118   11.0     1.00       452  0.200
   2    0.0 8.6e-05   0.976      10.33 4.4647e-08   4.075      -85.3   -1.575   0.024  0.0101    6.4     4.25       904  0.950
   3    0.0 8.2e-05   0.996      10.33 3.9758e-08   4.017      -82.9   -1.517   0.011  0.0012    3.7     6.10      1356  0.950
   4    0.0 7.8e-05   1.000      10.37 3.6036e-08   4.017      -81.8   -1.517   0.000  0.0000    2.1     7.22      1808  0.950
   5    0.0 7.4e-05   0.995      10.33 3.4511e-08   4.017      -81.8   -1.517   0.007  0.0039    1.2     7.87      2260  0.950
   6    0.0 7.0e-05   0.997      10.31 3.3899e-08   4.017      -81.7   -1.517   0.004  0.0033    1.0     8.00      2712  0.950
   7    0.0 5.6e-05   0.999      10.32 3.3531e-08   4.017      -81.7   -1.517   0.013  0.0003    1.0     8.00      3164  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=10.3225, TD costs=3.35486e-08, CPD=  4.017 (ns) 
   8    0.0 4.5e-05   0.883       9.05 2.9865e-08   4.017      -81.6   -1.517   0.033  0.0116    1.0     8.00      3616  0.800
Checkpoint saved: bb_costs=8.88133, TD costs=3.13344e-08, CPD=  3.935 (ns) 
   9    0.0 3.6e-05   0.998       8.88 3.1241e-08   3.935      -76.9   -1.435   0.004  0.0003    1.0     8.00      4068  0.800
  10    0.0 2.9e-05   1.000       8.89 2.9326e-08   3.935      -76.4   -1.435   0.004  0.0002    1.0     8.00      4520  0.800
  11    0.0 2.3e-05   0.998       8.88 3.1241e-08   3.935      -76.9   -1.435   0.004  0.0003    1.0     8.00      4972  0.800
  12    0.0 0.0e+00   1.000       8.88 2.9373e-08   3.935      -76.4   -1.435   0.004  0.0001    1.0     8.00      5424  0.800
## Placement Quench took 0.00 seconds (max_rss 60.4 MiB)
post-quench CPD = 3.93462 (ns) 

BB estimate of min-dist (placement) wire length: 1421

Completed placement consistency check successfully.

Swaps called: 5589

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.93462 ns
Placement estimated setup Worst Negative Slack (sWNS): -1.43462 ns
Placement estimated setup Total Negative Slack (sTNS): -76.9257 ns

Placement estimated setup slack histogram:
[ -1.4e-09: -1.1e-09) 51 ( 16.3%) |*****************************
[ -1.1e-09: -8.1e-10) 13 (  4.2%) |*******
[ -8.1e-10:   -5e-10)  0 (  0.0%) |
[   -5e-10: -1.9e-10)  0 (  0.0%) |
[ -1.9e-10:  1.2e-10)  0 (  0.0%) |
[  1.2e-10:  4.3e-10) 42 ( 13.5%) |************************
[  4.3e-10:  7.4e-10) 40 ( 12.8%) |***********************
[  7.4e-10:  1.1e-09) 84 ( 26.9%) |************************************************
[  1.1e-09:  1.4e-09) 54 ( 17.3%) |*******************************
[  1.4e-09:  1.7e-09) 28 (  9.0%) |****************

Placement estimated intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 3.93462 ns (254.154 MHz)
  clock1 to clock1 CPD: 1.24467 ns (803.426 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.23999 ns (446.431 MHz)
  clock1 to clock0 CPD: 3.78416 ns (264.26 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.43462 ns
  clock1 to clock1 worst setup slack: 1.25533 ns

Placement estimated inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: 0.26001 ns
  clock1 to clock0 worst setup slack: -1.28416 ns

Placement estimated geomean non-virtual intra-domain period: 2.21299 ns (451.878 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.01816 ns (982.161 MHz)

Placement cost: 0.999548, bb_cost: 8.88133, td_cost: 3.13344e-08, 

Placement resource usage:
  io   implemented as io_top   : 104
  io   implemented as io_right : 18
  io   implemented as io_bottom: 15
  io   implemented as io_left  : 18
  clb  implemented as clb      : 9
  bram implemented as bram     : 1

Placement number of temperatures: 12
Placement total # of swap attempts: 5589
	Swaps accepted:   60 ( 1.1 %)
	Swaps rejected: 1688 (30.2 %)
	Swaps aborted: 3841 (68.7 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                13.47            0.00            0.00           100.00       
                   Median                 13.76            0.00            0.00           100.00       
                   Centroid               13.71            0.00            0.00           100.00       
                   W. Centroid            14.24            0.00            0.00           100.00       

clb                Uniform                6.64             6.20            93.80          0.00         
                   Median                 5.83             3.07            61.35          35.58        
                   Centroid               5.80             3.40            96.60          0.00         
                   W. Centroid            5.98             2.40            85.93          11.68        
                   W. Median              4.67             1.15            78.93          19.92        
                   Crit. Uniform          2.47             0.72            99.28          0.00         
                   Feasible Region        3.58             1.50            98.50          0.00         

bram               Uniform                0.57             0.00            0.00           100.00       
                   Median                 0.57             0.00            0.00           100.00       
                   Centroid               0.79             0.00            0.00           100.00       
                   W. Centroid            0.95             0.00            0.00           100.00       
                   W. Median              0.73             0.00            0.00           100.00       
                   Crit. Uniform          2.88             0.00            0.00           100.00       
                   Feasible Region        3.36             0.53            0.00           99.47        


Placement Quench timing analysis took 0.000788896 seconds (0.000716524 STA, 7.2372e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0168887 seconds (0.0156308 STA, 0.0012579 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.15 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0168887 seconds (0.0156308 STA, 0.0012579 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.07 seconds (max_rss 60.4 MiB)
Incr Slack updates 14 in 0.000286209 sec
Full Max Req/Worst Slack updates 11 in 0.000191515 sec
Incr Max Req/Worst Slack updates 3 in 5.3552e-05 sec
Incr Criticality updates 4 in 0.000128525 sec
Full Criticality updates 10 in 0.000351926 sec
INFO: PLC: Design dpram_32x1024 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: dpram_32x1024
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_32x1024_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: dpram_32x1024_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +3.8 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 75
Swept block(s)      : 66
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 295
    .input   :      91
    .output  :      64
    0-LUT    :       3
    6-LUT    :      70
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 294
    Avg Fanout:     2.3
    Max Fanout:    68.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 980
  Timing Graph Edges: 1368
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
  Netlist Clock 'clock0' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 199: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 200: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 201: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 202: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 203: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 204: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 205: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 206: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 207: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 208: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 209: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 210: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 211: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 212: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 213: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 214: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 215: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 216: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 217: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 218: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 219: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 220: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 221: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 222: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 223: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 224: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 225: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 226: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 227: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 228: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 229: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 230: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 232: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 259: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 260: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 261: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 262: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 263: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 264: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 265: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 266: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 267: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 268: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 269: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 270: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 271: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 272: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 273: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 274: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 275: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 276: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 277: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 278: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 279: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 280: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 281: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 282: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 283: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 284: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 285: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 286: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 287: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 288: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 289: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 290: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 291: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 292: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 293: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 295: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 296: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 297: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 298: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 300: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 301: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 302: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 303: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 304: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 321: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 322: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 323: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 324: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 325: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 326: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 327: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 328: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 329: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 330: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 331: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 332: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 333: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 334: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 335: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 336: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 337: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 338: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 339: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 340: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 341: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 342: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 343: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 344: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 345: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 346: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 347: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 348: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 349: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 350: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 351: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 352: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 353: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 354: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 355: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 356: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 357: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 358: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 359: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 360: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 361: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 362: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 363: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 364: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 365: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 366: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 367: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 368: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 369: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 370: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 371: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 372: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 373: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 374: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 375: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 376: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 377: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 378: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 379: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 380: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 381: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 382: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 383: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 384: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 385: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 386: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 387: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 388: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 389: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 390: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 391: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 392: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 393: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 394: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 395: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 396: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 397: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 398: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 399: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 400: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 401: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 402: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 403: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 404: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 405: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 406: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 407: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 408: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 409: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 410: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 411: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 412: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 413: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 414: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 415: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 416: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 417: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 418: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 419: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 420: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 421: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 422: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 423: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 424: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 425: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 426: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 427: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 428: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 429: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 430: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 431: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 432: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 433: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 434: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 435: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 436: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 437: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 438: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 439: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 440: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 441: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 442: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 443: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 444: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 445: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 446: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 447: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 448: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 449: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 450: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 451: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 452: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 453: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 454: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 455: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 456: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 457: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 458: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 459: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 460: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 461: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 462: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 463: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 464: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 465: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 466: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 467: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 468: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 469: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 470: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 471: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 472: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 473: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 474: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 475: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 476: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 60.4 MiB, delta_rss +40.4 MiB)
Warning 477: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 243
Netlist num_blocks: 165
Netlist EMPTY blocks: 0.
Netlist io blocks: 155.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 91
Netlist output pins: 64

Pb types usage...
  io             : 155
   io_output     : 64
    outpad       : 64
   io_input      : 91
    inpad        : 91
  clb            : 9
   clb_lr        : 9
    fle          : 70
     ble5        : 139
      lut5       : 73
       lut       : 73
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		155	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.12 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 478: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 479: Sized nonsensical R=0 transistor to minimum width
Warning 480: Sized nonsensical R=0 transistor to minimum width
Warning 481: Sized nonsensical R=0 transistor to minimum width
Warning 482: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.53 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place.

Successfully read /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place.

# Load Placement took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.63 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 483: Found no more sample locations for SOURCE in io_top
Warning 484: Found no more sample locations for OPIN in io_top
Warning 485: Found no more sample locations for SOURCE in io_right
Warning 486: Found no more sample locations for OPIN in io_right
Warning 487: Found no more sample locations for SOURCE in io_bottom
Warning 488: Found no more sample locations for OPIN in io_bottom
Warning 489: Found no more sample locations for SOURCE in io_left
Warning 490: Found no more sample locations for OPIN in io_left
Warning 491: Found no more sample locations for SOURCE in clb
Warning 492: Found no more sample locations for OPIN in clb
Warning 493: Found no more sample locations for SOURCE in dsp
Warning 494: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.64 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  30 (  9.1%) |***********
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   1 (  0.3%) |
[      0.4:      0.5)  38 ( 11.6%) |**************
[      0.5:      0.6)  27 (  8.2%) |**********
[      0.6:      0.7)  29 (  8.8%) |***********
[      0.7:      0.8)  39 ( 11.9%) |***************
[      0.8:      0.9)  40 ( 12.2%) |***************
[      0.9:        1) 124 ( 37.8%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   86561     241     317     133 ( 0.117%)    2214 ( 7.8%)    4.365     -96.83     -1.865      0.000      0.000      N/A
   2    0.0     0.5    2   66862     153     216      95 ( 0.084%)    2212 ( 7.8%)    4.365     -96.75     -1.865      0.000      0.000      N/A
   3    0.0     0.6    0   57861     121     179      82 ( 0.072%)    2215 ( 7.8%)    4.365     -96.88     -1.865      0.000      0.000      N/A
   4    0.0     0.8    0   54428     103     152      52 ( 0.046%)    2231 ( 7.8%)    4.365     -96.50     -1.865      0.000      0.000      N/A
   5    0.0     1.1    0   43285      79     108      47 ( 0.041%)    2241 ( 7.9%)    4.365     -97.03     -1.865      0.000      0.000      N/A
   6    0.0     1.4    0   41139      70      99      34 ( 0.030%)    2254 ( 7.9%)    4.365     -97.10     -1.865      0.000      0.000      N/A
   7    0.0     1.9    0   34503      46      66      23 ( 0.020%)    2281 ( 8.0%)    4.365     -97.29     -1.865      0.000      0.000      N/A
   8    0.0     2.4    0   25950      37      54      16 ( 0.014%)    2285 ( 8.0%)    4.386     -97.60     -1.886      0.000      0.000      N/A
   9    0.0     3.1    0   33443      56     111      10 ( 0.009%)    2292 ( 8.0%)    4.365     -97.47     -1.865      0.000      0.000      N/A
  10    0.0     4.1    0   14438      14      23       5 ( 0.004%)    2312 ( 8.1%)    4.386     -97.59     -1.886      0.000      0.000       15
  11    0.0     5.3    0   24504      44      92       5 ( 0.004%)    2317 ( 8.1%)    4.365     -97.47     -1.865      0.000      0.000       14
  12    0.0     6.9    0    9026       9      11       3 ( 0.003%)    2322 ( 8.2%)    4.386     -97.59     -1.886      0.000      0.000       14
  13    0.0     9.0    0   19589      40      87       1 ( 0.001%)    2326 ( 8.2%)    4.365     -97.47     -1.865      0.000      0.000       15
  14    0.0    11.6    0    2772       1       1       0 ( 0.000%)    2331 ( 8.2%)    4.362     -97.47     -1.862      0.000      0.000       14
Restoring best routing
Critical path: 4.36162 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  30 (  9.1%) |***********
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)  46 ( 14.0%) |*****************
[      0.5:      0.6)  17 (  5.2%) |******
[      0.6:      0.7)  28 (  8.5%) |**********
[      0.7:      0.8)  38 ( 11.6%) |**************
[      0.8:      0.9)  41 ( 12.5%) |***************
[      0.9:        1) 128 ( 39.0%) |***********************************************
Router Stats: total_nets_routed: 1014 total_connections_routed: 1516 total_heap_pushes: 514361 total_heap_pops: 160075 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 514361 total_external_heap_pops: 160075 total_external_SOURCE_pushes: 1516 total_external_SOURCE_pops: 1268 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1516 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1516 total_external_SINK_pushes: 22402 total_external_SINK_pops: 21789 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 37327 total_external_IPIN_pops: 33454 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1516 total_external_OPIN_pops: 1356 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 502 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 502 total_external_CHANX_pushes: 218089 total_external_CHANX_pops: 54117 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1405 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1405 total_external_CHANY_pushes: 233511 total_external_CHANY_pops: 48091 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1209 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1209 total_number_of_adding_all_rt: 6752 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.24 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -401176922
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Found 346 mismatches between routing and packing results.
Fixed 232 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 495: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        155                               0.412903                     0.587097   
       clb          9                                18.1111                      9.77778   
       dsp          0                                      0                            0   
      bram          1                                    101                           64   
Absorbed logical nets 51 out of 294 nets, 243 nets not absorbed.


Average number of bends per net: 2.44813  Maximum # of bends: 9

Number of global nets: 2
Number of routed nets (nonglobal): 241
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2331, average net length: 9.67220
	Maximum net length: 27

Wire length results in terms of physical segments...
	Total wiring segments used: 963, average wire segments per net: 3.99585
	Maximum segments used by a net: 11
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   8 (  4.0%) |***
[      0.2:      0.3)  26 ( 13.1%) |*********
[      0.1:      0.2)  28 ( 14.1%) |**********
[        0:      0.1) 136 ( 68.7%) |***********************************************
Maximum routing channel utilization:      0.38 at (7,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1      15   3.833      160
                         2       6   3.000      160
                         3       6   3.250      160
                         4      13   6.833      160
                         5      43  18.667      160
                         6      60  28.833      160
                         7      58  26.333      160
                         8      41  25.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.700      160
                         1       9   3.200      160
                         2      18   4.000      160
                         3      25   6.700      160
                         4       8   3.000      160
                         5      35  13.500      160
                         6      52  20.400      160
                         7      65  25.100      160
                         8      19   4.900      160
                         9      24   6.500      160
                        10      11   5.700      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 1.03305e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0767
                                             4      0.0841

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0724
                                             4      0.0576

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0746
                             L4          0.0706

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0746
                             L4    1      0.0706

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  6.3e-10) 43 ( 13.8%) |****************************
[  6.3e-10:  9.4e-10) 16 (  5.1%) |**********
[  9.4e-10:  1.2e-09) 31 (  9.9%) |********************
[  1.2e-09:  1.6e-09) 75 ( 24.0%) |************************************************
[  1.6e-09:  1.9e-09) 13 (  4.2%) |********
[  1.9e-09:  2.2e-09) 47 ( 15.1%) |******************************
[  2.2e-09:  2.5e-09) 23 (  7.4%) |***************
[  2.5e-09:  2.8e-09)  1 (  0.3%) |*
[  2.8e-09:  3.1e-09) 37 ( 11.9%) |************************
[  3.1e-09:  3.4e-09) 26 (  8.3%) |*****************

Final intra-domain worst hold slacks per constraint:
  clock0 to clock0 worst hold slack: 0.319552 ns
  clock1 to clock1 worst hold slack: 0.353722 ns

Final inter-domain worst hold slacks per constraint:
  clock0 to clock1 worst hold slack: 1.1266 ns
  clock1 to clock0 worst hold slack: 2.83279 ns

Final critical path delay (least slack): 4.36162 ns
Final setup Worst Negative Slack (sWNS): -1.86162 ns
Final setup Total Negative Slack (sTNS): -97.469 ns

Final setup slack histogram:
[ -1.9e-09: -1.5e-09) 33 ( 10.6%) |********************
[ -1.5e-09: -1.2e-09) 31 (  9.9%) |*******************
[ -1.2e-09: -8.2e-10)  0 (  0.0%) |
[ -8.2e-10: -4.7e-10)  0 (  0.0%) |
[ -4.7e-10: -1.2e-10)  0 (  0.0%) |
[ -1.2e-10:  2.3e-10) 57 ( 18.3%) |***********************************
[  2.3e-10:  5.7e-10) 25 (  8.0%) |***************
[  5.7e-10:  9.2e-10) 79 ( 25.3%) |************************************************
[  9.2e-10:  1.3e-09) 57 ( 18.3%) |***********************************
[  1.3e-09:  1.6e-09) 30 (  9.6%) |******************

Final intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 4.36162 ns (229.273 MHz)
  clock1 to clock1 CPD: 1.50878 ns (662.786 MHz)

Final inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.39871 ns (416.891 MHz)
  clock1 to clock0 CPD: 4.20786 ns (237.651 MHz)

Final intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.86162 ns
  clock1 to clock1 worst setup slack: 0.991218 ns

Final inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: 0.101293 ns
  clock1 to clock0 worst setup slack: -1.70786 ns

Final geomean non-virtual intra-domain period: 2.56529 ns (389.819 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.18025 ns (847.275 MHz)

Writing Implementation Netlist: dpram_32x1024_post_synthesis.v
Writing Implementation Netlist: dpram_32x1024_post_synthesis.blif
Writing Implementation SDF    : dpram_32x1024_post_synthesis.sdf
Incr Slack updates 1 in 2.3698e-05 sec
Full Max Req/Worst Slack updates 1 in 1.7806e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.7955e-05 sec
Flow timing analysis took 0.0377508 seconds (0.0350411 STA, 0.00270974 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 1.83 seconds (max_rss 60.4 MiB)
Incr Slack updates 15 in 0.000311207 sec
Full Max Req/Worst Slack updates 7 in 0.000140701 sec
Incr Max Req/Worst Slack updates 8 in 0.000177621 sec
Incr Criticality updates 2 in 6.7102e-05 sec
Full Criticality updates 13 in 0.000485439 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/finalize  /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synthesis.v /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synthesis.v_
INFO: RTE: Design dpram_32x1024 is routed
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: dpram_32x1024
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_32x1024_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_32x1024 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_32x1024_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 14.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: dpram_32x1024_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +3.7 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 75
Swept block(s)      : 66
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 295
    .input   :      91
    .output  :      64
    0-LUT    :       3
    6-LUT    :      70
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 294
    Avg Fanout:     2.3
    Max Fanout:    68.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 980
  Timing Graph Edges: 1368
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
  Netlist Clock 'clock0' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 199: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 200: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 201: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 202: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 203: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 204: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 205: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 206: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 207: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 208: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 209: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 210: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 211: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 212: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 213: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 214: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 215: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 216: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 217: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 218: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 219: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 220: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 221: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 222: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 223: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 224: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 225: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 226: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 227: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 228: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 229: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 230: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 232: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 259: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 260: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 261: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 262: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 263: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 264: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 265: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 266: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 267: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 268: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 269: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 270: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 271: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 272: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 273: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 274: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 275: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 276: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 277: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 278: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 279: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 280: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 281: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 282: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 283: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 284: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 285: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 286: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 287: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 288: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 289: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 290: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 291: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 292: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 293: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 295: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 296: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 297: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 298: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 300: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 301: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 302: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 303: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 304: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 321: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 322: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 323: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 324: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 325: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 326: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 327: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 328: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 329: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 330: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 331: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 332: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 333: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 334: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 335: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 336: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 337: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 338: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 339: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 340: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 341: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 342: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 343: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 344: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 345: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 346: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 347: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 348: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 349: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 350: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 351: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 352: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 353: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 354: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 355: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 356: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 357: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 358: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 359: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 360: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 361: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 362: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 363: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 364: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 365: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 366: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 367: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 368: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 369: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 370: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 371: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 372: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 373: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 374: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 375: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 376: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 377: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 378: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 379: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 380: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 381: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 382: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 383: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 384: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 385: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 386: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 387: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 388: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 389: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 390: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 391: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 392: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 393: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 394: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 395: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 396: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 397: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 398: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 399: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 400: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 401: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 402: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 403: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 404: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 405: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 406: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 407: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 408: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 409: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 410: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 411: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 412: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 413: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 414: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 415: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 416: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 417: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 418: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 419: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 420: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 421: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 422: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 423: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 424: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 425: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 426: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 427: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 428: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 429: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 430: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 431: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 432: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 433: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 434: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 435: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 436: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 437: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 438: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 439: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 440: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 441: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 442: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 443: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 444: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 445: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 446: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 447: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 448: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 449: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 450: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 451: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 452: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 453: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 454: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 455: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 456: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 457: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 458: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 459: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 460: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 461: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 462: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 463: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 464: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 465: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 466: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 467: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 468: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 469: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 470: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 471: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 472: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 473: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 474: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 475: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 476: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 60.4 MiB, delta_rss +40.4 MiB)
Warning 477: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 243
Netlist num_blocks: 165
Netlist EMPTY blocks: 0.
Netlist io blocks: 155.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 91
Netlist output pins: 64

Pb types usage...
  io             : 155
   io_output     : 64
    outpad       : 64
   io_input      : 91
    inpad        : 91
  clb            : 9
   clb_lr        : 9
    fle          : 70
     ble5        : 139
      lut5       : 73
       lut       : 73
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		155	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.12 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 478: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 479: Sized nonsensical R=0 transistor to minimum width
Warning 480: Sized nonsensical R=0 transistor to minimum width
Warning 481: Sized nonsensical R=0 transistor to minimum width
Warning 482: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.57 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.60 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place.

Successfully read /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.05 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -401176922
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Found 346 mismatches between routing and packing results.
Fixed 232 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 483: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        155                               0.412903                     0.587097   
       clb          9                                18.1111                      9.77778   
       dsp          0                                      0                            0   
      bram          1                                    101                           64   
Absorbed logical nets 51 out of 294 nets, 243 nets not absorbed.


Average number of bends per net: 2.46058  Maximum # of bends: 7

Number of global nets: 2
Number of routed nets (nonglobal): 241
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2331, average net length: 9.67220
	Maximum net length: 27

Wire length results in terms of physical segments...
	Total wiring segments used: 963, average wire segments per net: 3.99585
	Maximum segments used by a net: 11
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   8 (  4.0%) |***
[      0.2:      0.3)  26 ( 13.1%) |*********
[      0.1:      0.2)  28 ( 14.1%) |**********
[        0:      0.1) 136 ( 68.7%) |***********************************************
Maximum routing channel utilization:      0.38 at (7,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1      15   3.833      160
                         2       6   3.000      160
                         3       6   3.250      160
                         4      13   6.833      160
                         5      43  18.667      160
                         6      60  28.833      160
                         7      58  26.333      160
                         8      41  25.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.700      160
                         1       9   3.200      160
                         2      18   4.000      160
                         3      25   6.700      160
                         4       8   3.000      160
                         5      35  13.500      160
                         6      52  20.400      160
                         7      65  25.100      160
                         8      19   4.900      160
                         9      24   6.500      160
                        10      11   5.700      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 1.03305e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0767
                                             4      0.0841

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0724
                                             4      0.0576

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0746
                             L4          0.0706

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0746
                             L4    1      0.0706

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  6.3e-10) 43 ( 13.8%) |****************************
[  6.3e-10:  9.4e-10) 16 (  5.1%) |**********
[  9.4e-10:  1.2e-09) 31 (  9.9%) |********************
[  1.2e-09:  1.6e-09) 75 ( 24.0%) |************************************************
[  1.6e-09:  1.9e-09) 13 (  4.2%) |********
[  1.9e-09:  2.2e-09) 47 ( 15.1%) |******************************
[  2.2e-09:  2.5e-09) 23 (  7.4%) |***************
[  2.5e-09:  2.8e-09)  1 (  0.3%) |*
[  2.8e-09:  3.1e-09) 37 ( 11.9%) |************************
[  3.1e-09:  3.4e-09) 26 (  8.3%) |*****************

Final intra-domain worst hold slacks per constraint:
  clock0 to clock0 worst hold slack: 0.319552 ns
  clock1 to clock1 worst hold slack: 0.353722 ns

Final inter-domain worst hold slacks per constraint:
  clock0 to clock1 worst hold slack: 1.1266 ns
  clock1 to clock0 worst hold slack: 2.83279 ns

Final critical path delay (least slack): 4.36162 ns
Final setup Worst Negative Slack (sWNS): -1.86162 ns
Final setup Total Negative Slack (sTNS): -97.469 ns

Final setup slack histogram:
[ -1.9e-09: -1.5e-09) 33 ( 10.6%) |********************
[ -1.5e-09: -1.2e-09) 31 (  9.9%) |*******************
[ -1.2e-09: -8.2e-10)  0 (  0.0%) |
[ -8.2e-10: -4.7e-10)  0 (  0.0%) |
[ -4.7e-10: -1.2e-10)  0 (  0.0%) |
[ -1.2e-10:  2.3e-10) 57 ( 18.3%) |***********************************
[  2.3e-10:  5.7e-10) 25 (  8.0%) |***************
[  5.7e-10:  9.2e-10) 79 ( 25.3%) |************************************************
[  9.2e-10:  1.3e-09) 57 ( 18.3%) |***********************************
[  1.3e-09:  1.6e-09) 30 (  9.6%) |******************

Final intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 4.36162 ns (229.273 MHz)
  clock1 to clock1 CPD: 1.50878 ns (662.786 MHz)

Final inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.39871 ns (416.891 MHz)
  clock1 to clock0 CPD: 4.20786 ns (237.651 MHz)

Final intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.86162 ns
  clock1 to clock1 worst setup slack: 0.991218 ns

Final inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: 0.101293 ns
  clock1 to clock0 worst setup slack: -1.70786 ns

Final geomean non-virtual intra-domain period: 2.56529 ns (389.819 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.18025 ns (847.275 MHz)

Incr Slack updates 1 in 3.5433e-05 sec
Full Max Req/Worst Slack updates 1 in 2.8029e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.0581e-05 sec
Flow timing analysis took 0.0179741 seconds (0.017371 STA, 0.00060309 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 1.07 seconds (max_rss 60.4 MiB)
Incr Slack updates 1 in 4.1093e-05 sec
Full Max Req/Worst Slack updates 1 in 3.2658e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.0061e-05 sec
INFO: TMN: Design dpram_32x1024 is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: dpram_32x1024
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/raptor.exe --cmd "set netlist_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.v;set sdc /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024.sdc;" --batch --script /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/get_power_data.tcl 

Top-level Name:
	dpram_32x1024

Clocks: 2
	clock0 400.000
	clock1 400.000

I/Os: 13
	10 addr_a Input SDR clock0
	10 addr_b Input SDR clock1
	1 clock0 Input Clock clock0
	1 clock1 Input Clock clock1
	0 id Input SDR clock0
	1 rce_a Input SDR clock0
	1 rce_b Input SDR clock1
	32 rq_a Output SDR clock0
	32 rq_b Output SDR clock1
	1 wce_a Input SDR clock0
	1 wce_b Input SDR clock1
	32 wd_a Input SDR clock0
	32 wd_b Input SDR clock1

LUTs: 70
	clock0 Typical : 35
	clock1 Typical : 35

FFs: 66
	clock0 : 33
	clock1 : 33

BRAMs: 1
	36k TDP : clock1 clock0 : 36 36 : .5 .5 : .5 .5 : 1

INFO: PWR: Created /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

INFO: PWR: Design dpram_32x1024 is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "dpram_32x1024" on device "GEMINI_COMPACT_10x8"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/openfpga -batch -f dpram_32x1024.openfpga
Reading script file dpram_32x1024.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --route_chan_width 160 --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results on --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top dpram_32x1024
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/synthesis/dpram_32x1024_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route --route_chan_width 160 --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results on --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top dpram_32x1024

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_32x1024_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/routing/dpram_32x1024_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.2 MiB, delta_rss +4.7 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 20.5 MiB, delta_rss +1.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 75
Swept block(s)      : 66
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 295
    .input   :      91
    .output  :      64
    0-LUT    :       3
    6-LUT    :      70
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 294
    Avg Fanout:     2.3
    Max Fanout:    68.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 980
  Timing Graph Edges: 1368
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.3 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
  Netlist Clock 'clock0' Fanout: 35 pins (3.6%), 34 blocks (11.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 199: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 200: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 201: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 202: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 203: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 204: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 205: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 206: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 207: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 208: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 209: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 210: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 211: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 212: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 213: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 214: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 215: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 216: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 217: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 218: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 219: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 220: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 221: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 222: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 223: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 224: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 225: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 226: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 227: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 228: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 229: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 230: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 232: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 259: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 260: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 261: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 262: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 263: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 264: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 265: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 266: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 267: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 268: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 269: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 270: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 271: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 272: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 273: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 274: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 275: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 276: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 277: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 278: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 279: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 280: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 281: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 282: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 283: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 284: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 285: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 286: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 287: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 288: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 289: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 290: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 291: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 292: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 293: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 295: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 296: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 297: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 298: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 300: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 301: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 302: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 303: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 304: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 321: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 322: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 323: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 324: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 325: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 326: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 327: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 328: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 329: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 330: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 331: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 332: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 333: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 334: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 335: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 336: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 337: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 338: set_input_delay command matched but was not applied to primary output 'rq_a[16]'
Warning 339: set_input_delay command matched but was not applied to primary output 'rq_a[17]'
Warning 340: set_input_delay command matched but was not applied to primary output 'rq_a[18]'
Warning 341: set_input_delay command matched but was not applied to primary output 'rq_a[19]'
Warning 342: set_input_delay command matched but was not applied to primary output 'rq_a[20]'
Warning 343: set_input_delay command matched but was not applied to primary output 'rq_a[21]'
Warning 344: set_input_delay command matched but was not applied to primary output 'rq_a[22]'
Warning 345: set_input_delay command matched but was not applied to primary output 'rq_a[23]'
Warning 346: set_input_delay command matched but was not applied to primary output 'rq_a[24]'
Warning 347: set_input_delay command matched but was not applied to primary output 'rq_a[25]'
Warning 348: set_input_delay command matched but was not applied to primary output 'rq_a[26]'
Warning 349: set_input_delay command matched but was not applied to primary output 'rq_a[27]'
Warning 350: set_input_delay command matched but was not applied to primary output 'rq_a[28]'
Warning 351: set_input_delay command matched but was not applied to primary output 'rq_a[29]'
Warning 352: set_input_delay command matched but was not applied to primary output 'rq_a[30]'
Warning 353: set_input_delay command matched but was not applied to primary output 'rq_a[31]'
Warning 354: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 355: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 356: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 357: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 358: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 359: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 360: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 361: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 362: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 363: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 364: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 365: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 366: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 367: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 368: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 369: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 370: set_input_delay command matched but was not applied to primary output 'rq_b[16]'
Warning 371: set_input_delay command matched but was not applied to primary output 'rq_b[17]'
Warning 372: set_input_delay command matched but was not applied to primary output 'rq_b[18]'
Warning 373: set_input_delay command matched but was not applied to primary output 'rq_b[19]'
Warning 374: set_input_delay command matched but was not applied to primary output 'rq_b[20]'
Warning 375: set_input_delay command matched but was not applied to primary output 'rq_b[21]'
Warning 376: set_input_delay command matched but was not applied to primary output 'rq_b[22]'
Warning 377: set_input_delay command matched but was not applied to primary output 'rq_b[23]'
Warning 378: set_input_delay command matched but was not applied to primary output 'rq_b[24]'
Warning 379: set_input_delay command matched but was not applied to primary output 'rq_b[25]'
Warning 380: set_input_delay command matched but was not applied to primary output 'rq_b[26]'
Warning 381: set_input_delay command matched but was not applied to primary output 'rq_b[27]'
Warning 382: set_input_delay command matched but was not applied to primary output 'rq_b[28]'
Warning 383: set_input_delay command matched but was not applied to primary output 'rq_b[29]'
Warning 384: set_input_delay command matched but was not applied to primary output 'rq_b[30]'
Warning 385: set_input_delay command matched but was not applied to primary output 'rq_b[31]'
Warning 386: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 387: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 388: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 389: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 390: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 391: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 392: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 393: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 394: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 395: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 396: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 397: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 398: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 399: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 400: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 401: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 402: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 403: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 404: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 405: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 406: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 407: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 408: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 409: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 410: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 411: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 412: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 413: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 414: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 415: set_output_delay command matched but was not applied to primary input 'wd_a[16]'
Warning 416: set_output_delay command matched but was not applied to primary input 'wd_a[17]'
Warning 417: set_output_delay command matched but was not applied to primary input 'wd_a[18]'
Warning 418: set_output_delay command matched but was not applied to primary input 'wd_a[19]'
Warning 419: set_output_delay command matched but was not applied to primary input 'wd_a[20]'
Warning 420: set_output_delay command matched but was not applied to primary input 'wd_a[21]'
Warning 421: set_output_delay command matched but was not applied to primary input 'wd_a[22]'
Warning 422: set_output_delay command matched but was not applied to primary input 'wd_a[23]'
Warning 423: set_output_delay command matched but was not applied to primary input 'wd_a[24]'
Warning 424: set_output_delay command matched but was not applied to primary input 'wd_a[25]'
Warning 425: set_output_delay command matched but was not applied to primary input 'wd_a[26]'
Warning 426: set_output_delay command matched but was not applied to primary input 'wd_a[27]'
Warning 427: set_output_delay command matched but was not applied to primary input 'wd_a[28]'
Warning 428: set_output_delay command matched but was not applied to primary input 'wd_a[29]'
Warning 429: set_output_delay command matched but was not applied to primary input 'wd_a[30]'
Warning 430: set_output_delay command matched but was not applied to primary input 'wd_a[31]'
Warning 431: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 432: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 433: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 434: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 435: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 436: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 437: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 438: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 439: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 440: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 441: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 442: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 443: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 444: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 445: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 446: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 447: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 448: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 449: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 450: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 451: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 452: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 453: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 454: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 455: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 456: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 457: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 458: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 459: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 460: set_output_delay command matched but was not applied to primary input 'wd_b[16]'
Warning 461: set_output_delay command matched but was not applied to primary input 'wd_b[17]'
Warning 462: set_output_delay command matched but was not applied to primary input 'wd_b[18]'
Warning 463: set_output_delay command matched but was not applied to primary input 'wd_b[19]'
Warning 464: set_output_delay command matched but was not applied to primary input 'wd_b[20]'
Warning 465: set_output_delay command matched but was not applied to primary input 'wd_b[21]'
Warning 466: set_output_delay command matched but was not applied to primary input 'wd_b[22]'
Warning 467: set_output_delay command matched but was not applied to primary input 'wd_b[23]'
Warning 468: set_output_delay command matched but was not applied to primary input 'wd_b[24]'
Warning 469: set_output_delay command matched but was not applied to primary input 'wd_b[25]'
Warning 470: set_output_delay command matched but was not applied to primary input 'wd_b[26]'
Warning 471: set_output_delay command matched but was not applied to primary input 'wd_b[27]'
Warning 472: set_output_delay command matched but was not applied to primary input 'wd_b[28]'
Warning 473: set_output_delay command matched but was not applied to primary input 'wd_b[29]'
Warning 474: set_output_delay command matched but was not applied to primary input 'wd_b[30]'
Warning 475: set_output_delay command matched but was not applied to primary input 'wd_b[31]'
Warning 476: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/packing/dpram_32x1024_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.08 seconds (max_rss 61.5 MiB, delta_rss +40.4 MiB)
Warning 477: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 243
Netlist num_blocks: 165
Netlist EMPTY blocks: 0.
Netlist io blocks: 155.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 91
Netlist output pins: 64

Pb types usage...
  io             : 155
   io_output     : 64
    outpad       : 64
   io_input      : 91
    inpad        : 91
  clb            : 9
   clb_lr        : 9
    fle          : 70
     ble5        : 139
      lut5       : 73
       lut       : 73
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		155	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.12 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Warning 478: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 479: Sized nonsensical R=0 transistor to minimum width
Warning 480: Sized nonsensical R=0 transistor to minimum width
Warning 481: Sized nonsensical R=0 transistor to minimum width
Warning 482: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.55 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.56 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place.

Successfully read /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.04 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -401176922
Circuit successfully routed with a channel width factor of 160.
Warning 483: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 2.46058  Maximum # of bends: 7

Number of global nets: 2
Number of routed nets (nonglobal): 241
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2331, average net length: 9.67220
	Maximum net length: 27

Wire length results in terms of physical segments...
	Total wiring segments used: 963, average wire segments per net: 3.99585
	Maximum segments used by a net: 11
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   8 (  4.0%) |***
[      0.2:      0.3)  26 ( 13.1%) |*********
[      0.1:      0.2)  28 ( 14.1%) |**********
[        0:      0.1) 136 ( 68.7%) |***********************************************
Maximum routing channel utilization:      0.38 at (7,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1      15   3.833      160
                         2       6   3.000      160
                         3       6   3.250      160
                         4      13   6.833      160
                         5      43  18.667      160
                         6      60  28.833      160
                         7      58  26.333      160
                         8      41  25.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.700      160
                         1       9   3.200      160
                         2      18   4.000      160
                         3      25   6.700      160
                         4       8   3.000      160
                         5      35  13.500      160
                         6      52  20.400      160
                         7      65  25.100      160
                         8      19   4.900      160
                         9      24   6.500      160
                        10      11   5.700      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 1.03305e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0767
                                             4      0.0841

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0724
                                             4      0.0576

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0746
                             L4          0.0706

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0746
                             L4    1      0.0706

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  6.3e-10) 43 ( 13.8%) |****************************
[  6.3e-10:  9.4e-10) 16 (  5.1%) |**********
[  9.4e-10:  1.2e-09) 31 (  9.9%) |********************
[  1.2e-09:  1.6e-09) 75 ( 24.0%) |************************************************
[  1.6e-09:  1.9e-09) 13 (  4.2%) |********
[  1.9e-09:  2.2e-09) 47 ( 15.1%) |******************************
[  2.2e-09:  2.5e-09) 23 (  7.4%) |***************
[  2.5e-09:  2.8e-09)  1 (  0.3%) |*
[  2.8e-09:  3.1e-09) 37 ( 11.9%) |************************
[  3.1e-09:  3.4e-09) 26 (  8.3%) |*****************

Final intra-domain worst hold slacks per constraint:
  clock0 to clock0 worst hold slack: 0.319552 ns
  clock1 to clock1 worst hold slack: 0.353722 ns

Final inter-domain worst hold slacks per constraint:
  clock0 to clock1 worst hold slack: 1.1266 ns
  clock1 to clock0 worst hold slack: 2.83279 ns

Final critical path delay (least slack): 4.36162 ns
Final setup Worst Negative Slack (sWNS): -1.86162 ns
Final setup Total Negative Slack (sTNS): -97.469 ns

Final setup slack histogram:
[ -1.9e-09: -1.5e-09) 33 ( 10.6%) |********************
[ -1.5e-09: -1.2e-09) 31 (  9.9%) |*******************
[ -1.2e-09: -8.2e-10)  0 (  0.0%) |
[ -8.2e-10: -4.7e-10)  0 (  0.0%) |
[ -4.7e-10: -1.2e-10)  0 (  0.0%) |
[ -1.2e-10:  2.3e-10) 57 ( 18.3%) |***********************************
[  2.3e-10:  5.7e-10) 25 (  8.0%) |***************
[  5.7e-10:  9.2e-10) 79 ( 25.3%) |************************************************
[  9.2e-10:  1.3e-09) 57 ( 18.3%) |***********************************
[  1.3e-09:  1.6e-09) 30 (  9.6%) |******************

Final intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 4.36162 ns (229.273 MHz)
  clock1 to clock1 CPD: 1.50878 ns (662.786 MHz)

Final inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.39871 ns (416.891 MHz)
  clock1 to clock0 CPD: 4.20786 ns (237.651 MHz)

Final intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.86162 ns
  clock1 to clock1 worst setup slack: 0.991218 ns

Final inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: 0.101293 ns
  clock1 to clock0 worst setup slack: -1.70786 ns

Final geomean non-virtual intra-domain period: 2.56529 ns (389.819 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.18025 ns (847.275 MHz)

Incr Slack updates 1 in 2.3329e-05 sec
Full Max Req/Worst Slack updates 1 in 2.4173e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.3937e-05 sec
Flow timing analysis took 0.0146859 seconds (0.014232 STA, 0.000453942 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.95 seconds (max_rss 61.5 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 484: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 485: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 486: Override the previous node 'IPIN:54482 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54485 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 487: Override the previous node 'IPIN:54485 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54483 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 488: Override the previous node 'IPIN:54483 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54480 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 489: Override the previous node 'IPIN:54480 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54486 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 490: Override the previous node 'IPIN:54486 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54478 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 491: Override the previous node 'IPIN:54478 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54488 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 492: Override the previous node 'IPIN:54632 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54631 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 493: Override the previous node 'IPIN:54491 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54494 side: (TOP,) (7,5,0)0)' for node 'SINK:54112  (7,7,0)0)' with in routing context annotation!
Warning 494: Override the previous node 'IPIN:54488 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54487 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 495: Override the previous node 'IPIN:54487 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54479 side: (TOP,) (7,5,0)0)' for node 'SINK:54111  (7,7,0)0)' with in routing context annotation!
Warning 496: Override the previous node 'IPIN:54494 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54498 side: (TOP,) (7,5,0)0)' for node 'SINK:54112  (7,7,0)0)' with in routing context annotation!
Warning 497: Override the previous node 'IPIN:54498 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54500 side: (TOP,) (7,5,0)0)' for node 'SINK:54112  (7,7,0)0)' with in routing context annotation!
Warning 498: Override the previous node 'IPIN:54500 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54497 side: (TOP,) (7,5,0)0)' for node 'SINK:54112  (7,7,0)0)' with in routing context annotation!
Warning 499: Override the previous node 'IPIN:54497 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54496 side: (TOP,) (7,5,0)0)' for node 'SINK:54112  (7,7,0)0)' with in routing context annotation!
Warning 500: Override the previous node 'IPIN:54496 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54490 side: (TOP,) (7,5,0)0)' for node 'SINK:54112  (7,7,0)0)' with in routing context annotation!
Warning 501: Override the previous node 'IPIN:54516 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54511 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54113  (7,7,0)0)' with in routing context annotation!
Warning 502: Override the previous node 'IPIN:54511 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54508 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54113  (7,7,0)0)' with in routing context annotation!
Warning 503: Override the previous node 'IPIN:54508 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54512 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54113  (7,7,0)0)' with in routing context annotation!
Warning 504: Override the previous node 'IPIN:54512 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54510 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54113  (7,7,0)0)' with in routing context annotation!
Warning 505: Override the previous node 'IPIN:54510 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54509 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54113  (7,7,0)0)' with in routing context annotation!
Warning 506: Override the previous node 'IPIN:54521 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54523 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54114  (7,7,0)0)' with in routing context annotation!
Warning 507: Override the previous node 'IPIN:54523 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54527 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54114  (7,7,0)0)' with in routing context annotation!
Warning 508: Override the previous node 'IPIN:54527 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54519 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54114  (7,7,0)0)' with in routing context annotation!
Warning 509: Override the previous node 'IPIN:54519 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54520 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54114  (7,7,0)0)' with in routing context annotation!
Warning 510: Override the previous node 'IPIN:54520 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54526 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54114  (7,7,0)0)' with in routing context annotation!
Warning 511: Override the previous node 'IPIN:54526 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54528 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54114  (7,7,0)0)' with in routing context annotation!
Warning 512: Override the previous node 'IPIN:54504 side: (TOP,) (7,5,0)0)' by previous node 'IPIN:54530 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54115  (7,7,0)0)' with in routing context annotation!
Warning 513: Override the previous node 'IPIN:54530 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54531 side: (RIGHT,) (7,5,0)0)' for node 'SINK:54115  (7,7,0)0)' with in routing context annotation!
Warning 514: Override the previous node 'IPIN:54531 side: (RIGHT,) (7,5,0)0)' by previous node 'IPIN:54503 side: (TOP,) (7,5,0)0)' for node 'SINK:54115  (7,7,0)0)' with in routing context annotation!
Warning 515: Override the previous node 'IPIN:54606 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54600 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 516: Override the previous node 'IPIN:54600 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54601 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 517: Override the previous node 'IPIN:54601 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54597 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 518: Override the previous node 'IPIN:54597 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54607 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 519: Override the previous node 'IPIN:54607 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54599 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 520: Override the previous node 'IPIN:54599 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54602 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 521: Override the previous node 'IPIN:54602 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54603 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 522: Override the previous node 'IPIN:54603 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54598 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 523: Override the previous node 'IPIN:54598 side: (TOP,) (7,6,0)0)' by previous node 'IPIN:54605 side: (TOP,) (7,6,0)0)' for node 'SINK:54116  (7,7,0)0)' with in routing context annotation!
Warning 524: Override the previous node 'IPIN:54631 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54625 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 525: Override the previous node 'IPIN:54625 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54623 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 526: Override the previous node 'IPIN:54623 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54630 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 527: Override the previous node 'IPIN:54630 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54627 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 528: Override the previous node 'IPIN:54627 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54624 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 529: Override the previous node 'IPIN:54624 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54628 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 530: Override the previous node 'IPIN:54628 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54626 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 531: Override the previous node 'IPIN:54626 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54634 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 532: Override the previous node 'IPIN:54634 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54629 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 533: Override the previous node 'IPIN:54629 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54633 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54118  (7,7,0)0)' with in routing context annotation!
Warning 534: Override the previous node 'IPIN:54637 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54635 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 535: Override the previous node 'IPIN:54635 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54639 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 536: Override the previous node 'IPIN:54639 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54636 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 537: Override the previous node 'IPIN:54636 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54642 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 538: Override the previous node 'IPIN:54642 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54646 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 539: Override the previous node 'IPIN:54646 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54640 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 540: Override the previous node 'IPIN:54640 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54644 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 541: Override the previous node 'IPIN:54644 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54641 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 542: Override the previous node 'IPIN:54641 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54643 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 543: Override the previous node 'IPIN:54643 side: (RIGHT,) (7,6,0)0)' by previous node 'IPIN:54638 side: (RIGHT,) (7,6,0)0)' for node 'SINK:54119  (7,7,0)0)' with in routing context annotation!
Warning 544: Override the previous node 'IPIN:54674 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54670 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 545: Override the previous node 'IPIN:54670 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54675 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 546: Override the previous node 'IPIN:54675 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54677 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 547: Override the previous node 'IPIN:54677 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54671 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 548: Override the previous node 'IPIN:54671 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54679 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 549: Override the previous node 'IPIN:54679 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54680 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 550: Override the previous node 'IPIN:54680 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54676 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 551: Override the previous node 'IPIN:54676 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54673 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 552: Override the previous node 'IPIN:54673 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54672 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 553: Override the previous node 'IPIN:54672 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54681 side: (TOP,) (7,7,0)0)' for node 'SINK:54121  (7,7,0)0)' with in routing context annotation!
Warning 554: Override the previous node 'IPIN:54693 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54685 side: (TOP,) (7,7,0)0)' for node 'SINK:54122  (7,7,0)0)' with in routing context annotation!
Warning 555: Override the previous node 'IPIN:54685 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54687 side: (TOP,) (7,7,0)0)' for node 'SINK:54122  (7,7,0)0)' with in routing context annotation!
Warning 556: Override the previous node 'IPIN:54687 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54684 side: (TOP,) (7,7,0)0)' for node 'SINK:54122  (7,7,0)0)' with in routing context annotation!
Warning 557: Override the previous node 'IPIN:54684 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54682 side: (TOP,) (7,7,0)0)' for node 'SINK:54122  (7,7,0)0)' with in routing context annotation!
Warning 558: Override the previous node 'IPIN:54682 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54688 side: (TOP,) (7,7,0)0)' for node 'SINK:54122  (7,7,0)0)' with in routing context annotation!
Warning 559: Override the previous node 'IPIN:54688 side: (TOP,) (7,7,0)0)' by previous node 'IPIN:54686 side: (TOP,) (7,7,0)0)' for node 'SINK:54122  (7,7,0)0)' with in routing context annotation!
Warning 560: Override the previous node 'IPIN:54786 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54785 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 561: Override the previous node 'IPIN:54778 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54777 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54123  (7,7,0)0)' with in routing context annotation!
Warning 562: Override the previous node 'IPIN:54777 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54779 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54123  (7,7,0)0)' with in routing context annotation!
Warning 563: Override the previous node 'IPIN:54779 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54776 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54123  (7,7,0)0)' with in routing context annotation!
Warning 564: Override the previous node 'IPIN:54785 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54784 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 565: Override the previous node 'IPIN:54784 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54787 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 566: Override the previous node 'IPIN:54787 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54790 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 567: Override the previous node 'IPIN:54790 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54783 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 568: Override the previous node 'IPIN:54783 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54794 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 569: Override the previous node 'IPIN:54794 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54793 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 570: Override the previous node 'IPIN:54793 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54788 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 571: Override the previous node 'IPIN:54788 side: (RIGHT,) (7,7,0)0)' by previous node 'IPIN:54791 side: (RIGHT,) (7,7,0)0)' for node 'SINK:54124  (7,7,0)0)' with in routing context annotation!
Warning 572: Override the previous node 'IPIN:53879 side: (RIGHT,) (6,5,0)0)' by previous node 'IPIN:53876 side: (RIGHT,) (6,5,0)0)' for node 'SINK:53795  (6,5,0)0)' with in routing context annotation!
Warning 573: Override the previous node 'IPIN:61581 side: (RIGHT,) (8,6,0)0)' by previous node 'IPIN:61574 side: (RIGHT,) (8,6,0)0)' for node 'SINK:61493  (8,6,0)0)' with in routing context annotation!
Warning 574: Override the previous node 'IPIN:61556 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61561 side: (TOP,) (8,6,0)0)' for node 'SINK:61492  (8,6,0)0)' with in routing context annotation!
Warning 575: Override the previous node 'IPIN:61392 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61393 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 576: Override the previous node 'IPIN:61393 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61394 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 577: Override the previous node 'IPIN:61543 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61542 side: (TOP,) (8,6,0)0)' for node 'SINK:61491  (8,6,0)0)' with in routing context annotation!
Warning 578: Override the previous node 'IPIN:61273 side: (RIGHT,) (5,6,0)0)' by previous node 'IPIN:61279 side: (RIGHT,) (5,6,0)0)' for node 'SINK:61191  (5,6,0)0)' with in routing context annotation!
Warning 579: Override the previous node 'IPIN:61574 side: (RIGHT,) (8,6,0)0)' by previous node 'IPIN:61570 side: (RIGHT,) (8,6,0)0)' for node 'SINK:61493  (8,6,0)0)' with in routing context annotation!
Warning 580: Override the previous node 'IPIN:61732 side: (RIGHT,) (9,6,0)0)' by previous node 'IPIN:61729 side: (RIGHT,) (9,6,0)0)' for node 'SINK:61644  (9,6,0)0)' with in routing context annotation!
Warning 581: Override the previous node 'IPIN:61697 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61703 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 582: Override the previous node 'IPIN:61729 side: (RIGHT,) (9,6,0)0)' by previous node 'IPIN:61727 side: (RIGHT,) (9,6,0)0)' for node 'SINK:61644  (9,6,0)0)' with in routing context annotation!
Warning 583: Override the previous node 'IPIN:61703 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61695 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 584: Override the previous node 'IPIN:68392 side: (RIGHT,) (9,7,0)0)' by previous node 'IPIN:68387 side: (RIGHT,) (9,7,0)0)' for node 'SINK:68310  (9,7,0)0)' with in routing context annotation!
Warning 585: Override the previous node 'IPIN:68369 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68362 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 586: Override the previous node 'IPIN:68362 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68361 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 587: Override the previous node 'IPIN:68387 side: (RIGHT,) (9,7,0)0)' by previous node 'IPIN:68390 side: (RIGHT,) (9,7,0)0)' for node 'SINK:68310  (9,7,0)0)' with in routing context annotation!
Warning 588: Override the previous node 'IPIN:61422 side: (RIGHT,) (6,6,0)0)' by previous node 'IPIN:61424 side: (RIGHT,) (6,6,0)0)' for node 'SINK:61342  (6,6,0)0)' with in routing context annotation!
Warning 589: Override the previous node 'IPIN:61424 side: (RIGHT,) (6,6,0)0)' by previous node 'IPIN:61419 side: (RIGHT,) (6,6,0)0)' for node 'SINK:61342  (6,6,0)0)' with in routing context annotation!
Warning 590: Override the previous node 'IPIN:68092 side: (RIGHT,) (6,7,0)0)' by previous node 'IPIN:68094 side: (RIGHT,) (6,7,0)0)' for node 'SINK:68008  (6,7,0)0)' with in routing context annotation!
Warning 591: Override the previous node 'IPIN:68070 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68069 side: (TOP,) (6,7,0)0)' for node 'SINK:68007  (6,7,0)0)' with in routing context annotation!
Warning 592: Override the previous node 'IPIN:67755 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67760 side: (TOP,) (3,7,0)0)' for node 'SINK:67704  (3,7,0)0)' with in routing context annotation!
Warning 593: Override the previous node 'IPIN:67790 side: (RIGHT,) (3,7,0)0)' by previous node 'IPIN:67787 side: (RIGHT,) (3,7,0)0)' for node 'SINK:67706  (3,7,0)0)' with in routing context annotation!
Warning 594: Override the previous node 'IPIN:67924 side: (TOP,) (5,7,0)0)' by previous node 'IPIN:67920 side: (TOP,) (5,7,0)0)' for node 'SINK:67856  (5,7,0)0)' with in routing context annotation!
Warning 595: Override the previous node 'IPIN:67944 side: (RIGHT,) (5,7,0)0)' by previous node 'IPIN:67942 side: (RIGHT,) (5,7,0)0)' for node 'SINK:67857  (5,7,0)0)' with in routing context annotation!
Warning 596: Override the previous node 'IPIN:67760 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67762 side: (TOP,) (3,7,0)0)' for node 'SINK:67704  (3,7,0)0)' with in routing context annotation!
Warning 597: Override the previous node 'IPIN:67762 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67757 side: (TOP,) (3,7,0)0)' for node 'SINK:67704  (3,7,0)0)' with in routing context annotation!
Warning 598: Override the previous node 'IPIN:61279 side: (RIGHT,) (5,6,0)0)' by previous node 'IPIN:61276 side: (RIGHT,) (5,6,0)0)' for node 'SINK:61191  (5,6,0)0)' with in routing context annotation!
Warning 599: Override the previous node 'IPIN:68094 side: (RIGHT,) (6,7,0)0)' by previous node 'IPIN:68085 side: (RIGHT,) (6,7,0)0)' for node 'SINK:68008  (6,7,0)0)' with in routing context annotation!
Warning 600: Override the previous node 'IPIN:61246 side: (TOP,) (5,6,0)0)' by previous node 'IPIN:61250 side: (TOP,) (5,6,0)0)' for node 'SINK:61189  (5,6,0)0)' with in routing context annotation!
Warning 601: Override the previous node 'IPIN:61250 side: (TOP,) (5,6,0)0)' by previous node 'IPIN:61248 side: (TOP,) (5,6,0)0)' for node 'SINK:61189  (5,6,0)0)' with in routing context annotation!
Warning 602: Override the previous node 'IPIN:67920 side: (TOP,) (5,7,0)0)' by previous node 'IPIN:67928 side: (TOP,) (5,7,0)0)' for node 'SINK:67856  (5,7,0)0)' with in routing context annotation!
Warning 603: Override the previous node 'IPIN:67928 side: (TOP,) (5,7,0)0)' by previous node 'IPIN:67925 side: (TOP,) (5,7,0)0)' for node 'SINK:67856  (5,7,0)0)' with in routing context annotation!
Warning 604: Override the previous node 'IPIN:67942 side: (RIGHT,) (5,7,0)0)' by previous node 'IPIN:67938 side: (RIGHT,) (5,7,0)0)' for node 'SINK:67857  (5,7,0)0)' with in routing context annotation!
Warning 605: Override the previous node 'IPIN:68085 side: (RIGHT,) (6,7,0)0)' by previous node 'IPIN:68093 side: (RIGHT,) (6,7,0)0)' for node 'SINK:68008  (6,7,0)0)' with in routing context annotation!
Warning 606: Override the previous node 'IPIN:67908 side: (TOP,) (5,7,0)0)' by previous node 'IPIN:67911 side: (TOP,) (5,7,0)0)' for node 'SINK:67855  (5,7,0)0)' with in routing context annotation!
Warning 607: Override the previous node 'IPIN:67911 side: (TOP,) (5,7,0)0)' by previous node 'IPIN:67906 side: (TOP,) (5,7,0)0)' for node 'SINK:67855  (5,7,0)0)' with in routing context annotation!
Warning 608: Override the previous node 'IPIN:67938 side: (RIGHT,) (5,7,0)0)' by previous node 'IPIN:67943 side: (RIGHT,) (5,7,0)0)' for node 'SINK:67857  (5,7,0)0)' with in routing context annotation!
Warning 609: Override the previous node 'IPIN:61248 side: (TOP,) (5,6,0)0)' by previous node 'IPIN:61244 side: (TOP,) (5,6,0)0)' for node 'SINK:61189  (5,6,0)0)' with in routing context annotation!
Warning 610: Override the previous node 'IPIN:61394 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61395 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 611: Override the previous node 'IPIN:68066 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68061 side: (TOP,) (6,7,0)0)' for node 'SINK:68006  (6,7,0)0)' with in routing context annotation!
Warning 612: Override the previous node 'IPIN:67943 side: (RIGHT,) (5,7,0)0)' by previous node 'IPIN:67941 side: (RIGHT,) (5,7,0)0)' for node 'SINK:67857  (5,7,0)0)' with in routing context annotation!
Warning 613: Override the previous node 'IPIN:67757 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67761 side: (TOP,) (3,7,0)0)' for node 'SINK:67704  (3,7,0)0)' with in routing context annotation!
Warning 614: Override the previous node 'IPIN:67959 side: (RIGHT,) (5,7,0)0)' by previous node 'IPIN:67958 side: (RIGHT,) (5,7,0)0)' for node 'SINK:67859  (5,7,0)0)' with in routing context annotation!
Warning 615: Override the previous node 'IPIN:61292 side: (RIGHT,) (5,6,0)0)' by previous node 'IPIN:61293 side: (RIGHT,) (5,6,0)0)' for node 'SINK:61193  (5,6,0)0)' with in routing context annotation!
Warning 616: Override the previous node 'IPIN:67807 side: (RIGHT,) (3,7,0)0)' by previous node 'IPIN:67808 side: (RIGHT,) (3,7,0)0)' for node 'SINK:67708  (3,7,0)0)' with in routing context annotation!
Warning 617: Override the previous node 'IPIN:68082 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68111 side: (RIGHT,) (6,7,0)0)' for node 'SINK:68010  (6,7,0)0)' with in routing context annotation!
Warning 618: Override the previous node 'IPIN:67770 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67777 side: (TOP,) (3,7,0)0)' for node 'SINK:67705  (3,7,0)0)' with in routing context annotation!
Warning 619: Override the previous node 'IPIN:61244 side: (TOP,) (5,6,0)0)' by previous node 'IPIN:61251 side: (TOP,) (5,6,0)0)' for node 'SINK:61189  (5,6,0)0)' with in routing context annotation!
Warning 620: Override the previous node 'IPIN:61251 side: (TOP,) (5,6,0)0)' by previous node 'IPIN:61242 side: (TOP,) (5,6,0)0)' for node 'SINK:61189  (5,6,0)0)' with in routing context annotation!
Warning 621: Override the previous node 'IPIN:61257 side: (TOP,) (5,6,0)0)' by previous node 'IPIN:61259 side: (TOP,) (5,6,0)0)' for node 'SINK:61190  (5,6,0)0)' with in routing context annotation!
Warning 622: Override the previous node 'IPIN:53845 side: (TOP,) (6,5,0)0)' by previous node 'IPIN:53847 side: (TOP,) (6,5,0)0)' for node 'SINK:53793  (6,5,0)0)' with in routing context annotation!
Warning 623: Override the previous node 'IPIN:61395 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61396 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 624: Override the previous node 'IPIN:61276 side: (RIGHT,) (5,6,0)0)' by previous node 'IPIN:61275 side: (RIGHT,) (5,6,0)0)' for node 'SINK:61191  (5,6,0)0)' with in routing context annotation!
Warning 625: Override the previous node 'IPIN:61275 side: (RIGHT,) (5,6,0)0)' by previous node 'IPIN:61268 side: (RIGHT,) (5,6,0)0)' for node 'SINK:61191  (5,6,0)0)' with in routing context annotation!
Warning 626: Override the previous node 'IPIN:61411 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61409 side: (TOP,) (6,6,0)0)' for node 'SINK:61341  (6,6,0)0)' with in routing context annotation!
Warning 627: Override the previous node 'IPIN:61409 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61408 side: (TOP,) (6,6,0)0)' for node 'SINK:61341  (6,6,0)0)' with in routing context annotation!
Warning 628: Override the previous node 'IPIN:68061 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68068 side: (TOP,) (6,7,0)0)' for node 'SINK:68006  (6,7,0)0)' with in routing context annotation!
Warning 629: Override the previous node 'IPIN:68068 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68058 side: (TOP,) (6,7,0)0)' for node 'SINK:68006  (6,7,0)0)' with in routing context annotation!
Warning 630: Override the previous node 'IPIN:68069 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68076 side: (TOP,) (6,7,0)0)' for node 'SINK:68007  (6,7,0)0)' with in routing context annotation!
Warning 631: Override the previous node 'IPIN:68076 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68074 side: (TOP,) (6,7,0)0)' for node 'SINK:68007  (6,7,0)0)' with in routing context annotation!
Warning 632: Override the previous node 'IPIN:68074 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68073 side: (TOP,) (6,7,0)0)' for node 'SINK:68007  (6,7,0)0)' with in routing context annotation!
Warning 633: Override the previous node 'IPIN:68073 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68080 side: (TOP,) (6,7,0)0)' for node 'SINK:68007  (6,7,0)0)' with in routing context annotation!
Warning 634: Override the previous node 'IPIN:68080 side: (TOP,) (6,7,0)0)' by previous node 'IPIN:68077 side: (TOP,) (6,7,0)0)' for node 'SINK:68007  (6,7,0)0)' with in routing context annotation!
Warning 635: Override the previous node 'IPIN:67761 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67758 side: (TOP,) (3,7,0)0)' for node 'SINK:67704  (3,7,0)0)' with in routing context annotation!
Warning 636: Override the previous node 'IPIN:67758 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67759 side: (TOP,) (3,7,0)0)' for node 'SINK:67704  (3,7,0)0)' with in routing context annotation!
Warning 637: Override the previous node 'IPIN:67777 side: (TOP,) (3,7,0)0)' by previous node 'IPIN:67771 side: (TOP,) (3,7,0)0)' for node 'SINK:67705  (3,7,0)0)' with in routing context annotation!
Warning 638: Override the previous node 'IPIN:67787 side: (RIGHT,) (3,7,0)0)' by previous node 'IPIN:67789 side: (RIGHT,) (3,7,0)0)' for node 'SINK:67706  (3,7,0)0)' with in routing context annotation!
Warning 639: Override the previous node 'IPIN:67789 side: (RIGHT,) (3,7,0)0)' by previous node 'IPIN:67793 side: (RIGHT,) (3,7,0)0)' for node 'SINK:67706  (3,7,0)0)' with in routing context annotation!
Warning 640: Override the previous node 'IPIN:61396 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61398 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 641: Override the previous node 'IPIN:61398 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61402 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 642: Override the previous node 'IPIN:61402 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61400 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 643: Override the previous node 'IPIN:53847 side: (TOP,) (6,5,0)0)' by previous node 'IPIN:53849 side: (TOP,) (6,5,0)0)' for node 'SINK:53793  (6,5,0)0)' with in routing context annotation!
Warning 644: Override the previous node 'IPIN:61400 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61397 side: (TOP,) (6,6,0)0)' for node 'SINK:61340  (6,6,0)0)' with in routing context annotation!
Warning 645: Override the previous node 'IPIN:61408 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61403 side: (TOP,) (6,6,0)0)' for node 'SINK:61341  (6,6,0)0)' with in routing context annotation!
Warning 646: Override the previous node 'IPIN:68361 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68365 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 647: Override the previous node 'IPIN:68371 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68373 side: (TOP,) (9,7,0)0)' for node 'SINK:68309  (9,7,0)0)' with in routing context annotation!
Warning 648: Override the previous node 'IPIN:61403 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61404 side: (TOP,) (6,6,0)0)' for node 'SINK:61341  (6,6,0)0)' with in routing context annotation!
Warning 649: Override the previous node 'IPIN:61711 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61707 side: (TOP,) (9,6,0)0)' for node 'SINK:61643  (9,6,0)0)' with in routing context annotation!
Warning 650: Override the previous node 'IPIN:61542 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61547 side: (TOP,) (8,6,0)0)' for node 'SINK:61491  (8,6,0)0)' with in routing context annotation!
Warning 651: Override the previous node 'IPIN:61695 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61699 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 652: Override the previous node 'IPIN:61593 side: (RIGHT,) (8,6,0)0)' by previous node 'IPIN:61586 side: (RIGHT,) (8,6,0)0)' for node 'SINK:61494  (8,6,0)0)' with in routing context annotation!
Warning 653: Override the previous node 'IPIN:53849 side: (TOP,) (6,5,0)0)' by previous node 'IPIN:53848 side: (TOP,) (6,5,0)0)' for node 'SINK:53793  (6,5,0)0)' with in routing context annotation!
Warning 654: Override the previous node 'IPIN:61404 side: (TOP,) (6,6,0)0)' by previous node 'IPIN:61407 side: (TOP,) (6,6,0)0)' for node 'SINK:61341  (6,6,0)0)' with in routing context annotation!
Warning 655: Override the previous node 'IPIN:61444 side: (RIGHT,) (6,6,0)0)' by previous node 'IPIN:61443 side: (RIGHT,) (6,6,0)0)' for node 'SINK:61344  (6,6,0)0)' with in routing context annotation!
Warning 656: Override the previous node 'IPIN:53896 side: (RIGHT,) (6,5,0)0)' by previous node 'IPIN:53869 side: (TOP,) (6,5,0)0)' for node 'SINK:53797  (6,5,0)0)' with in routing context annotation!
Warning 657: Override the previous node 'IPIN:68411 side: (RIGHT,) (9,7,0)0)' by previous node 'IPIN:68383 side: (TOP,) (9,7,0)0)' for node 'SINK:68312  (9,7,0)0)' with in routing context annotation!
Warning 658: Override the previous node 'IPIN:61568 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61566 side: (TOP,) (8,6,0)0)' for node 'SINK:61495  (8,6,0)0)' with in routing context annotation!
Warning 659: Override the previous node 'IPIN:61717 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61718 side: (TOP,) (9,6,0)0)' for node 'SINK:61646  (9,6,0)0)' with in routing context annotation!
Warning 660: Override the previous node 'IPIN:61547 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61553 side: (TOP,) (8,6,0)0)' for node 'SINK:61491  (8,6,0)0)' with in routing context annotation!
Warning 661: Override the previous node 'IPIN:61553 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61549 side: (TOP,) (8,6,0)0)' for node 'SINK:61491  (8,6,0)0)' with in routing context annotation!
Warning 662: Override the previous node 'IPIN:61549 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61546 side: (TOP,) (8,6,0)0)' for node 'SINK:61491  (8,6,0)0)' with in routing context annotation!
Warning 663: Override the previous node 'IPIN:61561 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61559 side: (TOP,) (8,6,0)0)' for node 'SINK:61492  (8,6,0)0)' with in routing context annotation!
Warning 664: Override the previous node 'IPIN:61559 side: (TOP,) (8,6,0)0)' by previous node 'IPIN:61558 side: (TOP,) (8,6,0)0)' for node 'SINK:61492  (8,6,0)0)' with in routing context annotation!
Warning 665: Override the previous node 'IPIN:61570 side: (RIGHT,) (8,6,0)0)' by previous node 'IPIN:61576 side: (RIGHT,) (8,6,0)0)' for node 'SINK:61493  (8,6,0)0)' with in routing context annotation!
Warning 666: Override the previous node 'IPIN:61576 side: (RIGHT,) (8,6,0)0)' by previous node 'IPIN:61579 side: (RIGHT,) (8,6,0)0)' for node 'SINK:61493  (8,6,0)0)' with in routing context annotation!
Warning 667: Override the previous node 'IPIN:68365 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68360 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 668: Override the previous node 'IPIN:68360 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68359 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 669: Override the previous node 'IPIN:68359 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68370 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 670: Override the previous node 'IPIN:68370 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68367 side: (TOP,) (9,7,0)0)' for node 'SINK:68308  (9,7,0)0)' with in routing context annotation!
Warning 671: Override the previous node 'IPIN:68373 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68379 side: (TOP,) (9,7,0)0)' for node 'SINK:68309  (9,7,0)0)' with in routing context annotation!
Warning 672: Override the previous node 'IPIN:68379 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68377 side: (TOP,) (9,7,0)0)' for node 'SINK:68309  (9,7,0)0)' with in routing context annotation!
Warning 673: Override the previous node 'IPIN:68377 side: (TOP,) (9,7,0)0)' by previous node 'IPIN:68375 side: (TOP,) (9,7,0)0)' for node 'SINK:68309  (9,7,0)0)' with in routing context annotation!
Warning 674: Override the previous node 'IPIN:61699 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61694 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 675: Override the previous node 'IPIN:61694 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61701 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 676: Override the previous node 'IPIN:61701 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61704 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 677: Override the previous node 'IPIN:61704 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61693 side: (TOP,) (9,6,0)0)' for node 'SINK:61642  (9,6,0)0)' with in routing context annotation!
Warning 678: Override the previous node 'IPIN:61707 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61708 side: (TOP,) (9,6,0)0)' for node 'SINK:61643  (9,6,0)0)' with in routing context annotation!
Warning 679: Override the previous node 'IPIN:61708 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61712 side: (TOP,) (9,6,0)0)' for node 'SINK:61643  (9,6,0)0)' with in routing context annotation!
Warning 680: Override the previous node 'IPIN:61712 side: (TOP,) (9,6,0)0)' by previous node 'IPIN:61716 side: (TOP,) (9,6,0)0)' for node 'SINK:61643  (9,6,0)0)' with in routing context annotation!
Warning 681: Override the previous node 'IPIN:53860 side: (TOP,) (6,5,0)0)' by previous node 'IPIN:53861 side: (TOP,) (6,5,0)0)' for node 'SINK:53794  (6,5,0)0)' with in routing context annotation!
Done with 1914 nodes mapping
Built 231966 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 61.7 MiB, delta_rss +0.2 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.34 seconds (max_rss 63.5 MiB, delta_rss +1.8 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.19 seconds (max_rss 64.5 MiB, delta_rss +1.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 64.8 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 30 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 64.8 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.75 seconds (max_rss 64.8 MiB, delta_rss +3.3 MiB)

Command line to execute: pb_pin_fixup

Confirm selected options when call command 'pb_pin_fixup':
--verbose: off
Fix up pb pin mapping results after routing optimization
Fix up pb pin mapping results after routing optimization took 0.00 seconds (max_rss 64.8 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 64.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --frame_view --compress_routing --duplicate_grid_pin

Confirm selected options when call command 'build_fabric':
--frame_view: on
--compress_routing: on
--duplicate_grid_pin: on
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 99 (compression rate=560.00%)
Identify unique General Switch Blocks (GSBs) took 2.11 seconds (max_rss 64.8 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.3 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 65.8 MiB, delta_rss +0.8 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 65.8 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 65.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 66.9 MiB, delta_rss +1.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.20 seconds (max_rss 83.4 MiB, delta_rss +16.5 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.13 seconds (max_rss 95.2 MiB, delta_rss +11.9 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 101.1 MiB, delta_rss +5.9 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 102.2 MiB, delta_rss +1.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 102.7 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 103.0 MiB, delta_rss +0.3 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 107.9 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.76 seconds (max_rss 107.9 MiB, delta_rss +12.6 MiB)
Build fabric module graph took 1.09 seconds (max_rss 107.9 MiB, delta_rss +43.1 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 108.4 MiB, delta_rss +0.5 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 108.4 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_32x1024/dpram_32x1024/run_1/synth_1_1/impl_1_1_1/placement/dpram_32x1024_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 108.4 MiB, delta_rss +0.1 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 109.7 MiB, delta_rss +1.3 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0]'...Done
Repack clustered block 'rq_a[17]'...Done
Repack clustered block 'rq_a[15]'...Done
Repack clustered block 'rq_a[14]'...Done
Repack clustered block 'rq_a[12]'...Done
Repack clustered block 'rq_a[0]'...Done
Repack clustered block 'rq_b[12]'...Done
Repack clustered block 'rq_b[11]'...Done
Repack clustered block 'rq_b[3]'...Done
Repack clustered block 'rq_b[2]'...Done
Repack clustered block 'out:rq_a[0]'...Done
Repack clustered block 'out:rq_a[1]'...Done
Repack clustered block 'out:rq_a[2]'...Done
Repack clustered block 'out:rq_a[3]'...Done
Repack clustered block 'out:rq_a[4]'...Done
Repack clustered block 'out:rq_a[5]'...Done
Repack clustered block 'out:rq_a[6]'...Done
Repack clustered block 'out:rq_a[7]'...Done
Repack clustered block 'out:rq_a[8]'...Done
Repack clustered block 'out:rq_a[9]'...Done
Repack clustered block 'out:rq_a[10]'...Done
Repack clustered block 'out:rq_a[11]'...Done
Repack clustered block 'out:rq_a[12]'...Done
Repack clustered block 'out:rq_a[13]'...Done
Repack clustered block 'out:rq_a[14]'...Done
Repack clustered block 'out:rq_a[15]'...Done
Repack clustered block 'out:rq_a[17]'...Done
Repack clustered block 'out:rq_b[0]'...Done
Repack clustered block 'out:rq_b[2]'...Done
Repack clustered block 'out:rq_b[3]'...Done
Repack clustered block 'out:rq_b[4]'...Done
Repack clustered block 'out:rq_b[5]'...Done
Repack clustered block 'out:rq_b[6]'...Done
Repack clustered block 'out:rq_b[7]'...Done
Repack clustered block 'out:rq_b[8]'...Done
Repack clustered block 'out:rq_b[9]'...Done
Repack clustered block 'out:rq_b[10]'...Done
Repack clustered block 'out:rq_b[11]'...Done
Repack clustered block 'out:rq_b[12]'...Done
Repack clustered block 'out:rq_b[13]'...Done
Repack clustered block 'out:rq_b[14]'...Done
Repack clustered block 'out:rq_b[15]'...Done
Repack clustered block 'out:rq_b[16]'...Done
Repack clustered block 'out:rq_b[17]'...Done
Repack clustered block 'out:rq_a[16]'...Done
Repack clustered block 'out:rq_a[18]'...Done
Repack clustered block 'out:rq_a[19]'...Done
Repack clustered block 'out:rq_a[20]'...Done
Repack clustered block 'out:rq_a[21]'...Done
Repack clustered block 'out:rq_a[22]'...Done
Repack clustered block 'out:rq_a[23]'...Done
Repack clustered block 'out:rq_a[24]'...Done
Repack clustered block 'out:rq_a[25]'...Done
Repack clustered block 'out:rq_a[26]'...Done
Repack clustered block 'out:rq_a[27]'...Done
Repack clustered block 'out:rq_a[28]'...Done
Repack clustered block 'out:rq_a[29]'...Done
Repack clustered block 'out:rq_a[30]'...Done
Repack clustered block 'out:rq_a[31]'...Done
Repack clustered block 'out:rq_b[1]'...Done
Repack clustered block 'out:rq_b[18]'...Done
Repack clustered block 'out:rq_b[19]'...Done
Repack clustered block 'out:rq_b[20]'...Done
Repack clustered block 'out:rq_b[21]'...Done
Repack clustered block 'out:rq_b[22]'...Done
Repack clustered block 'out:rq_b[23]'...Done
Repack clustered block 'out:rq_b[24]'...Done
Repack clustered block 'out:rq_b[25]'...Done
Repack clustered block 'out:rq_b[26]'...Done
Repack clustered block 'out:rq_b[27]'...Done
Repack clustered block 'out:rq_b[28]'...Done
Repack clustered block 'out:rq_b[29]'...Done
Repack clustered block 'out:rq_b[30]'...Done
Repack clustered block 'out:rq_b[31]'...Done
Repack clustered block 'clock1'...Done
Repack clustered block 'rce_a'...Done
Repack clustered block 'addr_a[0]'...Done
Repack clustered block 'addr_a[1]'...Done
Repack clustered block 'addr_a[2]'...Done
Repack clustered block 'addr_a[3]'...Done
Repack clustered block 'addr_a[4]'...Done
Repack clustered block 'addr_a[5]'...Done
Repack clustered block 'addr_a[6]'...Done
Repack clustered block 'addr_a[7]'...Done
Repack clustered block 'addr_a[8]'...Done
Repack clustered block 'addr_a[9]'...Done
Repack clustered block 'wce_a'...Done
Repack clustered block 'wd_a[0]'...Done
Repack clustered block 'wd_a[1]'...Done
Repack clustered block 'wd_a[2]'...Done
Repack clustered block 'wd_a[3]'...Done
Repack clustered block 'wd_a[4]'...Done
Repack clustered block 'wd_a[5]'...Done
Repack clustered block 'wd_a[6]'...Done
Repack clustered block 'wd_a[7]'...Done
Repack clustered block 'wd_a[8]'...Done
Repack clustered block 'wd_a[9]'...Done
Repack clustered block 'wd_a[10]'...Done
Repack clustered block 'wd_a[11]'...Done
Repack clustered block 'wd_a[12]'...Done
Repack clustered block 'wd_a[13]'...Done
Repack clustered block 'wd_a[14]'...Done
Repack clustered block 'wd_a[15]'...Done
Repack clustered block 'wd_a[16]'...Done
Repack clustered block 'wd_a[17]'...Done
Repack clustered block 'wd_a[18]'...Done
Repack clustered block 'wd_a[19]'...Done
Repack clustered block 'wd_a[20]'...Done
Repack clustered block 'wd_a[21]'...Done
Repack clustered block 'wd_a[22]'...Done
Repack clustered block 'wd_a[23]'...Done
Repack clustered block 'wd_a[24]'...Done
Repack clustered block 'wd_a[25]'...Done
Repack clustered block 'wd_a[26]'...Done
Repack clustered block 'wd_a[27]'...Done
Repack clustered block 'wd_a[28]'...Done
Repack clustered block 'wd_a[29]'...Done
Repack clustered block 'wd_a[30]'...Done
Repack clustered block 'wd_a[31]'...Done
Repack clustered block 'clock0'...Done
Repack clustered block 'rce_b'...Done
Repack clustered block 'addr_b[0]'...Done
Repack clustered block 'addr_b[1]'...Done
Repack clustered block 'addr_b[2]'...Done
Repack clustered block 'addr_b[3]'...Done
Repack clustered block 'addr_b[4]'...Done
Repack clustered block 'addr_b[5]'...Done
Repack clustered block 'addr_b[6]'...Done
Repack clustered block 'addr_b[7]'...Done
Repack clustered block 'addr_b[8]'...Done
Repack clustered block 'addr_b[9]'...Done
Repack clustered block 'wce_b'...Done
Repack clustered block 'wd_b[0]'...Done
Repack clustered block 'wd_b[1]'...Done
Repack clustered block 'wd_b[2]'...Done
Repack clustered block 'wd_b[3]'...Done
Repack clustered block 'wd_b[4]'...Done
Repack clustered block 'wd_b[5]'...Done
Repack clustered block 'wd_b[6]'...Done
Repack clustered block 'wd_b[7]'...Done
Repack clustered block 'wd_b[8]'...Done
Repack clustered block 'wd_b[9]'...Done
Repack clustered block 'wd_b[10]'...Done
Repack clustered block 'wd_b[11]'...Done
Repack clustered block 'wd_b[12]'...Done
Repack clustered block 'wd_b[13]'...Done
Repack clustered block 'wd_b[14]'...Done
Repack clustered block 'wd_b[15]'...Done
Repack clustered block 'wd_b[16]'...Done
Repack clustered block 'wd_b[17]'...Done
Repack clustered block 'wd_b[18]'...Done
Repack clustered block 'wd_b[19]'...Done
Repack clustered block 'wd_b[20]'...Done
Repack clustered block 'wd_b[21]'...Done
Repack clustered block 'wd_b[22]'...Done
Repack clustered block 'wd_b[23]'...Done
Repack clustered block 'wd_b[24]'...Done
Repack clustered block 'wd_b[25]'...Done
Repack clustered block 'wd_b[26]'...Done
Repack clustered block 'wd_b[27]'...Done
Repack clustered block 'wd_b[28]'...Done
Repack clustered block 'wd_b[29]'...Done
Repack clustered block 'wd_b[30]'...Done
Repack clustered block 'wd_b[31]'...Done
Repack clustered block 'id[0]'...Done
Repack clustered blocks to physical implementation of logical tile took 0.05 seconds (max_rss 110.5 MiB, delta_rss +0.8 MiB)
Identify wire LUTs created by repacking
Identified 1 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 110.5 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 110.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'dpram_32x1024'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'dpram_32x1024'
 took 0.44 seconds (max_rss 123.1 MiB, delta_rss +12.6 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.11 seconds (max_rss 138.1 MiB, delta_rss +15.0 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 682: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 683: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 138.3 MiB, delta_rss +0.2 MiB)

Command line to execute: write_fabric_bitstream --format xml --file fabric_bitstream.xml

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.xml
--format: xml
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: off
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 684: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into xml file 'fabric_bitstream.xml'
  Progress: 0%  Progress: 1%  Progress: 2%  Progress: 3%  Progress: 4%  Progress: 5%  Progress: 6%  Progress: 7%  Progress: 8%  Progress: 9%  Progress: 10%  Progress: 11%  Progress: 12%  Progress: 13%  Progress: 14%  Progress: 15%  Progress: 16%  Progress: 17%  Progress: 18%  Progress: 19%  Progress: 20%  Progress: 21%  Progress: 22%  Progress: 23%  Progress: 24%  Progress: 25%  Progress: 26%  Progress: 27%  Progress: 28%  Progress: 29%  Progress: 30%  Progress: 31%  Progress: 32%  Progress: 33%  Progress: 34%  Progress: 35%  Progress: 36%  Progress: 37%  Progress: 38%  Progress: 39%  Progress: 40%  Progress: 41%  Progress: 42%  Progress: 43%  Progress: 44%  Progress: 45%  Progress: 46%  Progress: 47%  Progress: 48%  Progress: 49%  Progress: 50%  Progress: 51%  Progress: 52%  Progress: 53%  Progress: 54%  Progress: 55%  Progress: 56%  Progress: 57%  Progress: 58%  Progress: 59%  Progress: 60%  Progress: 61%  Progress: 62%  Progress: 63%  Progress: 64%  Progress: 65%  Progress: 66%  Progress: 67%  Progress: 68%  Progress: 69%  Progress: 70%  Progress: 71%  Progress: 72%  Progress: 73%  Progress: 74%  Progress: 75%  Progress: 76%  Progress: 77%  Progress: 78%  Progress: 79%  Progress: 80%  Progress: 81%  Progress: 82%  Progress: 83%  Progress: 84%  Progress: 85%  Progress: 86%  Progress: 87%  Progress: 88%  Progress: 89%  Progress: 90%  Progress: 91%  Progress: 92%  Progress: 93%  Progress: 94%  Progress: 95%  Progress: 96%  Progress: 97%  Progress: 98%  Progress: 99%Write 115433 fabric bitstream into xml file 'fabric_bitstream.xml' took 0.51 seconds (max_rss 138.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 685: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.01 seconds (max_rss 138.3 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.86 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 3.5501e-05 sec
Full Max Req/Worst Slack updates 1 in 1.7883e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.5767e-05 sec
INFO: BIT: Design dpram_32x1024 bitstream is generated
