TimeQuest Timing Analyzer report for mission3
Tue Jul 04 15:57:11 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: '_clk'
 12. Slow Model Hold: '_clk'
 13. Slow Model Minimum Pulse Width: '_clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: '_clk'
 24. Fast Model Hold: '_clk'
 25. Fast Model Minimum Pulse Width: '_clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; mission3                                            ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C5Q208C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; _clk       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { _clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 143.74 MHz ; 143.74 MHz      ; _clk       ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; _clk  ; -5.957 ; -789.924      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; _clk  ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; _clk  ; -2.277 ; -823.517              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '_clk'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg0   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg1   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg2   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg3   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg4   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg5   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg6   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg7   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg8   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg9   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg10  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.957 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg11  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.104     ; 6.893      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg0   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg1   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg2   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg3   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg4   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg5   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg6   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg7   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg8   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg9   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg10  ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.726 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg11  ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.667      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.720 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.098     ; 6.662      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg0   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg1   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg2   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg3   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg4   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg5   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg6   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg7   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg8   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg9   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg10  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.690 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg11  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.619      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg0   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg1   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg2   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg3   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg4   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg5   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg6   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg7   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg8   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg9   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.678 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg10  ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.097     ; 6.621      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg0   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg1   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg2   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg3   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg4   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg5   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg6   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg7   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg8   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg9   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg10  ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.557 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg11  ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.099     ; 6.498      ;
; -5.491 ; master_interface:inst4|byte_count[1]                                                                          ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.001     ; 6.530      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg0   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg1   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg2   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg3   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg4   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg5   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg6   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg7   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg8   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg9   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg10  ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.436 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg11  ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.083     ; 6.393      ;
; -5.408 ; master_interface:inst4|byte_count[2]                                                                          ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.001     ; 6.447      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.384 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.085     ; 6.339      ;
; -5.362 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg0  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.291      ;
; -5.362 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg1  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.291      ;
; -5.362 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg2  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.291      ;
; -5.362 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg3  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.291      ;
; -5.362 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg4  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.111     ; 6.291      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '_clk'                                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|spi_clk_count[0]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|spi_clk_count[1]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|sclk_buffer                     ; spi_interface:inst|sclk_buffer                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|end_transmission                ; spi_interface:inst|end_transmission                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|previousSTATE.StateTYPE_run ; master_interface:inst4|previousSTATE.StateTYPE_run ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|STATE.StateTYPE_idle        ; master_interface:inst4|STATE.StateTYPE_idle        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|STATE.StateTYPE_wait_ss     ; master_interface:inst4|STATE.StateTYPE_wait_ss     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|begin_transmission          ; master_interface:inst4|begin_transmission          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|slave_select                ; master_interface:inst4|slave_select                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_idle         ; spi_interface:inst|RxTxSTATE.RxTxTYPE_idle         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|rx_count[0]                     ; spi_interface:inst|rx_count[0]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|rx_count[1]                     ; spi_interface:inst|rx_count[1]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|rx_count[2]                     ; spi_interface:inst|rx_count[2]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|sclk_previous                   ; spi_interface:inst|sclk_previous                   ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|RES                         ; master_interface:inst4|RES                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; master_interface:inst4|VCCEN                       ; master_interface:inst4|VCCEN                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|shift_register[0]               ; spi_interface:inst|shift_register[0]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; spi_interface:inst|mosi                            ; spi_interface:inst|mosi                            ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; master_interface:inst4|count_wait[31]              ; master_interface:inst4|count_wait[31]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; master_interface:inst4|ss_count[31]                ; master_interface:inst4|ss_count[31]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|sclk_previous                   ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|spi_clk_count[1]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.061      ;
; 0.758 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|spi_clk_count[0]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|sclk_buffer                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.066      ;
; 0.763 ; spi_interface:inst|rx_count[0]                     ; spi_interface:inst|rx_count[2]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.069      ;
; 0.767 ; spi_interface:inst|rx_count[0]                     ; spi_interface:inst|rx_count[1]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.073      ;
; 0.784 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|rx_count[3]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.090      ;
; 0.785 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|rx_count[0]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.091      ;
; 0.799 ; master_interface:inst4|byte_count[4]               ; master_interface:inst4|byte_count[4]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.105      ;
; 0.806 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; spi_interface:inst|RxTxSTATE.RxTxTYPE_idle         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.112      ;
; 0.807 ; spi_interface:inst|rx_count[3]                     ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.113      ;
; 0.931 ; master_interface:inst4|previousSTATE.StateTYPE_run ; master_interface:inst4|STATE.StateTYPE_run         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.237      ;
; 1.080 ; spi_interface:inst|rx_count[3]                     ; spi_interface:inst|end_transmission                ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.385      ;
; 1.089 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|rx_count[1]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.395      ;
; 1.089 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|rx_count[2]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.395      ;
; 1.156 ; spi_interface:inst|shift_register[7]               ; spi_interface:inst|mosi                            ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.462      ;
; 1.164 ; master_interface:inst4|count_wait[15]              ; master_interface:inst4|count_wait[15]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; master_interface:inst4|count_wait[23]              ; master_interface:inst4|count_wait[23]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; master_interface:inst4|ss_count[15]                ; master_interface:inst4|ss_count[15]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; master_interface:inst4|ss_count[23]                ; master_interface:inst4|ss_count[23]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; spi_interface:inst|shift_register[0]               ; spi_interface:inst|shift_register[1]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.470      ;
; 1.167 ; spi_interface:inst|shift_register[2]               ; spi_interface:inst|shift_register[3]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; master_interface:inst4|count_wait[1]               ; master_interface:inst4|count_wait[1]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; master_interface:inst4|count_wait[9]               ; master_interface:inst4|count_wait[9]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; master_interface:inst4|ss_count[1]                 ; master_interface:inst4|ss_count[1]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; master_interface:inst4|ss_count[9]                 ; master_interface:inst4|ss_count[9]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; spi_interface:inst|shift_register[4]               ; spi_interface:inst|shift_register[5]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; spi_interface:inst|shift_register[5]               ; spi_interface:inst|shift_register[6]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.175 ; master_interface:inst4|count_wait[17]              ; master_interface:inst4|count_wait[17]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; master_interface:inst4|ss_count[17]                ; master_interface:inst4|ss_count[17]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; master_interface:inst4|count_wait[2]               ; master_interface:inst4|count_wait[2]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; master_interface:inst4|count_wait[25]              ; master_interface:inst4|count_wait[25]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; master_interface:inst4|ss_count[2]                 ; master_interface:inst4|ss_count[2]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; master_interface:inst4|ss_count[25]                ; master_interface:inst4|ss_count[25]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; master_interface:inst4|count_wait[4]               ; master_interface:inst4|count_wait[4]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|count_wait[7]               ; master_interface:inst4|count_wait[7]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|count_wait[27]              ; master_interface:inst4|count_wait[27]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|count_wait[29]              ; master_interface:inst4|count_wait[29]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|count_wait[30]              ; master_interface:inst4|count_wait[30]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|ss_count[4]                 ; master_interface:inst4|ss_count[4]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|ss_count[7]                 ; master_interface:inst4|ss_count[7]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|ss_count[27]                ; master_interface:inst4|ss_count[27]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|ss_count[29]                ; master_interface:inst4|ss_count[29]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; master_interface:inst4|ss_count[30]                ; master_interface:inst4|ss_count[30]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|sclk_buffer                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.486      ;
; 1.180 ; master_interface:inst4|STATE.StateTYPE_run         ; master_interface:inst4|previousSTATE.StateTYPE_run ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.486      ;
; 1.186 ; master_interface:inst4|STATE.StateTYPE_wait_ss     ; master_interface:inst4|STATE.StateTYPE_setup       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|sclk_previous                   ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.492      ;
; 1.212 ; spi_interface:inst|shift_register[3]               ; spi_interface:inst|shift_register[4]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.518      ;
; 1.216 ; spi_interface:inst|shift_register[1]               ; spi_interface:inst|shift_register[2]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.522      ;
; 1.219 ; spi_interface:inst|sclk_buffer                     ; spi_interface:inst|sclk_previous                   ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.525      ;
; 1.220 ; master_interface:inst4|count_wait[8]               ; master_interface:inst4|count_wait[8]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.526      ;
; 1.220 ; master_interface:inst4|ss_count[8]                 ; master_interface:inst4|ss_count[8]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.526      ;
; 1.220 ; spi_interface:inst|shift_register[6]               ; spi_interface:inst|shift_register[7]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; master_interface:inst4|count_wait[3]               ; master_interface:inst4|count_wait[3]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|count_wait[5]               ; master_interface:inst4|count_wait[5]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|count_wait[10]              ; master_interface:inst4|count_wait[10]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|count_wait[26]              ; master_interface:inst4|count_wait[26]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|count_wait[28]              ; master_interface:inst4|count_wait[28]              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|ss_count[3]                 ; master_interface:inst4|ss_count[3]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|ss_count[5]                 ; master_interface:inst4|ss_count[5]                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|ss_count[10]                ; master_interface:inst4|ss_count[10]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|ss_count[26]                ; master_interface:inst4|ss_count[26]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; master_interface:inst4|ss_count[28]                ; master_interface:inst4|ss_count[28]                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; spi_interface:inst|rx_count[3]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.531      ;
; 1.233 ; master_interface:inst4|byte_count[1]               ; master_interface:inst4|byte_count[1]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.539      ;
; 1.233 ; spi_interface:inst|rx_count[1]                     ; spi_interface:inst|rx_count[2]                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.539      ;
; 1.235 ; master_interface:inst4|byte_count[3]               ; master_interface:inst4|byte_count[3]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.541      ;
; 1.237 ; master_interface:inst4|STATE.StateTYPE_setup       ; master_interface:inst4|previousSTATE.StateTYPE_run ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.543      ;
; 1.238 ; master_interface:inst4|STATE.StateTYPE_setup       ; master_interface:inst4|begin_transmission          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.544      ;
; 1.288 ; master_interface:inst4|byte_count[2]               ; master_interface:inst4|byte_count[2]               ; _clk         ; _clk        ; 0.000        ; 0.000      ; 1.594      ;
; 1.320 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[7]               ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.625      ;
; 1.323 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[3]               ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.628      ;
; 1.328 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[5]               ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.633      ;
; 1.329 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[6]               ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.634      ;
; 1.329 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[4]               ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.634      ;
; 1.330 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[1]               ; _clk         ; _clk        ; 0.000        ; -0.001     ; 1.635      ;
; 1.402 ; master_interface:inst4|send_data[6]                ; spi_interface:inst|shift_register[6]               ; _clk         ; _clk        ; 0.000        ; -0.018     ; 1.690      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '_clk'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; _start    ; _clk       ; 9.302 ; 9.302 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; _start    ; _clk       ; -5.976 ; -5.976 ; Rise       ; _clk            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCLK      ; _clk       ; 8.545 ; 8.545 ; Rise       ; _clk            ;
; _mosi     ; _clk       ; 8.152 ; 8.152 ; Rise       ; _clk            ;
; dc        ; _clk       ; 8.943 ; 8.943 ; Rise       ; _clk            ;
; res       ; _clk       ; 8.516 ; 8.516 ; Rise       ; _clk            ;
; ss        ; _clk       ; 9.186 ; 9.186 ; Rise       ; _clk            ;
; vccen     ; _clk       ; 8.510 ; 8.510 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCLK      ; _clk       ; 8.545 ; 8.545 ; Rise       ; _clk            ;
; _mosi     ; _clk       ; 8.152 ; 8.152 ; Rise       ; _clk            ;
; dc        ; _clk       ; 8.943 ; 8.943 ; Rise       ; _clk            ;
; res       ; _clk       ; 8.516 ; 8.516 ; Rise       ; _clk            ;
; ss        ; _clk       ; 9.186 ; 9.186 ; Rise       ; _clk            ;
; vccen     ; _clk       ; 8.510 ; 8.510 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; _clk  ; -1.943 ; -111.914      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; _clk  ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; _clk  ; -1.423 ; -523.820              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '_clk'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg0   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg1   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg2   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg3   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg4   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg5   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg6   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg7   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg8   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg9   ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg10  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.943 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a5~porta_address_reg11  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.063     ; 2.912      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg0   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg1   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg2   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg3   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg4   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg5   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg6   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg7   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg8   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg9   ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg10  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.887 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a4~porta_address_reg11  ; master_interface:inst4|send_data[4] ; _clk         ; _clk        ; 1.000        ; -0.066     ; 2.853      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg0   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg1   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg2   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg3   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg4   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg5   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg6   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg7   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg8   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg9   ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg10  ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.859 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a2~porta_address_reg11  ; master_interface:inst4|send_data[2] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.832      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.857 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ; master_interface:inst4|send_data[5] ; _clk         ; _clk        ; 1.000        ; -0.059     ; 2.830      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg0   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg1   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg2   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg3   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg4   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg5   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg6   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg7   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg8   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg9   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.849 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a8~porta_address_reg10  ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.052     ; 2.829      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg0   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg1   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg2   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg3   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg4   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg5   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg6   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg7   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg8   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg9   ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg10  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.841 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg11  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.084     ; 2.789      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg0   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg1   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg2   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg3   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg4   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg5   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg6   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg7   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg8   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg9   ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg10  ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.809 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg11  ; master_interface:inst4|send_data[0] ; _clk         ; _clk        ; 1.000        ; -0.058     ; 2.783      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg0  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg1  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg2  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg3  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg4  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg5  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg6  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg7  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg8  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg9  ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.787 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg10 ; master_interface:inst4|send_data[3] ; _clk         ; _clk        ; 1.000        ; -0.076     ; 2.743      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg0   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg1   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg2   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg3   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg4   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg5   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
; -1.775 ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a6~porta_address_reg6   ; master_interface:inst4|send_data[6] ; _clk         ; _clk        ; 1.000        ; -0.047     ; 2.760      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '_clk'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|spi_clk_count[0]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|spi_clk_count[1]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|sclk_buffer                     ; spi_interface:inst|sclk_buffer                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|end_transmission                ; spi_interface:inst|end_transmission                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|previousSTATE.StateTYPE_run ; master_interface:inst4|previousSTATE.StateTYPE_run                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|STATE.StateTYPE_idle        ; master_interface:inst4|STATE.StateTYPE_idle                                                                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|STATE.StateTYPE_wait_ss     ; master_interface:inst4|STATE.StateTYPE_wait_ss                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|begin_transmission          ; master_interface:inst4|begin_transmission                                                                   ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|slave_select                ; master_interface:inst4|slave_select                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_idle         ; spi_interface:inst|RxTxSTATE.RxTxTYPE_idle                                                                  ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold                                                                  ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|rx_count[0]                     ; spi_interface:inst|rx_count[0]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|rx_count[1]                     ; spi_interface:inst|rx_count[1]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|rx_count[2]                     ; spi_interface:inst|rx_count[2]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx                                                                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|sclk_previous                   ; spi_interface:inst|sclk_previous                                                                            ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|RES                         ; master_interface:inst4|RES                                                                                  ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; master_interface:inst4|VCCEN                       ; master_interface:inst4|VCCEN                                                                                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|shift_register[0]               ; spi_interface:inst|shift_register[0]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; spi_interface:inst|mosi                            ; spi_interface:inst|mosi                                                                                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; master_interface:inst4|count_wait[31]              ; master_interface:inst4|count_wait[31]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; master_interface:inst4|ss_count[31]                ; master_interface:inst4|ss_count[31]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|sclk_previous                                                                            ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|spi_clk_count[1]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|sclk_buffer                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; spi_interface:inst|rx_count[0]                     ; spi_interface:inst|rx_count[2]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|spi_clk_count[0]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; spi_interface:inst|rx_count[0]                     ; spi_interface:inst|rx_count[1]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.405      ;
; 0.259 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|rx_count[3]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|rx_count[0]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.412      ;
; 0.265 ; master_interface:inst4|byte_count[4]               ; master_interface:inst4|byte_count[4]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.417      ;
; 0.271 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; spi_interface:inst|RxTxSTATE.RxTxTYPE_idle                                                                  ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.423      ;
; 0.271 ; spi_interface:inst|rx_count[3]                     ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx                                                                 ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.423      ;
; 0.299 ; master_interface:inst4|previousSTATE.StateTYPE_run ; master_interface:inst4|STATE.StateTYPE_run                                                                  ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.451      ;
; 0.338 ; spi_interface:inst|rx_count[3]                     ; spi_interface:inst|end_transmission                                                                         ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.489      ;
; 0.356 ; master_interface:inst4|count_wait[23]              ; master_interface:inst4|count_wait[23]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; master_interface:inst4|ss_count[23]                ; master_interface:inst4|ss_count[23]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; master_interface:inst4|count_wait[1]               ; master_interface:inst4|count_wait[1]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; master_interface:inst4|count_wait[9]               ; master_interface:inst4|count_wait[9]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; master_interface:inst4|count_wait[15]              ; master_interface:inst4|count_wait[15]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; master_interface:inst4|ss_count[1]                 ; master_interface:inst4|ss_count[1]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; master_interface:inst4|ss_count[9]                 ; master_interface:inst4|ss_count[9]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; master_interface:inst4|ss_count[15]                ; master_interface:inst4|ss_count[15]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; spi_interface:inst|shift_register[7]               ; spi_interface:inst|mosi                                                                                     ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; spi_interface:inst|shift_register[2]               ; spi_interface:inst|shift_register[3]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; master_interface:inst4|count_wait[17]              ; master_interface:inst4|count_wait[17]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; master_interface:inst4|ss_count[17]                ; master_interface:inst4|ss_count[17]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; spi_interface:inst|shift_register[0]               ; spi_interface:inst|shift_register[1]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; spi_interface:inst|shift_register[4]               ; spi_interface:inst|shift_register[5]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; master_interface:inst4|count_wait[2]               ; master_interface:inst4|count_wait[2]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; master_interface:inst4|count_wait[25]              ; master_interface:inst4|count_wait[25]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; master_interface:inst4|count_wait[27]              ; master_interface:inst4|count_wait[27]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; master_interface:inst4|ss_count[2]                 ; master_interface:inst4|ss_count[2]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; master_interface:inst4|ss_count[25]                ; master_interface:inst4|ss_count[25]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; master_interface:inst4|ss_count[27]                ; master_interface:inst4|ss_count[27]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; spi_interface:inst|shift_register[5]               ; spi_interface:inst|shift_register[6]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; master_interface:inst4|count_wait[4]               ; master_interface:inst4|count_wait[4]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|count_wait[7]               ; master_interface:inst4|count_wait[7]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|count_wait[29]              ; master_interface:inst4|count_wait[29]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|count_wait[30]              ; master_interface:inst4|count_wait[30]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|ss_count[4]                 ; master_interface:inst4|ss_count[4]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|ss_count[7]                 ; master_interface:inst4|ss_count[7]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|ss_count[29]                ; master_interface:inst4|ss_count[29]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|ss_count[30]                ; master_interface:inst4|ss_count[30]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; master_interface:inst4|STATE.StateTYPE_run         ; master_interface:inst4|previousSTATE.StateTYPE_run                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; spi_interface:inst|spi_clk_count[0]                ; spi_interface:inst|sclk_buffer                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; spi_interface:inst|shift_register[3]               ; spi_interface:inst|shift_register[4]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; master_interface:inst4|STATE.StateTYPE_wait_ss     ; master_interface:inst4|STATE.StateTYPE_setup                                                                ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; spi_interface:inst|shift_register[1]               ; spi_interface:inst|shift_register[2]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; master_interface:inst4|count_wait[3]               ; master_interface:inst4|count_wait[3]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|count_wait[5]               ; master_interface:inst4|count_wait[5]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|count_wait[8]               ; master_interface:inst4|count_wait[8]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|count_wait[10]              ; master_interface:inst4|count_wait[10]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|count_wait[26]              ; master_interface:inst4|count_wait[26]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|count_wait[28]              ; master_interface:inst4|count_wait[28]                                                                       ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|ss_count[3]                 ; master_interface:inst4|ss_count[3]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|ss_count[5]                 ; master_interface:inst4|ss_count[5]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|ss_count[8]                 ; master_interface:inst4|ss_count[8]                                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|ss_count[10]                ; master_interface:inst4|ss_count[10]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|ss_count[26]                ; master_interface:inst4|ss_count[26]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; master_interface:inst4|ss_count[28]                ; master_interface:inst4|ss_count[28]                                                                         ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; spi_interface:inst|shift_register[6]               ; spi_interface:inst|shift_register[7]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; spi_interface:inst|spi_clk_count[1]                ; spi_interface:inst|sclk_previous                                                                            ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.523      ;
; 0.375 ; spi_interface:inst|sclk_buffer                     ; spi_interface:inst|sclk_previous                                                                            ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; master_interface:inst4|STATE.StateTYPE_setup       ; master_interface:inst4|previousSTATE.StateTYPE_run                                                          ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; master_interface:inst4|STATE.StateTYPE_setup       ; master_interface:inst4|begin_transmission                                                                   ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; spi_interface:inst|rx_count[1]                     ; spi_interface:inst|rx_count[2]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.529      ;
; 0.383 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_hold         ; spi_interface:inst|rx_count[3]                                                                              ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; master_interface:inst4|byte_count[1]               ; master_interface:inst4|byte_count[1]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.540      ;
; 0.391 ; master_interface:inst4|byte_count[3]               ; master_interface:inst4|byte_count[3]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.543      ;
; 0.401 ; master_interface:inst4|byte_count[2]               ; master_interface:inst4|byte_count[2]                                                                        ; _clk         ; _clk        ; 0.000        ; 0.000      ; 0.553      ;
; 0.419 ; master_interface:inst4|address[2]                  ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg2 ; _clk         ; _clk        ; 0.000        ; 0.069      ; 0.626      ;
; 0.429 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[7]                                                                        ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.580      ;
; 0.432 ; master_interface:inst4|address[1]                  ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg1 ; _clk         ; _clk        ; 0.000        ; 0.069      ; 0.639      ;
; 0.432 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[3]                                                                        ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.583      ;
; 0.436 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[5]                                                                        ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.587      ;
; 0.436 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[4]                                                                        ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.587      ;
; 0.437 ; master_interface:inst4|address[0]                  ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a3~porta_address_reg0 ; _clk         ; _clk        ; 0.000        ; 0.069      ; 0.644      ;
; 0.437 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[1]                                                                        ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.588      ;
; 0.437 ; spi_interface:inst|RxTxSTATE.RxTxTYPE_rx_tx        ; spi_interface:inst|shift_register[6]                                                                        ; _clk         ; _clk        ; 0.000        ; -0.001     ; 0.588      ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '_clk'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; _clk  ; Rise       ; rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; _start    ; _clk       ; 3.758 ; 3.758 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; _start    ; _clk       ; -2.561 ; -2.561 ; Rise       ; _clk            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCLK      ; _clk       ; 3.934 ; 3.934 ; Rise       ; _clk            ;
; _mosi     ; _clk       ; 3.799 ; 3.799 ; Rise       ; _clk            ;
; dc        ; _clk       ; 4.061 ; 4.061 ; Rise       ; _clk            ;
; res       ; _clk       ; 3.905 ; 3.905 ; Rise       ; _clk            ;
; ss        ; _clk       ; 4.072 ; 4.072 ; Rise       ; _clk            ;
; vccen     ; _clk       ; 3.913 ; 3.913 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCLK      ; _clk       ; 3.934 ; 3.934 ; Rise       ; _clk            ;
; _mosi     ; _clk       ; 3.799 ; 3.799 ; Rise       ; _clk            ;
; dc        ; _clk       ; 4.061 ; 4.061 ; Rise       ; _clk            ;
; res       ; _clk       ; 3.905 ; 3.905 ; Rise       ; _clk            ;
; ss        ; _clk       ; 4.072 ; 4.072 ; Rise       ; _clk            ;
; vccen     ; _clk       ; 3.913 ; 3.913 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.957   ; 0.215 ; N/A      ; N/A     ; -2.277              ;
;  _clk            ; -5.957   ; 0.215 ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS  ; -789.924 ; 0.0   ; 0.0      ; 0.0     ; -823.517            ;
;  _clk            ; -789.924 ; 0.000 ; N/A      ; N/A     ; -823.517            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; _start    ; _clk       ; 9.302 ; 9.302 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; _start    ; _clk       ; -2.561 ; -2.561 ; Rise       ; _clk            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCLK      ; _clk       ; 8.545 ; 8.545 ; Rise       ; _clk            ;
; _mosi     ; _clk       ; 8.152 ; 8.152 ; Rise       ; _clk            ;
; dc        ; _clk       ; 8.943 ; 8.943 ; Rise       ; _clk            ;
; res       ; _clk       ; 8.516 ; 8.516 ; Rise       ; _clk            ;
; ss        ; _clk       ; 9.186 ; 9.186 ; Rise       ; _clk            ;
; vccen     ; _clk       ; 8.510 ; 8.510 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCLK      ; _clk       ; 3.934 ; 3.934 ; Rise       ; _clk            ;
; _mosi     ; _clk       ; 3.799 ; 3.799 ; Rise       ; _clk            ;
; dc        ; _clk       ; 4.061 ; 4.061 ; Rise       ; _clk            ;
; res       ; _clk       ; 3.905 ; 3.905 ; Rise       ; _clk            ;
; ss        ; _clk       ; 4.072 ; 4.072 ; Rise       ; _clk            ;
; vccen     ; _clk       ; 3.913 ; 3.913 ; Rise       ; _clk            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; _clk       ; _clk     ; 4274     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; _clk       ; _clk     ; 4274     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Jul 04 15:57:11 2017
Info: Command: quartus_sta mission3 -c mission3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mission3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name _clk _clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.957
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.957      -789.924 _clk 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 _clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277      -823.517 _clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.943      -111.914 _clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 _clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -523.820 _clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Tue Jul 04 15:57:11 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


