// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2020-2021 Microchip Technology Inc */

/dts-v1/;

#include "mpfs.dtsi"
#include "mpfs-icicle-kit-fabric.dtsi"

/* Clock frequency (in Hz) of the rtcclk */
#define RTCCLK_FREQ		1000000

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	model = "Microchip PolarFire-SoC Icicle Kit";
	compatible = "microchip,mpfs-icicle-reference-rtlv2209", "microchip,mpfs-icicle-kit",
		     "microchip,mpfs";

	aliases {
		ethernet0 = &mac1;
		serial0 = &mmuart0;
		serial1 = &mmuart1;
		serial2 = &mmuart2;
		serial3 = &mmuart3;
		serial4 = &mmuart4;
	};

	chosen {
		stdout-path = "serial1:115200n8";
	};

	cpus {
		timebase-frequency = <RTCCLK_FREQ>;
	};

	ddrc_cache: memory@1000000000 {
		device_type = "memory";
		reg = <0x10 0x0 0x0 0x75BB0000>;
		status = "okay";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/*
		 * 0x8100_0000 ~ 0x8140_0000 is reserved for context B (BM/RTOS)
		 */

		fabricbuf0ddrc: buffer@80000000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x80000000 0x0 0x1000000>;
			no-map;
		};

		fabricbuf1ddrnc: buffer@c0000000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0xc0000000 0x0 0x8000000>;
			no-map;
		};

		fabricbuf2ddrncwcb: buffer@d0000000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0xd0000000 0x0 0x8000000>;
			no-map;
		};

		contextb_reserved: contextb_reserved@81000000 {
			reg = <0x0 0x81000000 0x0 0x400000>;
			no-map;
		};

		vdev0vring0: vdev0vring0@81400000 {
			reg = <0x0 0x81400000 0x0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@81408000 {
			reg = <0x0 0x81408000 0x0 0x8000>;
			no-map;
		};

		vdev0buffer: vdev0buff@81410000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x81410000 0x0 0x40000>;
			no-map;
		};

		rsctable: rsc-table@814FF000 {
			reg = <0x0 0x814FF000 0x0 0x1000>;
			no-map;
		};
	};

	rproc_contextb: remote-context {
		compatible = "microchip,miv-remoteproc";
		memory-region = <&vdev0buffer>, <&rsctable>,
				<&contextb_reserved>, <&vdev0vring0>,
				<&vdev0vring1>;
		mboxes= <&ihc 0>;
		status = "okay";
	};

	udmabuf0 {
		compatible = "ikwzm,u-dma-buf";
		device-name = "udmabuf-ddr-c0";
		minor-number = <0>;
		size = <0x0 0x1000000>;
		memory-region = <&fabricbuf0ddrc>;
		sync-mode = <3>;
	};

	udmabuf1 {
		compatible = "ikwzm,u-dma-buf";
		device-name = "udmabuf-ddr-nc0";
		minor-number = <1>;
		size = <0x0 0x8000000>;
		memory-region = <&fabricbuf1ddrnc>;
		sync-mode = <3>;
	};

	udmabuf2 {
		compatible = "ikwzm,u-dma-buf";
		device-name = "udmabuf-ddr-nc-wcb0";
		minor-number = <2>;
		size = <0x0 0x8000000>;
		memory-region = <&fabricbuf2ddrncwcb>;
		sync-mode = <3>;
	};

};

&can0 {
	status = "okay";
};

&core_pwm0 {
	status = "okay";
};

&cpu4 {
	status = "disabled"; // in use by context b
};

&i2c0 {
	status = "okay";
};

&i2c1 {
	status = "okay";
	pac193x: adc@10 {
		compatible = "microchip,pac1934";
		reg = <0x10>;
		microchip,samp-rate = <64>;
		status = "okay";
		ch0: channel0 {
			microchip,uohms-shunt-res = <10000>;
			rail-name = "VDDREG";
			microchip,channel-enabled;
		};
		ch1: channel1 {
			microchip,uohms-shunt-res = <10000>;
			rail-name = "VDDA25";
			microchip,channel-enabled;
		};
		ch2: channel2 {
			microchip,uohms-shunt-res = <10000>;
			rail-name = "VDD25";
			microchip,channel-enabled;
		};
		ch3: channel3 {
			microchip,uohms-shunt-res = <10000>;
			rail-name = "VDDA_REG";
			microchip,channel-enabled;
		};
	};
};

&i2c2 {
	status = "okay";
};

&ihc {
	status = "okay";
};

&fpgadma {
	status = "okay";
};

&fpgalsram {
	status = "okay";
};

&gpio2 {
	interrupts = <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>,
		     <53>, <53>;
	status = "okay";
};

&mac0 {
	status = "okay";
	phy-mode = "sgmii";
	phy-handle = <&phy0>;
};

&mac1 {
	status = "okay";
	phy-mode = "sgmii";
	phy-handle = <&phy1>;
	phy1: ethernet-phy@9 {
		reg = <9>;
	};
	phy0: ethernet-phy@8 {
		reg = <8>;
	};
};

&mbox {
	status = "okay";
};

&mmc {
	status = "okay";
	bus-width = <4>;
	disable-wp;
	cap-sd-highspeed;
	cap-mmc-highspeed;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
};

&mmuart1 {
	status = "okay";
};

&mmuart2 {
	status = "okay";
};

&mmuart3 {
	status = "disabled"; // in use by context b
};

&mmuart4 {
	status = "okay";
};

&pcie {
	status = "okay";
};

&qspi {
        status = "okay";
};

&refclk {
	clock-frequency = <125000000>;
};

&rtc {
	status = "okay";
};

&spi0 {
	status = "okay";
};

&spi1 {
	status = "okay";
};

&syscontroller {
	status = "okay";
};

&usb {
	status = "okay";
	dr_mode = "otg";
};
