
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 12 17:41:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'duludulu' on host 'duludulu-VMware-Virtual-Platform' (Linux_x86_64 version 6.11.0-17-generic) on Wed Mar 12 17:41:48 CST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.2 LTS
INFO: [HLS 200-10] In directory '/home/duludulu/Documents/hls/vitis_batch_generate_rtl'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script './gen_hls.tcl'
************************************
func_name  : conv_fprop1
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top conv_fprop1 
cflags:-DTBCONFIG_CONV_FPROP1 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONV_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONV_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset conv_fprop1_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.520 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.28 seconds. CPU system time: 1.21 seconds. Elapsed time: 3.74 seconds; current allocated memory: 643.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'input_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'input_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop1' (../source/hls.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop1' (../source/hls.cpp:112:0)
INFO: [HLS 214-241] Aggregating bram variable 'c1_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_132_3> at ../source/hls.cpp:132:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_4> at ../source/hls.cpp:86:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.72 seconds. CPU system time: 1.3 seconds. Elapsed time: 7.9 seconds; current allocated memory: 652.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 652.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 652.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 652.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 674.867 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) and 'VITIS_LOOP_86_4'(../source/hls.cpp:86:19) in function 'conv_fprop1' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_81_2'(../source/hls.cpp:81:18) and 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) in function 'conv_fprop1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_3' (../source/hls.cpp:84:18) in function 'conv_fprop1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (../source/hls.cpp:81:18) in function 'conv_fprop1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 694.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 695.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 695.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' consists of the following:
	'getelementptr' operation 17 bit ('input_layer_map_data_addr', ../source/hls.cpp:88->../source/hls.cpp:126) [57]  (0.000 ns)
	'load' operation 64 bit ('input_layer_map_data_load', ../source/hls.cpp:88->../source/hls.cpp:126) on array 'input_layer_map_data' [58]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 695.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 695.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 695.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 696.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop1_Pipeline_VITIS_LOOP_132_3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_VITIS_LOOP_132_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 699.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.82 seconds; current allocated memory: 703.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 707.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 713.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 73.406 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy conv_fprop1 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : conv_fprop2
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top conv_fprop2 
cflags:-DTBCONFIG_CONV_FPROP2 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONV_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONV_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset conv_fprop2_sol -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.777 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.88 seconds. CPU system time: 0.92 seconds. Elapsed time: 3.82 seconds; current allocated memory: 727.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_la'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_la_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop2' (../source/hls.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop2' (../source/hls.cpp:141:0)
INFO: [HLS 214-241] Aggregating bram variable 'c3_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 's2_pooling_la_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_161_3> at ../source/hls.cpp:161:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_4> at ../source/hls.cpp:86:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.85 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.1 seconds; current allocated memory: 727.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 727.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 746.945 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) and 'VITIS_LOOP_86_4'(../source/hls.cpp:86:19) in function 'conv_fprop2' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_81_2'(../source/hls.cpp:81:18) and 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) in function 'conv_fprop2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_3' (../source/hls.cpp:84:18) in function 'conv_fprop2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (../source/hls.cpp:81:18) in function 'conv_fprop2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 766.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 767.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 767.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:155) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:155 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:155) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:155) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:155 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:155) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:155) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:155 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:155) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:155) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:155 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:155) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:155) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:155 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:155) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:155) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:155 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:155) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:155.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' consists of the following:
	'getelementptr' operation 17 bit ('s2_pooling_la_map_data_addr', ../source/hls.cpp:88->../source/hls.cpp:155) [57]  (0.000 ns)
	'load' operation 64 bit ('s2_pooling_la_map_data_load', ../source/hls.cpp:88->../source/hls.cpp:155) on array 's2_pooling_la_map_data' [58]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 767.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 767.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2_Pipeline_VITIS_LOOP_161_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_161_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 767.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 767.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln149) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 767.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 767.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2_Pipeline_VITIS_LOOP_161_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop2_Pipeline_VITIS_LOOP_161_3' pipeline 'VITIS_LOOP_161_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2_Pipeline_VITIS_LOOP_161_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 770.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_la_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_la_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_la_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.74 seconds; current allocated memory: 773.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.27 seconds; current allocated memory: 777.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 781.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 54.227 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy conv_fprop2 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : conv_fprop3
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top conv_fprop3 
cflags:-DTBCONFIG_CONV_FPROP3 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONV_FPROP3 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONV_FPROP3 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset conv_fprop3_sol -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 796.695 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.77 seconds. CPU system time: 0.94 seconds. Elapsed time: 3.77 seconds; current allocated memory: 796.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop3' (../source/hls.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop3' (../source/hls.cpp:169:0)
INFO: [HLS 214-241] Aggregating bram variable 'c5_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 's4_pooling_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_189_3> at ../source/hls.cpp:189:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_4> at ../source/hls.cpp:86:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.74 seconds. CPU system time: 0.62 seconds. Elapsed time: 6.95 seconds; current allocated memory: 796.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 796.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 796.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 796.695 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 815.816 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) and 'VITIS_LOOP_86_4'(../source/hls.cpp:86:19) in function 'conv_fprop3' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_81_2'(../source/hls.cpp:81:18) and 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) in function 'conv_fprop3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_3' (../source/hls.cpp:84:18) in function 'conv_fprop3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (../source/hls.cpp:81:18) in function 'conv_fprop3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 835.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 836.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:183) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:183 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:183) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:183) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:183 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:183) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:183) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:183 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:183) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:183) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:183 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:183) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:183) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:183 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:183) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:183) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:183 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:183) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:183.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' consists of the following:
	'getelementptr' operation 17 bit ('s4_pooling_layer_map_data_addr', ../source/hls.cpp:88->../source/hls.cpp:183) [57]  (0.000 ns)
	'load' operation 64 bit ('s4_pooling_layer_map_data_load', ../source/hls.cpp:88->../source/hls.cpp:183) on array 's4_pooling_layer_map_data' [58]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 836.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3_Pipeline_VITIS_LOOP_189_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_189_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 836.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 836.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 836.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 836.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 836.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 836.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3_Pipeline_VITIS_LOOP_189_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop3_Pipeline_VITIS_LOOP_189_3' pipeline 'VITIS_LOOP_189_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3_Pipeline_VITIS_LOOP_189_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 838.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.76 seconds; current allocated memory: 841.914 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 845.090 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 849.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop3.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 53.070 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy conv_fprop3 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : max_pooling_fprop1
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top max_pooling_fprop1 
cflags:-DTBCONFIG_MAX_POOLING_FPROP1 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset max_pooling_fprop1_sol -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 864.758 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:86)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:103)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:120)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.83 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.51 seconds; current allocated memory: 864.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'max_pooling_fprop1' (../source/hls.cpp:228:0)
INFO: [HLS 214-241] Aggregating bram variable 's2_pooling_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'c1_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_240_4> at ../source/hls.cpp:240:35 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_5' is marked as complete unroll implied by the pipeline pragma (../source/hls.cpp:242:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_5' (../source/hls.cpp:242:39) in function 'max_pooling_fprop1' completely with a factor of 2 (../source/hls.cpp:228:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_237_3'. (../source/hls.cpp:237:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.53 seconds. CPU system time: 1.27 seconds. Elapsed time: 7.44 seconds; current allocated memory: 864.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 864.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 864.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 864.758 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 883.301 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling_fprop1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_4'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' (loop 'VITIS_LOOP_240_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln244_1', ../source/hls.cpp:244) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' (loop 'VITIS_LOOP_240_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:244) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' (loop 'VITIS_LOOP_240_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln244_3', ../source/hls.cpp:244) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' (loop 'VITIS_LOOP_240_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln244_3', ../source/hls.cpp:244) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' (loop 'VITIS_LOOP_240_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:244) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 11, loop 'VITIS_LOOP_240_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' consists of the following:
	'getelementptr' operation 17 bit ('c1_conv_layer_map_data_addr', ../source/hls.cpp:244) [39]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer_map_data_load', ../source/hls.cpp:244) on array 'c1_conv_layer_map_data' [40]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 884.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop1' consists of the following:
	'getelementptr' operation 17 bit ('c1_conv_layer_map_data_addr', ../source/hls.cpp:239) [140]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer_map_data_load', ../source/hls.cpp:239) on array 'c1_conv_layer_map_data' [141]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 884.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4' pipeline 'VITIS_LOOP_240_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 884.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling_fprop1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.32 seconds. Elapsed time: 1 seconds; current allocated memory: 886.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.516 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 893.801 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling_fprop1.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling_fprop1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 29.344 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy max_pooling_fprop1 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : max_pooling_fprop2
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top max_pooling_fprop2 
cflags:-DTBCONFIG_MAX_POOLING_FPROP2 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset max_pooling_fprop2_sol -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 929.992 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:86)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:103)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:120)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.9 seconds. CPU system time: 0.81 seconds. Elapsed time: 3.77 seconds; current allocated memory: 929.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'max_pooling_fprop2' (../source/hls.cpp:256:0)
INFO: [HLS 214-241] Aggregating bram variable 's4_pooling_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'c3_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_268_4> at ../source/hls.cpp:268:35 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_5' is marked as complete unroll implied by the pipeline pragma (../source/hls.cpp:270:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_5' (../source/hls.cpp:270:39) in function 'max_pooling_fprop2' completely with a factor of 2 (../source/hls.cpp:256:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_265_3'. (../source/hls.cpp:265:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.23 seconds; current allocated memory: 929.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 929.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 929.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 929.992 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 949.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 949.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling_fprop2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_4'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' (loop 'VITIS_LOOP_268_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln272_1', ../source/hls.cpp:272) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:272).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' (loop 'VITIS_LOOP_268_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:272) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:272).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' (loop 'VITIS_LOOP_268_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln272_3', ../source/hls.cpp:272) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:272).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' (loop 'VITIS_LOOP_268_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln272_3', ../source/hls.cpp:272) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:272).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' (loop 'VITIS_LOOP_268_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:272) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:272).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 11, loop 'VITIS_LOOP_268_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' consists of the following:
	'getelementptr' operation 17 bit ('c3_conv_layer_map_data_addr', ../source/hls.cpp:272) [39]  (0.000 ns)
	'load' operation 64 bit ('c3_conv_layer_map_data_load', ../source/hls.cpp:272) on array 'c3_conv_layer_map_data' [40]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 950.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 950.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop2' consists of the following:
	'getelementptr' operation 17 bit ('c3_conv_layer_map_data_addr', ../source/hls.cpp:267) [140]  (0.000 ns)
	'load' operation 64 bit ('c3_conv_layer_map_data_load', ../source/hls.cpp:267) on array 'c3_conv_layer_map_data' [141]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 950.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 950.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4' pipeline 'VITIS_LOOP_268_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 950.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling_fprop2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.01 seconds; current allocated memory: 952.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 954.316 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 959.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling_fprop2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling_fprop2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 29.922 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy max_pooling_fprop2 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : fully_connected_fprop
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top fully_connected_fprop 
cflags:-DTBCONFIG_FULLY_CONNECTED_FPROP -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_FULLY_CONNECTED_FPROP -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_FULLY_CONNECTED_FPROP -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset fully_connected_fprop_sol -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:92)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:109)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:126)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 1.09 seconds. Elapsed time: 4.01 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'output_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'output_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer_map'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'fully_connected_fprop' (../source/hls.cpp:286:0)
INFO: [HLS 214-241] Aggregating bram variable 'output_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'c5_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_290_2> at ../source/hls.cpp:290:27 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.71 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.04 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1013.777 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_287_1'(../source/hls.cpp:287:23) and 'VITIS_LOOP_290_2'(../source/hls.cpp:290:27) in function 'fully_connected_fprop' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (../source/hls.cpp:287:23) in function 'fully_connected_fprop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1013.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected_fprop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_2'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 19, loop 'VITIS_LOOP_290_2'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' consists of the following:
	'getelementptr' operation 17 bit ('c5_conv_layer_map_data_addr', ../source/hls.cpp:292) [31]  (0.000 ns)
	'load' operation 64 bit ('c5_conv_layer_map_data_load', ../source/hls.cpp:292) on array 'c5_conv_layer_map_data' [34]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1014.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1014.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1014.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1014.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' pipeline 'VITIS_LOOP_290_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1014.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected_fprop' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_fprop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1015.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1018.727 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1023.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected_fprop.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected_fprop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 27.973 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy fully_connected_fprop RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
INFO: [HLS 200-112] Total CPU user time: 46.55 seconds. Total CPU system time: 16 seconds. Total elapsed time: 92.88 seconds; peak allocated memory: 1023.277 MB.
