// Seed: 2802860990
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3, id_4;
  assign id_1 = 1;
  assign id_3[-1] = (1);
  assign id_2 = -1;
  assign module_1.type_8 = 0;
  wire id_5;
endmodule
module module_1 (
    inout uwire id_0,
    input tri1 id_1,
    output wand void id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5
);
  id_7(
      id_3
  );
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 #(
    parameter id_13 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_5;
  assign id_3 = -1;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign id_5 = 1;
  wire id_8;
  localparam id_9 = -1;
  wire id_10;
  wire id_11;
  wire id_12;
  defparam id_13 = id_2;
endmodule
