$date
	Tue Jan 21 15:58:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ sum $end
$var wire 1 % carry $end
$var reg 1 & I1 $end
$var reg 1 ' I2 $end
$var reg 1 ( I3 $end
$scope module u1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 % carry $end
$var wire 1 ( cin $end
$var wire 1 $ sum $end
$var wire 1 ) w1 $end
$var wire 1 * w3 $end
$var wire 3 + w2 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
0)
0(
0'
0&
0%
0$
z#
z"
z!
$end
#10
1$
1)
1&
#20
1'
0&
#30
1%
1*
0$
0)
b1 +
1&
#40
0%
0*
1$
b0 +
1(
0'
0&
#50
1%
0$
1)
b100 +
1&
#60
1*
1%
b10 +
1'
0&
#70
1$
0)
b111 +
1&
#80
