$date
	Tue Sep 21 23:53:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 8 ! out_d [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enb $end
$var reg 8 $ in_d [7:0] $end
$var reg 1 % rsL $end
$var integer 32 & idx [31:0] $end
$var integer 32 ' seed [31:0] $end
$scope module DUT $end
$var wire 1 " clock $end
$var wire 1 # enable $end
$var wire 8 ( inD [7:0] $end
$var wire 1 % resetLow $end
$var reg 8 ) outD [7:0] $end
$upscope $end
$scope task getRand $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
b1111100111 '
bx &
0%
bx $
1#
0"
b0 !
$end
#1
b10100000 !
b10100000 )
b10100000 $
b10100000 (
b111010110000100110010100011111 '
b0 &
1%
#5
1"
#10
0"
#11
b1101 $
b1101 (
b1101001100101011110101010111 '
b1 &
#15
b1101 !
b1101 )
1"
#20
0"
#21
b110101 $
b110101 (
b111011001010011110110010001111 '
b10 &
#25
b110101 !
b110101 )
1"
#30
0"
#31
b11000010 $
b11000010 (
b1000010110111001101001011000111 '
b11 &
#35
b11000010 !
b11000010 )
1"
#40
0"
#41
b110 $
b110 (
b10000010111000100111111111111 '
b100 &
#45
b110 !
b110 )
1"
#50
0"
#51
b1111001 $
b1111001 (
b100001000101010100010000110111 '
b101 &
#55
b1111001 !
b1111001 )
1"
#60
0"
#61
b10111 $
b10111 (
b10111010100001000111101101111 '
b110 &
#65
b10111 !
b10111 )
1"
#70
0"
#71
b11001000 $
b11001000 (
b10111101101100110001000110100111 '
b111 &
#75
b11001000 !
b11001000 )
1"
#80
0"
#81
b10001001 $
b10001001 (
b1111010101111011010101011011111 '
b1000 &
#85
b10001001 !
b10001001 )
1"
#90
0"
#91
b110 $
b110 (
b110100010011010011101100010111 '
b1001 &
#95
b110 !
b110 )
1"
#100
0"
#101
b100111 $
b100111 (
b10100011000110101010001001001111 '
b1010 &
#105
b100111 !
b100111 )
1"
#110
0"
#111
b111101 $
b111101 (
b10110001110101100000010000111 '
b1011 &
#115
b111101 !
b111101 )
1"
#120
0"
#121
b11100010 $
b11100010 (
b10100110100111100111010110111111 '
b1100 &
#125
b11100010 !
b11100010 )
1"
#130
0"
#131
b11011101 $
b11011101 (
b11011010100100101010000111110111 '
b1101 &
#135
b11011101 !
b11011101 )
1"
#140
0"
#141
b11101 $
b11101 (
b10111001010000000010010100101111 '
b1110 &
#145
b11101 !
b11101 )
1"
#150
0"
#151
b1010110 $
b1010110 (
b1001110001010111101111101100111 '
b1111 &
#155
b1010110 !
b1010110 )
1"
#160
0"
#161
b0 !
b0 )
b10101101 $
b10101101 (
b10011100101101101011000010011111 '
0%
b0 &
#165
1"
#170
0"
#171
b11001001 $
b11001001 (
b11100111010111100011010111 '
b1 &
#175
1"
#180
0"
#181
b110010 $
b110010 (
b10000011110010001100000001111 '
b10 &
#185
1"
#190
0"
#191
b1001110 $
b1001110 (
b11000011001111100110111001000111 '
b11 &
#195
1"
#200
0"
#201
b11100001 $
b11100001 (
b1000001101111100101101101111111 '
b100 &
#205
1"
#210
0"
#211
b10001 $
b10001 (
b11111011001001011011111110110111 '
b101 &
#215
1"
#220
0"
#221
b1000001 $
b1000001 (
b111011011111010111101011101111 '
b110 &
#225
1"
#230
0"
#231
b1111111 $
b1111111 (
b101111001010100110110100100111 '
b111 &
#235
1"
#240
0"
#241
b111 !
b111 )
b111 $
b111 (
b1010110011011010111011001011111 '
1%
b1000 &
#245
1"
#246
b10000110 $
b10000110 (
b1101000111000110111011010010111 '
b0 &
0#
#250
0"
#255
1"
#256
b1111101 $
b1111101 (
b10101001000001010100110111001111 '
b1 &
#260
0"
#265
1"
#266
b10001010 $
b10001010 (
b10100111101001111101110000000111 '
b10 &
#270
0"
#275
1"
#276
b1001111 $
b1001111 (
b1110111011111000000000100111111 '
b11 &
#280
0"
#285
1"
#286
b11000001 $
b11000001 (
b1010000100011101001110101110111 '
b100 &
#290
0"
#295
1"
#296
b11010101 $
b11010101 (
b10100011110010001001000010101111 '
b101 &
#300
0"
#305
1"
#306
b10111 $
b10111 (
b10011110011011101011101011100111 '
b110 &
#310
0"
#315
1"
#316
b10100000 $
b10100000 (
b11101101000011111110000011111 '
b111 &
#320
0"
#325
1"
#326
b1000 &
