# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1_Comparator.srcs/sources_1/new/booleanEquation_designApproach.vhd" \
"../../../../Lab_1_Comparator.srcs/sources_1/new/whenStatement_designApproach.vhd" \
"../../../../Lab_1_Comparator.srcs/sources_1/new/withStatement_designApproach.vhd" \
"../../../../Lab_1_Comparator.srcs/sim_1/new/WhenElse_TB.vhd" \

# Do not sort compile order
nosort
