AArch64 WW+FW+FR+po+ctrlisb+addr
"PodWW Iffe DpCtrlIsbdW Iffe DpAddrdR Fre"
Cycle=Fre PodWW Iffe DpCtrlIsbdW Iffe DpAddrdR
Relax=Iffe
Safe=Fre PodWW DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Fr
Orig=PodWW Iffe DpCtrlIsbdW Iffe DpAddrdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X1=0x14000001; 1:X2=P2:Lself03;
2:X3=x;
}
 P0          | P1           | P2                  ;
 STR W0,[X1] | Lself02:     | Lself03:            ;
 STR W2,[X3] | B L00        | B L03               ;
             | MOV W0,#2    | MOV W0,#2           ;
             | B L01        | B L04               ;
             | L00:         | L03:                ;
             | MOV W0,#1    | MOV W0,#1           ;
             | L01:         | L04:                ;
             | CBNZ W0,LC02 | EOR W1,W0,W0        ;
             | LC02:        | LDR W2,[X3,W1,SXTW] ;
             | ISB          |                     ;
             | STR W1,[X2]  |                     ;
exists
(1:X0=0x2 /\ 2:X0=0x2 /\ 2:X2=0x0)
