
zzz_Board1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015b34  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009fc  08015d18  08015d18  00016d18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016714  08016714  0001823c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016714  08016714  00017714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801671c  0801671c  0001823c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801671c  0801671c  0001771c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016720  08016720  00017720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  08016724  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c90  20000240  08016960  00018240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005ed0  08016960  00018ed0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001823c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f2c2  00000000  00000000  0001826c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073f4  00000000  00000000  0004752e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002380  00000000  00000000  0004e928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001afa  00000000  00000000  00050ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000315c9  00000000  00000000  000527a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00034d7b  00000000  00000000  00083d6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001230a9  00000000  00000000  000b8ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dbb8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a72c  00000000  00000000  001dbbd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001e6300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000240 	.word	0x20000240
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015cfc 	.word	0x08015cfc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000244 	.word	0x20000244
 800021c:	08015cfc 	.word	0x08015cfc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <BoardHealthADC_LoadCal>:
static uint16_t tcal2 = 0U;

volatile uint8_t adc_ready = 0;

static void BoardHealthADC_LoadCal(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
    /* Rule 11.4: Conversione tra intero e puntatore ammessa per registri/calibrazione */
    vrefint_cal = *VREFINT_CAL_ADDR_VAL;
 8001074:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <BoardHealthADC_LoadCal+0x28>)
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <BoardHealthADC_LoadCal+0x2c>)
 800107a:	801a      	strh	r2, [r3, #0]
    tcal1       = *TSENSE_CAL1_ADDR_VAL;
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <BoardHealthADC_LoadCal+0x30>)
 800107e:	881a      	ldrh	r2, [r3, #0]
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <BoardHealthADC_LoadCal+0x34>)
 8001082:	801a      	strh	r2, [r3, #0]
    tcal2       = *TSENSE_CAL2_ADDR_VAL;
 8001084:	4b08      	ldr	r3, [pc, #32]	@ (80010a8 <BoardHealthADC_LoadCal+0x38>)
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <BoardHealthADC_LoadCal+0x3c>)
 800108a:	801a      	strh	r2, [r3, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	1fff75aa 	.word	0x1fff75aa
 800109c:	200002b6 	.word	0x200002b6
 80010a0:	1fff75a8 	.word	0x1fff75a8
 80010a4:	200002b8 	.word	0x200002b8
 80010a8:	1fff75ca 	.word	0x1fff75ca
 80010ac:	200002ba 	.word	0x200002ba

080010b0 <BoardHealthADC_Init>:

void BoardHealthADC_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
    BoardHealthADC_LoadCal();
 80010b4:	f7ff ffdc 	bl	8001070 <BoardHealthADC_LoadCal>
    /* Rule 11.1: Conversione a (uint32_t *) per l'API HAL  necessaria */
    (void)HAL_ADC_Start_DMA(&hadc1, (uint32_t *)((void *)adc_raw), 3U);
 80010b8:	2203      	movs	r2, #3
 80010ba:	4903      	ldr	r1, [pc, #12]	@ (80010c8 <BoardHealthADC_Init+0x18>)
 80010bc:	4803      	ldr	r0, [pc, #12]	@ (80010cc <BoardHealthADC_Init+0x1c>)
 80010be:	f004 fc19 	bl	80058f4 <HAL_ADC_Start_DMA>
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200002b0 	.word	0x200002b0
 80010cc:	20000324 	.word	0x20000324

080010d0 <MovingAverage_Update>:



static float MovingAverage_Update(float * const buf, uint8_t size, uint8_t * const idx, uint8_t * const count, float sample)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	@ 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6178      	str	r0, [r7, #20]
 80010d8:	60fa      	str	r2, [r7, #12]
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	74fb      	strb	r3, [r7, #19]
    buf[*idx] = sample;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	4413      	add	r3, r2
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
    *idx = (*idx + 1U) % size;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	3301      	adds	r3, #1
 80010f8:	7cfa      	ldrb	r2, [r7, #19]
 80010fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80010fe:	fb01 f202 	mul.w	r2, r1, r2
 8001102:	1a9b      	subs	r3, r3, r2
 8001104:	b2da      	uxtb	r2, r3
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	701a      	strb	r2, [r3, #0]

    if (*count < size){
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	7cfa      	ldrb	r2, [r7, #19]
 8001110:	429a      	cmp	r2, r3
 8001112:	d905      	bls.n	8001120 <MovingAverage_Update+0x50>
        *count = *count + 1U;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	b2da      	uxtb	r2, r3
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	701a      	strb	r2, [r3, #0]
    }

    float sum = 0.0f;
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0U; i < *count; i++)
 8001126:	2300      	movs	r3, #0
 8001128:	76fb      	strb	r3, [r7, #27]
 800112a:	e00e      	b.n	800114a <MovingAverage_Update+0x7a>
    {
        sum += buf[i];
 800112c:	7efb      	ldrb	r3, [r7, #27]
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	4413      	add	r3, r2
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	ed97 7a07 	vldr	s14, [r7, #28]
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	edc7 7a07 	vstr	s15, [r7, #28]
    for (uint8_t i = 0U; i < *count; i++)
 8001144:	7efb      	ldrb	r3, [r7, #27]
 8001146:	3301      	adds	r3, #1
 8001148:	76fb      	strb	r3, [r7, #27]
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	7efa      	ldrb	r2, [r7, #27]
 8001150:	429a      	cmp	r2, r3
 8001152:	d3eb      	bcc.n	800112c <MovingAverage_Update+0x5c>
    }

    return (sum / (float)(*count));
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001160:	ed97 7a07 	vldr	s14, [r7, #28]
 8001164:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001168:	eef0 7a66 	vmov.f32	s15, s13
}
 800116c:	eeb0 0a67 	vmov.f32	s0, s15
 8001170:	3724      	adds	r7, #36	@ 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <Battery_VoltageToPercent>:

static float Battery_VoltageToPercent(float v)
{
 800117c:	b480      	push	{r7}
 800117e:	b08d      	sub	sp, #52	@ 0x34
 8001180:	af00      	add	r7, sp, #0
 8001182:	ed87 0a01 	vstr	s0, [r7, #4]
    float result = 0.0f;
 8001186:	f04f 0300 	mov.w	r3, #0
 800118a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (v <= batt_volt_lut[0])
 800118c:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001398 <Battery_VoltageToPercent+0x21c>
 8001190:	edd7 7a01 	vldr	s15, [r7, #4]
 8001194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119c:	d824      	bhi.n	80011e8 <Battery_VoltageToPercent+0x6c>
    {
        const float dv = batt_volt_lut[1] - batt_volt_lut[0];
 800119e:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 80011a2:	eddf 7a7d 	vldr	s15, [pc, #500]	@ 8001398 <Battery_VoltageToPercent+0x21c>
 80011a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011aa:	edc7 7a04 	vstr	s15, [r7, #16]
        const float dp = batt_pct_lut[1]  - batt_pct_lut[0];
 80011ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80011b2:	eddf 7a7a 	vldr	s15, [pc, #488]	@ 800139c <Battery_VoltageToPercent+0x220>
 80011b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ba:	edc7 7a03 	vstr	s15, [r7, #12]
        result = batt_pct_lut[0] + ((dp * (v - batt_volt_lut[0])) / dv);
 80011be:	ed9f 6a77 	vldr	s12, [pc, #476]	@ 800139c <Battery_VoltageToPercent+0x220>
 80011c2:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8001398 <Battery_VoltageToPercent+0x21c>
 80011c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ca:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80011ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80011d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80011da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011de:	ee76 7a27 	vadd.f32	s15, s12, s15
 80011e2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80011e6:	e0b8      	b.n	800135a <Battery_VoltageToPercent+0x1de>
    }
    else if (v >= batt_volt_lut[BATT_LUT_SIZE - 1U])
 80011e8:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80013a0 <Battery_VoltageToPercent+0x224>
 80011ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	db40      	blt.n	800127c <Battery_VoltageToPercent+0x100>
    {
        const uint8_t i = (uint8_t)BATT_LUT_SIZE - 2U;
 80011fa:	2307      	movs	r3, #7
 80011fc:	77fb      	strb	r3, [r7, #31]
        const float dv = batt_volt_lut[i + 1U] - batt_volt_lut[i];
 80011fe:	7ffb      	ldrb	r3, [r7, #31]
 8001200:	3301      	adds	r3, #1
 8001202:	4a68      	ldr	r2, [pc, #416]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	ed93 7a00 	vldr	s14, [r3]
 800120c:	7ffb      	ldrb	r3, [r7, #31]
 800120e:	4a65      	ldr	r2, [pc, #404]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	edc7 7a06 	vstr	s15, [r7, #24]
        const float dp = batt_pct_lut[i + 1U]  - batt_pct_lut[i];
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	3301      	adds	r3, #1
 8001224:	4a60      	ldr	r2, [pc, #384]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	ed93 7a00 	vldr	s14, [r3]
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	4a5d      	ldr	r2, [pc, #372]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	edd3 7a00 	vldr	s15, [r3]
 800123a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123e:	edc7 7a05 	vstr	s15, [r7, #20]
        result = batt_pct_lut[i] + ((dp * (v - batt_volt_lut[i])) / dv);
 8001242:	7ffb      	ldrb	r3, [r7, #31]
 8001244:	4a58      	ldr	r2, [pc, #352]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	ed93 7a00 	vldr	s14, [r3]
 800124e:	7ffb      	ldrb	r3, [r7, #31]
 8001250:	4a54      	ldr	r2, [pc, #336]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	4413      	add	r3, r2
 8001256:	edd3 7a00 	vldr	s15, [r3]
 800125a:	edd7 6a01 	vldr	s13, [r7, #4]
 800125e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001262:	edd7 7a05 	vldr	s15, [r7, #20]
 8001266:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800126a:	edd7 6a06 	vldr	s13, [r7, #24]
 800126e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001276:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 800127a:	e06e      	b.n	800135a <Battery_VoltageToPercent+0x1de>
    }
    else
    {
        for (uint8_t i = 0U; i < (BATT_LUT_SIZE - 1U); i++)
 800127c:	2300      	movs	r3, #0
 800127e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001282:	e066      	b.n	8001352 <Battery_VoltageToPercent+0x1d6>
        {
            if ((v >= batt_volt_lut[i]) && (v <= batt_volt_lut[i + 1U]))
 8001284:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001288:	4a46      	ldr	r2, [pc, #280]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	4413      	add	r3, r2
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ed97 7a01 	vldr	s14, [r7, #4]
 8001296:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	db53      	blt.n	8001348 <Battery_VoltageToPercent+0x1cc>
 80012a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012a4:	3301      	adds	r3, #1
 80012a6:	4a3f      	ldr	r2, [pc, #252]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	edd3 7a00 	vldr	s15, [r3]
 80012b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80012b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d844      	bhi.n	8001348 <Battery_VoltageToPercent+0x1cc>
            {
                const float dv = batt_volt_lut[i + 1U] - batt_volt_lut[i];
 80012be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012c2:	3301      	adds	r3, #1
 80012c4:	4a37      	ldr	r2, [pc, #220]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	ed93 7a00 	vldr	s14, [r3]
 80012ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012d2:	4a34      	ldr	r2, [pc, #208]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                const float dp = batt_pct_lut[i + 1U]  - batt_pct_lut[i];
 80012e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012e8:	3301      	adds	r3, #1
 80012ea:	4a2f      	ldr	r2, [pc, #188]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012f8:	4a2b      	ldr	r2, [pc, #172]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001306:	edc7 7a08 	vstr	s15, [r7, #32]
                result = batt_pct_lut[i] + ((dp * (v - batt_volt_lut[i])) / dv);
 800130a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800130e:	4a26      	ldr	r2, [pc, #152]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800131c:	4a21      	ldr	r2, [pc, #132]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	edd7 6a01 	vldr	s13, [r7, #4]
 800132a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800132e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001332:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001336:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800133a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800133e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001342:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
                break; /* Rule 15.1: Break ammesso per uscire dai cicli di ricerca */
 8001346:	e008      	b.n	800135a <Battery_VoltageToPercent+0x1de>
        for (uint8_t i = 0U; i < (BATT_LUT_SIZE - 1U); i++)
 8001348:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800134c:	3301      	adds	r3, #1
 800134e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001352:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001356:	2b07      	cmp	r3, #7
 8001358:	d994      	bls.n	8001284 <Battery_VoltageToPercent+0x108>
            }
        }
    }

    /* Clamp del risultato per sicurezza */
    if (result > 100.0f) { result = 100.0f; }
 800135a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800135e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80013ac <Battery_VoltageToPercent+0x230>
 8001362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	dd01      	ble.n	8001370 <Battery_VoltageToPercent+0x1f4>
 800136c:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <Battery_VoltageToPercent+0x234>)
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (result < 0.0f)   { result = 0.0f; }
 8001370:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001374:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	d502      	bpl.n	8001384 <Battery_VoltageToPercent+0x208>
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c

    return result;
 8001384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001386:	ee07 3a90 	vmov	s15, r3
}
 800138a:	eeb0 0a67 	vmov.f32	s0, s15
 800138e:	3734      	adds	r7, #52	@ 0x34
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	411e6666 	.word	0x411e6666
 800139c:	00000000 	.word	0x00000000
 80013a0:	4149999a 	.word	0x4149999a
 80013a4:	08016120 	.word	0x08016120
 80013a8:	080160fc 	.word	0x080160fc
 80013ac:	42c80000 	.word	0x42c80000
 80013b0:	42c80000 	.word	0x42c80000

080013b4 <BoardHealth_ReadTemperature>:



BoardHealthStatus_t BoardHealth_ReadTemperature(float * const temp_degC)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
    BoardHealthStatus_t status = BOARD_HEALTH_OK;
 80013bc:	2300      	movs	r3, #0
 80013be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (temp_degC == (void *)0)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d103      	bne.n	80013d0 <BoardHealth_ReadTemperature+0x1c>
    {
        status = BOARD_HEALTH_ADC_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013ce:	e075      	b.n	80014bc <BoardHealth_ReadTemperature+0x108>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
}
 80013d2:	bf00      	nop
    }
    else
    {
        /* Lettura atomica dei valori DMA (Prevenzione race conditions) */
        __disable_irq();
        const uint32_t raw_vref = (uint32_t)adc_raw[ADC_RAW_VREF];
 80013d4:	4b3c      	ldr	r3, [pc, #240]	@ (80014c8 <BoardHealth_ReadTemperature+0x114>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	623b      	str	r3, [r7, #32]
        const uint32_t raw_temp = (uint32_t)adc_raw[ADC_RAW_TEMP];
 80013da:	4b3b      	ldr	r3, [pc, #236]	@ (80014c8 <BoardHealth_ReadTemperature+0x114>)
 80013dc:	885b      	ldrh	r3, [r3, #2]
 80013de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 80013e0:	b662      	cpsie	i
}
 80013e2:	bf00      	nop
        __enable_irq();

        if (raw_vref == 0U)
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d103      	bne.n	80013f2 <BoardHealth_ReadTemperature+0x3e>
        {
            status = BOARD_HEALTH_ADC_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013f0:	e064      	b.n	80014bc <BoardHealth_ReadTemperature+0x108>
        }
        else
        {
            const float vdda = 3.0f * ((float)vrefint_cal / (float)raw_vref);
 80013f2:	4b36      	ldr	r3, [pc, #216]	@ (80014cc <BoardHealth_ReadTemperature+0x118>)
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001410:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001414:	edc7 7a06 	vstr	s15, [r7, #24]
            const float adc_temp_at_3v = (float)raw_temp * (vdda / 3.0f);
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001422:	edd7 6a06 	vldr	s13, [r7, #24]
 8001426:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
 800142a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800142e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001432:	edc7 7a05 	vstr	s15, [r7, #20]

            /* Calcolo temperatura da datasheet STM32G4 */
            const float temp_raw = (80.0f * (adc_temp_at_3v - (float)tcal1) / (float)(tcal2 - tcal1)) + 30.0f;
 8001436:	4b26      	ldr	r3, [pc, #152]	@ (80014d0 <BoardHealth_ReadTemperature+0x11c>)
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	ee07 3a90 	vmov	s15, r3
 800143e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001442:	ed97 7a05 	vldr	s14, [r7, #20]
 8001446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800144a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80014d4 <BoardHealth_ReadTemperature+0x120>
 800144e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <BoardHealth_ReadTemperature+0x124>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <BoardHealth_ReadTemperature+0x11c>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001466:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800146e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001472:	edc7 7a04 	vstr	s15, [r7, #16]

            const float temp_filt = MovingAverage_Update(temp_ma_buf, (uint8_t)TEMP_MA_WINDOW, &temp_ma_idx, &temp_ma_cnt, temp_raw);
 8001476:	ed97 0a04 	vldr	s0, [r7, #16]
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <BoardHealth_ReadTemperature+0x128>)
 800147c:	4a18      	ldr	r2, [pc, #96]	@ (80014e0 <BoardHealth_ReadTemperature+0x12c>)
 800147e:	210a      	movs	r1, #10
 8001480:	4818      	ldr	r0, [pc, #96]	@ (80014e4 <BoardHealth_ReadTemperature+0x130>)
 8001482:	f7ff fe25 	bl	80010d0 <MovingAverage_Update>
 8001486:	ed87 0a03 	vstr	s0, [r7, #12]

            if ((temp_filt < TEMP_MIN_DEGC) || (temp_filt > TEMP_MAX_DEGC))
 800148a:	edd7 7a03 	vldr	s15, [r7, #12]
 800148e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80014e8 <BoardHealth_ReadTemperature+0x134>
 8001492:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149a:	d408      	bmi.n	80014ae <BoardHealth_ReadTemperature+0xfa>
 800149c:	edd7 7a03 	vldr	s15, [r7, #12]
 80014a0:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80014ec <BoardHealth_ReadTemperature+0x138>
 80014a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ac:	dd03      	ble.n	80014b6 <BoardHealth_ReadTemperature+0x102>
            {
                status = BOARD_HEALTH_OUT_OF_RANGE;
 80014ae:	2302      	movs	r3, #2
 80014b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80014b4:	e002      	b.n	80014bc <BoardHealth_ReadTemperature+0x108>
            }
            else
            {
                *temp_degC = temp_filt;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	601a      	str	r2, [r3, #0]
            }
        }
    }
    return status;
 80014bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3728      	adds	r7, #40	@ 0x28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200002b0 	.word	0x200002b0
 80014cc:	200002b6 	.word	0x200002b6
 80014d0:	200002b8 	.word	0x200002b8
 80014d4:	42a00000 	.word	0x42a00000
 80014d8:	200002ba 	.word	0x200002ba
 80014dc:	200002ad 	.word	0x200002ad
 80014e0:	200002ac 	.word	0x200002ac
 80014e4:	2000025c 	.word	0x2000025c
 80014e8:	c2200000 	.word	0xc2200000
 80014ec:	42fa0000 	.word	0x42fa0000

080014f0 <BoardHealth_ReadBattery>:



BoardHealthStatus_t BoardHealth_ReadBattery(float * const battery_pct)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    BoardHealthStatus_t status = BOARD_HEALTH_OK;
 80014f8:	2300      	movs	r3, #0
 80014fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (battery_pct == (void *)0)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d103      	bne.n	800150c <BoardHealth_ReadBattery+0x1c>
    {
        status = BOARD_HEALTH_ADC_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800150a:	e063      	b.n	80015d4 <BoardHealth_ReadBattery+0xe4>
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
    }
    else
    {
        __disable_irq();
        const uint32_t raw_vref = (uint32_t)adc_raw[ADC_RAW_VREF];
 8001510:	4b33      	ldr	r3, [pc, #204]	@ (80015e0 <BoardHealth_ReadBattery+0xf0>)
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	623b      	str	r3, [r7, #32]
        const uint32_t raw_batt = (uint32_t)adc_raw[ADC_RAW_BATT];
 8001516:	4b32      	ldr	r3, [pc, #200]	@ (80015e0 <BoardHealth_ReadBattery+0xf0>)
 8001518:	889b      	ldrh	r3, [r3, #4]
 800151a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 800151c:	b662      	cpsie	i
}
 800151e:	bf00      	nop
        __enable_irq();

        if (raw_vref == 0U)
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d103      	bne.n	800152e <BoardHealth_ReadBattery+0x3e>
        {
            status = BOARD_HEALTH_ADC_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800152c:	e052      	b.n	80015d4 <BoardHealth_ReadBattery+0xe4>
        }
        else
        {
            const float vdda = 3.0f * ((float)vrefint_cal / (float)raw_vref);
 800152e:	4b2d      	ldr	r3, [pc, #180]	@ (80015e4 <BoardHealth_ReadBattery+0xf4>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800153a:	6a3b      	ldr	r3, [r7, #32]
 800153c:	ee07 3a90 	vmov	s15, r3
 8001540:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001544:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001548:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800154c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001550:	edc7 7a06 	vstr	s15, [r7, #24]
            const float v_batt_adc = ((float)raw_batt * vdda) / ADC_MAX_COUNTS;
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800155e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001566:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80015e8 <BoardHealth_ReadBattery+0xf8>
 800156a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800156e:	edc7 7a05 	vstr	s15, [r7, #20]
            const float v_batt = v_batt_adc * BATT_DIVIDER_GAIN;
 8001572:	edd7 7a05 	vldr	s15, [r7, #20]
 8001576:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80015ec <BoardHealth_ReadBattery+0xfc>
 800157a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157e:	edc7 7a04 	vstr	s15, [r7, #16]

            if ((v_batt < BATT_MIN_V) || (v_batt > BATT_MAX_V))
 8001582:	edd7 7a04 	vldr	s15, [r7, #16]
 8001586:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 800158a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800158e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001592:	d408      	bmi.n	80015a6 <BoardHealth_ReadBattery+0xb6>
 8001594:	edd7 7a04 	vldr	s15, [r7, #16]
 8001598:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800159c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	dd03      	ble.n	80015ae <BoardHealth_ReadBattery+0xbe>
            {
                status = BOARD_HEALTH_OUT_OF_RANGE;
 80015a6:	2302      	movs	r3, #2
 80015a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015ac:	e012      	b.n	80015d4 <BoardHealth_ReadBattery+0xe4>
            }
            else
            {
                const float v_filt = MovingAverage_Update(batt_ma_buf, (uint8_t)BATT_MA_WINDOW, &batt_ma_idx, &batt_ma_cnt, v_batt);
 80015ae:	ed97 0a04 	vldr	s0, [r7, #16]
 80015b2:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <BoardHealth_ReadBattery+0x100>)
 80015b4:	4a0f      	ldr	r2, [pc, #60]	@ (80015f4 <BoardHealth_ReadBattery+0x104>)
 80015b6:	210a      	movs	r1, #10
 80015b8:	480f      	ldr	r0, [pc, #60]	@ (80015f8 <BoardHealth_ReadBattery+0x108>)
 80015ba:	f7ff fd89 	bl	80010d0 <MovingAverage_Update>
 80015be:	ed87 0a03 	vstr	s0, [r7, #12]
                *battery_pct = Battery_VoltageToPercent(v_filt);
 80015c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80015c6:	f7ff fdd9 	bl	800117c <Battery_VoltageToPercent>
 80015ca:	eef0 7a40 	vmov.f32	s15, s0
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	edc3 7a00 	vstr	s15, [r3]
            }
        }
    }
    return status;
 80015d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3728      	adds	r7, #40	@ 0x28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	200002b0 	.word	0x200002b0
 80015e4:	200002b6 	.word	0x200002b6
 80015e8:	457ff000 	.word	0x457ff000
 80015ec:	408415ca 	.word	0x408415ca
 80015f0:	200002af 	.word	0x200002af
 80015f4:	200002ae 	.word	0x200002ae
 80015f8:	20000284 	.word	0x20000284

080015fc <BoardHealth_TaskInit>:
#include "cmsis_os2.h"



void BoardHealth_TaskInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    BoardHealthADC_Init();
 8001600:	f7ff fd56 	bl	80010b0 <BoardHealthADC_Init>
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}

08001608 <BoardHealth_TaskStep>:

void BoardHealth_TaskStep(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
  float batt_pct;

  BoardHealthStatus_t temp_st;
  BoardHealthStatus_t batt_st;

  temp_st = BoardHealth_ReadTemperature(&temp_degC);
 800160e:	1d3b      	adds	r3, r7, #4
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fecf 	bl	80013b4 <BoardHealth_ReadTemperature>
 8001616:	4603      	mov	r3, r0
 8001618:	73fb      	strb	r3, [r7, #15]
  batt_st = BoardHealth_ReadBattery(&batt_pct);
 800161a:	463b      	mov	r3, r7
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff67 	bl	80014f0 <BoardHealth_ReadBattery>
 8001622:	4603      	mov	r3, r0
 8001624:	73bb      	strb	r3, [r7, #14]


  uint32_t now = osKernelGetTickCount();
 8001626:	f00c f969 	bl	800d8fc <osKernelGetTickCount>
 800162a:	60b8      	str	r0, [r7, #8]
  snap.task_last_run_ms = now;
 800162c:	4a0d      	ldr	r2, [pc, #52]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	6093      	str	r3, [r2, #8]


  if (temp_st == BOARD_HEALTH_OK)
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d105      	bne.n	8001644 <BoardHealth_TaskStep+0x3c>
  {
      snap.temperature_degC = temp_degC;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 800163c:	6013      	str	r3, [r2, #0]
      snap.temp_last_valid_ms = now;
 800163e:	4a09      	ldr	r2, [pc, #36]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	60d3      	str	r3, [r2, #12]
  }

  if (batt_st == BOARD_HEALTH_OK)
 8001644:	7bbb      	ldrb	r3, [r7, #14]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d105      	bne.n	8001656 <BoardHealth_TaskStep+0x4e>
  {
      snap.battery_pct = batt_pct;
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	4a05      	ldr	r2, [pc, #20]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 800164e:	6053      	str	r3, [r2, #4]
      snap.batt_last_valid_ms = now;
 8001650:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	6113      	str	r3, [r2, #16]
  }


  BoardHealthSnapshot_Write(&snap);
 8001656:	4803      	ldr	r0, [pc, #12]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 8001658:	f003 fb1c 	bl	8004c94 <BoardHealthSnapshot_Write>
}
 800165c:	bf00      	nop
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200002bc 	.word	0x200002bc

08001668 <Actuation_Init>:
#define VOLTAGE_DEADZONE 0.6f



void Actuation_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
    Sabertooth_Init();
 800166c:	f000 f92c 	bl	80018c8 <Sabertooth_Init>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <Actuation_Step>:


/* === Step periodico === */
void Actuation_Step(ControlOutput_t cmd)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	eeb0 6a40 	vmov.f32	s12, s0
 800167e:	eef0 6a60 	vmov.f32	s13, s1
 8001682:	eeb0 7a41 	vmov.f32	s14, s2
 8001686:	eef0 7a61 	vmov.f32	s15, s3
 800168a:	ed87 6a00 	vstr	s12, [r7]
 800168e:	edc7 6a01 	vstr	s13, [r7, #4]
 8001692:	ed87 7a02 	vstr	s14, [r7, #8]
 8001696:	edc7 7a03 	vstr	s15, [r7, #12]

	static SupervisorSnapshot_t sup;
	static EncoderSnapshot_t enc;

    /* === Read snapshots === */
    SupervisorSnapshot_Read(&sup);
 800169a:	485e      	ldr	r0, [pc, #376]	@ (8001814 <Actuation_Step+0x1a0>)
 800169c:	f003 fc40 	bl	8004f20 <SupervisorSnapshot_Read>
    EncoderSnapshot_Read(&enc);
 80016a0:	485d      	ldr	r0, [pc, #372]	@ (8001818 <Actuation_Step+0x1a4>)
 80016a2:	f003 fb7b 	bl	8004d9c <EncoderSnapshot_Read>
        return;
    }
    */


    float u_sx_a = cmd.u_sx_a;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	61fb      	str	r3, [r7, #28]
    float u_dx_a = cmd.u_dx_a;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	61bb      	str	r3, [r7, #24]
    float u_sx_p = cmd.u_sx_p;
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	617b      	str	r3, [r7, #20]
    float u_dx_p = cmd.u_dx_p;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	613b      	str	r3, [r7, #16]
    //Quando un encoder  stuck e copia il comando di attuazione di un'altra ruota pu succedere che la ruota con encoder sano si fermi ma applicando
    //lo stesso comando ad un altra ruota (quella che segue) questa continui a muoversi.
    //Questo accade perch tutti i motori hanno deadzone diverse. Per questo motivo se il comando  minore di
    // max(deadzone_fl, deadzone_fr, deadzone_rl, deadzone_rr) allora il motore va fermato (per evitare che continui a ruotare).

    if( (fabs(u_sx_a) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[0])
 80016b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80016ba:	eef0 7ae7 	vabs.f32	s15, s15
 80016be:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800181c <Actuation_Step+0x1a8>
 80016c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	d506      	bpl.n	80016da <Actuation_Step+0x66>
 80016cc:	4b52      	ldr	r3, [pc, #328]	@ (8001818 <Actuation_Step+0x1a4>)
 80016ce:	7c1b      	ldrb	r3, [r3, #16]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <Actuation_Step+0x66>
    	u_sx_a = 0;
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]

    if( (fabs(u_dx_a) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[1])
 80016da:	edd7 7a06 	vldr	s15, [r7, #24]
 80016de:	eef0 7ae7 	vabs.f32	s15, s15
 80016e2:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800181c <Actuation_Step+0x1a8>
 80016e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ee:	d506      	bpl.n	80016fe <Actuation_Step+0x8a>
 80016f0:	4b49      	ldr	r3, [pc, #292]	@ (8001818 <Actuation_Step+0x1a4>)
 80016f2:	7c5b      	ldrb	r3, [r3, #17]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <Actuation_Step+0x8a>
    	u_dx_a = 0;
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]

    if( (fabs(u_sx_p) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[2])
 80016fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001702:	eef0 7ae7 	vabs.f32	s15, s15
 8001706:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800181c <Actuation_Step+0x1a8>
 800170a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800170e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001712:	d506      	bpl.n	8001722 <Actuation_Step+0xae>
 8001714:	4b40      	ldr	r3, [pc, #256]	@ (8001818 <Actuation_Step+0x1a4>)
 8001716:	7c9b      	ldrb	r3, [r3, #18]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <Actuation_Step+0xae>
    	u_sx_p = 0;
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	617b      	str	r3, [r7, #20]

    if( (fabs(u_dx_p) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[3])
 8001722:	edd7 7a04 	vldr	s15, [r7, #16]
 8001726:	eef0 7ae7 	vabs.f32	s15, s15
 800172a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800181c <Actuation_Step+0x1a8>
 800172e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d506      	bpl.n	8001746 <Actuation_Step+0xd2>
 8001738:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <Actuation_Step+0x1a4>)
 800173a:	7cdb      	ldrb	r3, [r3, #19]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <Actuation_Step+0xd2>
    	u_dx_p = 0;
 8001740:	f04f 0300 	mov.w	r3, #0
 8001744:	613b      	str	r3, [r7, #16]


    if (u_sx_a >  ACTUATION_MAX_VOLTAGE) u_sx_a =  ACTUATION_MAX_VOLTAGE;
 8001746:	edd7 7a07 	vldr	s15, [r7, #28]
 800174a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800174e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	dd01      	ble.n	800175c <Actuation_Step+0xe8>
 8001758:	4b31      	ldr	r3, [pc, #196]	@ (8001820 <Actuation_Step+0x1ac>)
 800175a:	61fb      	str	r3, [r7, #28]
    if (u_sx_a < -ACTUATION_MAX_VOLTAGE) u_sx_a = -ACTUATION_MAX_VOLTAGE;
 800175c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001760:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001764:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176c:	d501      	bpl.n	8001772 <Actuation_Step+0xfe>
 800176e:	4b2d      	ldr	r3, [pc, #180]	@ (8001824 <Actuation_Step+0x1b0>)
 8001770:	61fb      	str	r3, [r7, #28]
    if (u_dx_a >  ACTUATION_MAX_VOLTAGE) u_dx_a =  ACTUATION_MAX_VOLTAGE;
 8001772:	edd7 7a06 	vldr	s15, [r7, #24]
 8001776:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800177a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	dd01      	ble.n	8001788 <Actuation_Step+0x114>
 8001784:	4b26      	ldr	r3, [pc, #152]	@ (8001820 <Actuation_Step+0x1ac>)
 8001786:	61bb      	str	r3, [r7, #24]
    if (u_dx_a < -ACTUATION_MAX_VOLTAGE) u_dx_a = -ACTUATION_MAX_VOLTAGE;
 8001788:	edd7 7a06 	vldr	s15, [r7, #24]
 800178c:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	d501      	bpl.n	800179e <Actuation_Step+0x12a>
 800179a:	4b22      	ldr	r3, [pc, #136]	@ (8001824 <Actuation_Step+0x1b0>)
 800179c:	61bb      	str	r3, [r7, #24]
    if (u_sx_p >  ACTUATION_MAX_VOLTAGE) u_sx_p =  ACTUATION_MAX_VOLTAGE;
 800179e:	edd7 7a05 	vldr	s15, [r7, #20]
 80017a2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80017a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	dd01      	ble.n	80017b4 <Actuation_Step+0x140>
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <Actuation_Step+0x1ac>)
 80017b2:	617b      	str	r3, [r7, #20]
    if (u_sx_p < -ACTUATION_MAX_VOLTAGE) u_sx_p = -ACTUATION_MAX_VOLTAGE;
 80017b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80017b8:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80017bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	d501      	bpl.n	80017ca <Actuation_Step+0x156>
 80017c6:	4b17      	ldr	r3, [pc, #92]	@ (8001824 <Actuation_Step+0x1b0>)
 80017c8:	617b      	str	r3, [r7, #20]
    if (u_dx_p >  ACTUATION_MAX_VOLTAGE) u_dx_p =  ACTUATION_MAX_VOLTAGE;
 80017ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80017ce:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80017d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017da:	dd01      	ble.n	80017e0 <Actuation_Step+0x16c>
 80017dc:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <Actuation_Step+0x1ac>)
 80017de:	613b      	str	r3, [r7, #16]
    if (u_dx_p < -ACTUATION_MAX_VOLTAGE) u_dx_p = -ACTUATION_MAX_VOLTAGE;
 80017e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80017e4:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80017e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	d501      	bpl.n	80017f6 <Actuation_Step+0x182>
 80017f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001824 <Actuation_Step+0x1b0>)
 80017f4:	613b      	str	r3, [r7, #16]



    /* === Attuazione HW === */
    Sabertooth_ApplyOutputs(u_sx_a, u_dx_a, u_sx_p, u_dx_p);
 80017f6:	edd7 1a04 	vldr	s3, [r7, #16]
 80017fa:	ed97 1a05 	vldr	s2, [r7, #20]
 80017fe:	edd7 0a06 	vldr	s1, [r7, #24]
 8001802:	ed97 0a07 	vldr	s0, [r7, #28]
 8001806:	f000 f887 	bl	8001918 <Sabertooth_ApplyOutputs>


}
 800180a:	bf00      	nop
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200002d0 	.word	0x200002d0
 8001818:	200002e8 	.word	0x200002e8
 800181c:	3f19999a 	.word	0x3f19999a
 8001820:	41400000 	.word	0x41400000
 8001824:	c1400000 	.word	0xc1400000

08001828 <Saber_Checksum>:
static volatile uint8_t tx_busy = 0;


/* === Checksum Sabertooth === */
static inline uint8_t Saber_Checksum(uint8_t a, uint8_t b, uint8_t c)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
 8001832:	460b      	mov	r3, r1
 8001834:	71bb      	strb	r3, [r7, #6]
 8001836:	4613      	mov	r3, r2
 8001838:	717b      	strb	r3, [r7, #5]
    return (a + b + c) & 0x7F;
 800183a:	79fa      	ldrb	r2, [r7, #7]
 800183c:	79bb      	ldrb	r3, [r7, #6]
 800183e:	4413      	add	r3, r2
 8001840:	b2da      	uxtb	r2, r3
 8001842:	797b      	ldrb	r3, [r7, #5]
 8001844:	4413      	add	r3, r2
 8001846:	b2db      	uxtb	r3, r3
 8001848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800184c:	b2db      	uxtb	r3, r3
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <Prepare_Saber_Packet>:
/* === Prepara pacchetto singolo === */
static void Prepare_Saber_Packet(uint8_t *dest,
                                 uint8_t addr,
                                 uint8_t cmd,
                                 float value)
{
 800185a:	b590      	push	{r4, r7, lr}
 800185c:	b087      	sub	sp, #28
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	460b      	mov	r3, r1
 8001864:	ed87 0a01 	vstr	s0, [r7, #4]
 8001868:	72fb      	strb	r3, [r7, #11]
 800186a:	4613      	mov	r3, r2
 800186c:	72bb      	strb	r3, [r7, #10]
    int speed = (int)lroundf(value);
 800186e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001872:	f014 f899 	bl	80159a8 <lroundf>
 8001876:	6178      	str	r0, [r7, #20]

    if (speed > SABER_MAX_SPEED) speed = SABER_MAX_SPEED;
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b7f      	cmp	r3, #127	@ 0x7f
 800187c:	dd01      	ble.n	8001882 <Prepare_Saber_Packet+0x28>
 800187e:	237f      	movs	r3, #127	@ 0x7f
 8001880:	617b      	str	r3, [r7, #20]
    if (speed < 0)               speed = 0;
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	2b00      	cmp	r3, #0
 8001886:	da01      	bge.n	800188c <Prepare_Saber_Packet+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

    dest[0] = addr;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	7afa      	ldrb	r2, [r7, #11]
 8001890:	701a      	strb	r2, [r3, #0]
    dest[1] = cmd;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3301      	adds	r3, #1
 8001896:	7aba      	ldrb	r2, [r7, #10]
 8001898:	701a      	strb	r2, [r3, #0]
    dest[2] = (uint8_t)speed;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	3302      	adds	r3, #2
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	701a      	strb	r2, [r3, #0]
    dest[3] = Saber_Checksum(dest[0], dest[1], dest[2]);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	7818      	ldrb	r0, [r3, #0]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	3301      	adds	r3, #1
 80018ac:	7819      	ldrb	r1, [r3, #0]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	3302      	adds	r3, #2
 80018b2:	781a      	ldrb	r2, [r3, #0]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	1cdc      	adds	r4, r3, #3
 80018b8:	f7ff ffb6 	bl	8001828 <Saber_Checksum>
 80018bc:	4603      	mov	r3, r0
 80018be:	7023      	strb	r3, [r4, #0]
}
 80018c0:	bf00      	nop
 80018c2:	371c      	adds	r7, #28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}

080018c8 <Sabertooth_Init>:

void Sabertooth_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	uint8_t saber_timeout_pkt[4];

    Prepare_Saber_Packet(saber_timeout_pkt, SABER_BACK_ADDR, 14, 3);
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80018d4:	220e      	movs	r2, #14
 80018d6:	2186      	movs	r1, #134	@ 0x86
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ffbe 	bl	800185a <Prepare_Saber_Packet>
    HAL_UART_Transmit(&huart5, saber_timeout_pkt, 4, HAL_MAX_DELAY);
 80018de:	1d39      	adds	r1, r7, #4
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295
 80018e4:	2204      	movs	r2, #4
 80018e6:	480b      	ldr	r0, [pc, #44]	@ (8001914 <Sabertooth_Init+0x4c>)
 80018e8:	f007 fb9a 	bl	8009020 <HAL_UART_Transmit>

    Prepare_Saber_Packet(saber_timeout_pkt, SABER_FRONT_ADDR, 14, 3);
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80018f2:	220e      	movs	r2, #14
 80018f4:	2187      	movs	r1, #135	@ 0x87
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff ffaf 	bl	800185a <Prepare_Saber_Packet>
    HAL_UART_Transmit(&huart5, saber_timeout_pkt, 4, HAL_MAX_DELAY);
 80018fc:	1d39      	adds	r1, r7, #4
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	2204      	movs	r2, #4
 8001904:	4803      	ldr	r0, [pc, #12]	@ (8001914 <Sabertooth_Init+0x4c>)
 8001906:	f007 fb8b 	bl	8009020 <HAL_UART_Transmit>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20004578 	.word	0x20004578

08001918 <Sabertooth_ApplyOutputs>:


void Sabertooth_ApplyOutputs(float usx_a, float udx_a, float usx_p, float udx_p)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
 800191e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001922:	edc7 0a02 	vstr	s1, [r7, #8]
 8001926:	ed87 1a01 	vstr	s2, [r7, #4]
 800192a:	edc7 1a00 	vstr	s3, [r7]
    if (tx_busy)
 800192e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a68 <Sabertooth_ApplyOutputs+0x150>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b00      	cmp	r3, #0
 8001936:	f040 8093 	bne.w	8001a60 <Sabertooth_ApplyOutputs+0x148>
        return;

    float s_sx_p = (fabsf(usx_p) / 12) * 127.0f;
 800193a:	edd7 7a01 	vldr	s15, [r7, #4]
 800193e:	eeb0 7ae7 	vabs.f32	s14, s15
 8001942:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001946:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800194a:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001a6c <Sabertooth_ApplyOutputs+0x154>
 800194e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001952:	edc7 7a07 	vstr	s15, [r7, #28]
    float s_dx_p = (fabsf(udx_p) / 12) * 127.0f;
 8001956:	edd7 7a00 	vldr	s15, [r7]
 800195a:	eeb0 7ae7 	vabs.f32	s14, s15
 800195e:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001966:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001a6c <Sabertooth_ApplyOutputs+0x154>
 800196a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800196e:	edc7 7a06 	vstr	s15, [r7, #24]
    float s_sx_a = (fabsf(usx_a) / 12) * 127.0f;
 8001972:	edd7 7a03 	vldr	s15, [r7, #12]
 8001976:	eeb0 7ae7 	vabs.f32	s14, s15
 800197a:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800197e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001982:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001a6c <Sabertooth_ApplyOutputs+0x154>
 8001986:	ee67 7a87 	vmul.f32	s15, s15, s14
 800198a:	edc7 7a05 	vstr	s15, [r7, #20]
    float s_dx_a = (fabsf(udx_a) / 12) * 127.0f;
 800198e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001992:	eeb0 7ae7 	vabs.f32	s14, s15
 8001996:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800199a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001a6c <Sabertooth_ApplyOutputs+0x154>
 80019a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019a6:	edc7 7a04 	vstr	s15, [r7, #16]

    Prepare_Saber_Packet(&saber_tx[0],  SABER_BACK_ADDR,  (usx_p >= 0.0f ? 0 : 1), s_sx_p);
 80019aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80019ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b6:	bfac      	ite	ge
 80019b8:	2301      	movge	r3, #1
 80019ba:	2300      	movlt	r3, #0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	f083 0301 	eor.w	r3, r3, #1
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	ed97 0a07 	vldr	s0, [r7, #28]
 80019ca:	461a      	mov	r2, r3
 80019cc:	2186      	movs	r1, #134	@ 0x86
 80019ce:	4828      	ldr	r0, [pc, #160]	@ (8001a70 <Sabertooth_ApplyOutputs+0x158>)
 80019d0:	f7ff ff43 	bl	800185a <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[4],  SABER_BACK_ADDR,  (udx_p >= 0.0f ? 4 : 5), s_dx_p);
 80019d4:	edd7 7a00 	vldr	s15, [r7]
 80019d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e0:	db01      	blt.n	80019e6 <Sabertooth_ApplyOutputs+0xce>
 80019e2:	2304      	movs	r3, #4
 80019e4:	e000      	b.n	80019e8 <Sabertooth_ApplyOutputs+0xd0>
 80019e6:	2305      	movs	r3, #5
 80019e8:	ed97 0a06 	vldr	s0, [r7, #24]
 80019ec:	461a      	mov	r2, r3
 80019ee:	2186      	movs	r1, #134	@ 0x86
 80019f0:	4820      	ldr	r0, [pc, #128]	@ (8001a74 <Sabertooth_ApplyOutputs+0x15c>)
 80019f2:	f7ff ff32 	bl	800185a <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[8],  SABER_FRONT_ADDR, (usx_a >= 0.0f ? 0 : 1), s_sx_a);
 80019f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80019fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a02:	bfac      	ite	ge
 8001a04:	2301      	movge	r3, #1
 8001a06:	2300      	movlt	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f083 0301 	eor.w	r3, r3, #1
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	ed97 0a05 	vldr	s0, [r7, #20]
 8001a16:	461a      	mov	r2, r3
 8001a18:	2187      	movs	r1, #135	@ 0x87
 8001a1a:	4817      	ldr	r0, [pc, #92]	@ (8001a78 <Sabertooth_ApplyOutputs+0x160>)
 8001a1c:	f7ff ff1d 	bl	800185a <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[12], SABER_FRONT_ADDR, (udx_a >= 0.0f ? 4 : 5), s_dx_a);
 8001a20:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a2c:	db01      	blt.n	8001a32 <Sabertooth_ApplyOutputs+0x11a>
 8001a2e:	2304      	movs	r3, #4
 8001a30:	e000      	b.n	8001a34 <Sabertooth_ApplyOutputs+0x11c>
 8001a32:	2305      	movs	r3, #5
 8001a34:	ed97 0a04 	vldr	s0, [r7, #16]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	2187      	movs	r1, #135	@ 0x87
 8001a3c:	480f      	ldr	r0, [pc, #60]	@ (8001a7c <Sabertooth_ApplyOutputs+0x164>)
 8001a3e:	f7ff ff0c 	bl	800185a <Prepare_Saber_Packet>

    tx_busy = 1;
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <Sabertooth_ApplyOutputs+0x150>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Transmit_IT(&huart5, saber_tx, sizeof(saber_tx)) != HAL_OK)
 8001a48:	2210      	movs	r2, #16
 8001a4a:	4909      	ldr	r1, [pc, #36]	@ (8001a70 <Sabertooth_ApplyOutputs+0x158>)
 8001a4c:	480c      	ldr	r0, [pc, #48]	@ (8001a80 <Sabertooth_ApplyOutputs+0x168>)
 8001a4e:	f007 fb75 	bl	800913c <HAL_UART_Transmit_IT>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d004      	beq.n	8001a62 <Sabertooth_ApplyOutputs+0x14a>
        tx_busy = 0;
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <Sabertooth_ApplyOutputs+0x150>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
 8001a5e:	e000      	b.n	8001a62 <Sabertooth_ApplyOutputs+0x14a>
        return;
 8001a60:	bf00      	nop
}
 8001a62:	3720      	adds	r7, #32
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000320 	.word	0x20000320
 8001a6c:	42fe0000 	.word	0x42fe0000
 8001a70:	20000310 	.word	0x20000310
 8001a74:	20000314 	.word	0x20000314
 8001a78:	20000318 	.word	0x20000318
 8001a7c:	2000031c 	.word	0x2000031c
 8001a80:	20004578 	.word	0x20004578

08001a84 <SabertoothCallback>:


void SabertoothCallback()
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
    tx_busy = 0;
 8001a88:	4b03      	ldr	r3, [pc, #12]	@ (8001a98 <SabertoothCallback+0x14>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	20000320 	.word	0x20000320

08001a9c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08c      	sub	sp, #48	@ 0x30
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001aa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	2220      	movs	r2, #32
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f010 fb37 	bl	8012128 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001aba:	4b40      	ldr	r3, [pc, #256]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001abc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001ac0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001ac4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ac8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aca:	4b3c      	ldr	r3, [pc, #240]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001ad6:	4b39      	ldr	r3, [pc, #228]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001adc:	4b37      	ldr	r3, [pc, #220]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001ae2:	4b36      	ldr	r3, [pc, #216]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001ae4:	2208      	movs	r2, #8
 8001ae6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ae8:	4b34      	ldr	r3, [pc, #208]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001aee:	4b33      	ldr	r3, [pc, #204]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001af4:	4b31      	ldr	r3, [pc, #196]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001af6:	2203      	movs	r2, #3
 8001af8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001afa:	4b30      	ldr	r3, [pc, #192]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b02:	4b2e      	ldr	r3, [pc, #184]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b08:	4b2c      	ldr	r3, [pc, #176]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b16:	4b29      	ldr	r3, [pc, #164]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001b1c:	4b27      	ldr	r3, [pc, #156]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b24:	4825      	ldr	r0, [pc, #148]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b26:	f003 fd29 	bl	800557c <HAL_ADC_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001b30:	f000 fbd6 	bl	80022e0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	481f      	ldr	r0, [pc, #124]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b40:	f004 fd5a 	bl	80065f8 <HAL_ADCEx_MultiModeConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001b4a:	f000 fbc9 	bl	80022e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <MX_ADC1_Init+0x124>)
 8001b50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b52:	2306      	movs	r3, #6
 8001b54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001b56:	2307      	movs	r3, #7
 8001b58:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b5a:	237f      	movs	r3, #127	@ 0x7f
 8001b5c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b5e:	2304      	movs	r3, #4
 8001b60:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4814      	ldr	r0, [pc, #80]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b6c:	f003 ffb4 	bl	8005ad8 <HAL_ADC_ConfigChannel>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001b76:	f000 fbb3 	bl	80022e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8001b7a:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <MX_ADC1_Init+0x128>)
 8001b7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001b7e:	230c      	movs	r3, #12
 8001b80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	480d      	ldr	r0, [pc, #52]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001b88:	f003 ffa6 	bl	8005ad8 <HAL_ADC_ConfigChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001b92:	f000 fba5 	bl	80022e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b96:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <MX_ADC1_Init+0x12c>)
 8001b98:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001b9a:	2312      	movs	r3, #18
 8001b9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4806      	ldr	r0, [pc, #24]	@ (8001bbc <MX_ADC1_Init+0x120>)
 8001ba4:	f003 ff98 	bl	8005ad8 <HAL_ADC_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001bae:	f000 fb97 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bb2:	bf00      	nop
 8001bb4:	3730      	adds	r7, #48	@ 0x30
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000324 	.word	0x20000324
 8001bc0:	cb840000 	.word	0xcb840000
 8001bc4:	c3210000 	.word	0xc3210000
 8001bc8:	04300002 	.word	0x04300002

08001bcc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b09e      	sub	sp, #120	@ 0x78
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	2254      	movs	r2, #84	@ 0x54
 8001bea:	2100      	movs	r1, #0
 8001bec:	4618      	mov	r0, r3
 8001bee:	f010 fa9b 	bl	8012128 <memset>
  if(adcHandle->Instance==ADC1)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bfa:	d15f      	bne.n	8001cbc <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001bfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c00:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001c02:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c06:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f006 f9d5 	bl	8007fbc <HAL_RCCEx_PeriphCLKConfig>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001c18:	f000 fb62 	bl	80022e0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c1c:	4b29      	ldr	r3, [pc, #164]	@ (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c20:	4a28      	ldr	r2, [pc, #160]	@ (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c28:	4b26      	ldr	r3, [pc, #152]	@ (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	4b23      	ldr	r3, [pc, #140]	@ (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c38:	4a22      	ldr	r2, [pc, #136]	@ (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c40:	4b20      	ldr	r3, [pc, #128]	@ (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c50:	2303      	movs	r3, #3
 8001c52:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c62:	f005 f9e3 	bl	800702c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c66:	4b18      	ldr	r3, [pc, #96]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c68:	4a18      	ldr	r2, [pc, #96]	@ (8001ccc <HAL_ADC_MspInit+0x100>)
 8001c6a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001c6c:	4b16      	ldr	r3, [pc, #88]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c6e:	2205      	movs	r2, #5
 8001c70:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c72:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c78:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c7e:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c80:	2280      	movs	r2, #128	@ 0x80
 8001c82:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c84:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c8a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c92:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c96:	2220      	movs	r2, #32
 8001c98:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ca0:	4809      	ldr	r0, [pc, #36]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001ca2:	f004 fe91 	bl	80069c8 <HAL_DMA_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001cac:	f000 fb18 	bl	80022e0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a05      	ldr	r2, [pc, #20]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001cb4:	655a      	str	r2, [r3, #84]	@ 0x54
 8001cb6:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	3778      	adds	r7, #120	@ 0x78
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	20000390 	.word	0x20000390
 8001ccc:	40020008 	.word	0x40020008

08001cd0 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cde:	f383 8811 	msr	BASEPRI, r3
 8001ce2:	f3bf 8f6f 	isb	sy
 8001ce6:	f3bf 8f4f 	dsb	sy
 8001cea:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001cec:	bf00      	nop
   called if a stack overflow is detected. */

    taskDISABLE_INTERRUPTS();

    // breakpoint qui
    for (;;);
 8001cee:	bf00      	nop
 8001cf0:	e7fd      	b.n	8001cee <vApplicationStackOverflowHook+0x1e>
	...

08001cf4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of mutex_Encoders */
  mutex_EncodersHandle = osMutexNew(&mutex_Encoders_attributes);
 8001cf8:	4836      	ldr	r0, [pc, #216]	@ (8001dd4 <MX_FREERTOS_Init+0xe0>)
 8001cfa:	f00b feee 	bl	800dada <osMutexNew>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	4a35      	ldr	r2, [pc, #212]	@ (8001dd8 <MX_FREERTOS_Init+0xe4>)
 8001d02:	6013      	str	r3, [r2, #0]

  /* creation of mutex_BoardHealth */
  mutex_BoardHealthHandle = osMutexNew(&mutex_BoardHealth_attributes);
 8001d04:	4835      	ldr	r0, [pc, #212]	@ (8001ddc <MX_FREERTOS_Init+0xe8>)
 8001d06:	f00b fee8 	bl	800dada <osMutexNew>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	4a34      	ldr	r2, [pc, #208]	@ (8001de0 <MX_FREERTOS_Init+0xec>)
 8001d0e:	6013      	str	r3, [r2, #0]

  /* creation of mutex_UartRx */
  mutex_UartRxHandle = osMutexNew(&mutex_UartRx_attributes);
 8001d10:	4834      	ldr	r0, [pc, #208]	@ (8001de4 <MX_FREERTOS_Init+0xf0>)
 8001d12:	f00b fee2 	bl	800dada <osMutexNew>
 8001d16:	4603      	mov	r3, r0
 8001d18:	4a33      	ldr	r2, [pc, #204]	@ (8001de8 <MX_FREERTOS_Init+0xf4>)
 8001d1a:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Supervisor */
  mutex_SupervisorHandle = osMutexNew(&mutex_Supervisor_attributes);
 8001d1c:	4833      	ldr	r0, [pc, #204]	@ (8001dec <MX_FREERTOS_Init+0xf8>)
 8001d1e:	f00b fedc 	bl	800dada <osMutexNew>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4a32      	ldr	r2, [pc, #200]	@ (8001df0 <MX_FREERTOS_Init+0xfc>)
 8001d26:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  EncoderSnapshot_MutexInit(mutex_EncodersHandle);
 8001d28:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd8 <MX_FREERTOS_Init+0xe4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f002 fff9 	bl	8004d24 <EncoderSnapshot_MutexInit>
  BoardHealthSnapshot_MutexInit(mutex_BoardHealthHandle);
 8001d32:	4b2b      	ldr	r3, [pc, #172]	@ (8001de0 <MX_FREERTOS_Init+0xec>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f002 ff98 	bl	8004c6c <BoardHealthSnapshot_MutexInit>
  RxSnapshot_MutexInit(mutex_UartRxHandle);
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001de8 <MX_FREERTOS_Init+0xf4>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f003 f853 	bl	8004dec <RxSnapshot_MutexInit>
  SupervisorSnapshot_MutexInit(mutex_SupervisorHandle);
 8001d46:	4b2a      	ldr	r3, [pc, #168]	@ (8001df0 <MX_FREERTOS_Init+0xfc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f003 f8ae 	bl	8004eac <SupervisorSnapshot_MutexInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001d50:	4a28      	ldr	r2, [pc, #160]	@ (8001df4 <MX_FREERTOS_Init+0x100>)
 8001d52:	2100      	movs	r1, #0
 8001d54:	4828      	ldr	r0, [pc, #160]	@ (8001df8 <MX_FREERTOS_Init+0x104>)
 8001d56:	f00b fde6 	bl	800d926 <osThreadNew>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	4a27      	ldr	r2, [pc, #156]	@ (8001dfc <MX_FREERTOS_Init+0x108>)
 8001d5e:	6013      	str	r3, [r2, #0]

  /* creation of Task_BattTemp */
  Task_BattTempHandle = osThreadNew(StartTask_BattTemp, NULL, &Task_BattTemp_attributes);
 8001d60:	4a27      	ldr	r2, [pc, #156]	@ (8001e00 <MX_FREERTOS_Init+0x10c>)
 8001d62:	2100      	movs	r1, #0
 8001d64:	4827      	ldr	r0, [pc, #156]	@ (8001e04 <MX_FREERTOS_Init+0x110>)
 8001d66:	f00b fdde 	bl	800d926 <osThreadNew>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4a26      	ldr	r2, [pc, #152]	@ (8001e08 <MX_FREERTOS_Init+0x114>)
 8001d6e:	6013      	str	r3, [r2, #0]

  /* creation of Task_TX */
  Task_TXHandle = osThreadNew(StartTask_TX, NULL, &Task_TX_attributes);
 8001d70:	4a26      	ldr	r2, [pc, #152]	@ (8001e0c <MX_FREERTOS_Init+0x118>)
 8001d72:	2100      	movs	r1, #0
 8001d74:	4826      	ldr	r0, [pc, #152]	@ (8001e10 <MX_FREERTOS_Init+0x11c>)
 8001d76:	f00b fdd6 	bl	800d926 <osThreadNew>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4a25      	ldr	r2, [pc, #148]	@ (8001e14 <MX_FREERTOS_Init+0x120>)
 8001d7e:	6013      	str	r3, [r2, #0]

  /* creation of Task_RX */
  Task_RXHandle = osThreadNew(StartTask_RX, NULL, &Task_RX_attributes);
 8001d80:	4a25      	ldr	r2, [pc, #148]	@ (8001e18 <MX_FREERTOS_Init+0x124>)
 8001d82:	2100      	movs	r1, #0
 8001d84:	4825      	ldr	r0, [pc, #148]	@ (8001e1c <MX_FREERTOS_Init+0x128>)
 8001d86:	f00b fdce 	bl	800d926 <osThreadNew>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	4a24      	ldr	r2, [pc, #144]	@ (8001e20 <MX_FREERTOS_Init+0x12c>)
 8001d8e:	6013      	str	r3, [r2, #0]

  /* creation of Task_Supervisor */
  Task_SupervisorHandle = osThreadNew(StartTask_Supervisor, NULL, &Task_Supervisor_attributes);
 8001d90:	4a24      	ldr	r2, [pc, #144]	@ (8001e24 <MX_FREERTOS_Init+0x130>)
 8001d92:	2100      	movs	r1, #0
 8001d94:	4824      	ldr	r0, [pc, #144]	@ (8001e28 <MX_FREERTOS_Init+0x134>)
 8001d96:	f00b fdc6 	bl	800d926 <osThreadNew>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	4a23      	ldr	r2, [pc, #140]	@ (8001e2c <MX_FREERTOS_Init+0x138>)
 8001d9e:	6013      	str	r3, [r2, #0]

  /* creation of Task_Control */
  Task_ControlHandle = osThreadNew(StartTask_Control, NULL, &Task_Control_attributes);
 8001da0:	4a23      	ldr	r2, [pc, #140]	@ (8001e30 <MX_FREERTOS_Init+0x13c>)
 8001da2:	2100      	movs	r1, #0
 8001da4:	4823      	ldr	r0, [pc, #140]	@ (8001e34 <MX_FREERTOS_Init+0x140>)
 8001da6:	f00b fdbe 	bl	800d926 <osThreadNew>
 8001daa:	4603      	mov	r3, r0
 8001dac:	4a22      	ldr	r2, [pc, #136]	@ (8001e38 <MX_FREERTOS_Init+0x144>)
 8001dae:	6013      	str	r3, [r2, #0]

  /* creation of Task_Debug */
  Task_DebugHandle = osThreadNew(StartTask_Debug, NULL, &Task_Debug_attributes);
 8001db0:	4a22      	ldr	r2, [pc, #136]	@ (8001e3c <MX_FREERTOS_Init+0x148>)
 8001db2:	2100      	movs	r1, #0
 8001db4:	4822      	ldr	r0, [pc, #136]	@ (8001e40 <MX_FREERTOS_Init+0x14c>)
 8001db6:	f00b fdb6 	bl	800d926 <osThreadNew>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4a21      	ldr	r2, [pc, #132]	@ (8001e44 <MX_FREERTOS_Init+0x150>)
 8001dbe:	6013      	str	r3, [r2, #0]

  /* creation of Task_Led */
  Task_LedHandle = osThreadNew(StartTask_Led, NULL, &Task_Led_attributes);
 8001dc0:	4a21      	ldr	r2, [pc, #132]	@ (8001e48 <MX_FREERTOS_Init+0x154>)
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4821      	ldr	r0, [pc, #132]	@ (8001e4c <MX_FREERTOS_Init+0x158>)
 8001dc6:	f00b fdae 	bl	800d926 <osThreadNew>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4a20      	ldr	r2, [pc, #128]	@ (8001e50 <MX_FREERTOS_Init+0x15c>)
 8001dce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	08016264 	.word	0x08016264
 8001dd8:	20004170 	.word	0x20004170
 8001ddc:	08016274 	.word	0x08016274
 8001de0:	200041c4 	.word	0x200041c4
 8001de4:	08016284 	.word	0x08016284
 8001de8:	20004218 	.word	0x20004218
 8001dec:	08016294 	.word	0x08016294
 8001df0:	2000426c 	.word	0x2000426c
 8001df4:	08016144 	.word	0x08016144
 8001df8:	08001e55 	.word	0x08001e55
 8001dfc:	20000410 	.word	0x20000410
 8001e00:	08016168 	.word	0x08016168
 8001e04:	08001e65 	.word	0x08001e65
 8001e08:	200006bc 	.word	0x200006bc
 8001e0c:	0801618c 	.word	0x0801618c
 8001e10:	08001ed9 	.word	0x08001ed9
 8001e14:	20000f68 	.word	0x20000f68
 8001e18:	080161b0 	.word	0x080161b0
 8001e1c:	08001f25 	.word	0x08001f25
 8001e20:	20001814 	.word	0x20001814
 8001e24:	080161d4 	.word	0x080161d4
 8001e28:	08001f37 	.word	0x08001f37
 8001e2c:	200024c0 	.word	0x200024c0
 8001e30:	080161f8 	.word	0x080161f8
 8001e34:	08001f5d 	.word	0x08001f5d
 8001e38:	20002d6c 	.word	0x20002d6c
 8001e3c:	0801621c 	.word	0x0801621c
 8001e40:	08002031 	.word	0x08002031
 8001e44:	20003618 	.word	0x20003618
 8001e48:	08016240 	.word	0x08016240
 8001e4c:	08002055 	.word	0x08002055
 8001e50:	20003ec4 	.word	0x20003ec4

08001e54 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8001e5c:	200a      	movs	r0, #10
 8001e5e:	f00b fdf4 	bl	800da4a <osDelay>
 8001e62:	e7fb      	b.n	8001e5c <StartDefaultTask+0x8>

08001e64 <StartTask_BattTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_BattTemp */
void StartTask_BattTemp(void *argument)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_BattTemp */
  /* Infinite loop */


	TickType_t lastWakeTime = osKernelGetTickCount();
 8001e6c:	f00b fd46 	bl	800d8fc <osKernelGetTickCount>
 8001e70:	6178      	str	r0, [r7, #20]
	BoardHealth_TaskInit();
 8001e72:	f7ff fbc3 	bl	80015fc <BoardHealth_TaskInit>
  for(;;)
  {
      uint32_t start, cycles;

      start = DWT->CYCCNT;
 8001e76:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <StartTask_BattTemp+0x60>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	613b      	str	r3, [r7, #16]

	  BoardHealth_TaskStep();
 8001e7c:	f7ff fbc4 	bl	8001608 <BoardHealth_TaskStep>

      cycles = DWT->CYCCNT - start;
 8001e80:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <StartTask_BattTemp+0x60>)
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	60fb      	str	r3, [r7, #12]
      cycles_batt = cycles;
 8001e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ec8 <StartTask_BattTemp+0x64>)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6013      	str	r3, [r2, #0]
      if (cycles > wcet_batt_cycles_max){
 8001e90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <StartTask_BattTemp+0x68>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d902      	bls.n	8001ea0 <StartTask_BattTemp+0x3c>
          wcet_batt_cycles_max = cycles;
 8001e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ecc <StartTask_BattTemp+0x68>)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6013      	str	r3, [r2, #0]
      }
      indice ++ ;
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed0 <StartTask_BattTemp+0x6c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed0 <StartTask_BattTemp+0x6c>)
 8001ea8:	6013      	str	r3, [r2, #0]

      free_words_batt = uxTaskGetStackHighWaterMark(NULL);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f00d fdf6 	bl	800fa9c <uxTaskGetStackHighWaterMark>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	4a08      	ldr	r2, [pc, #32]	@ (8001ed4 <StartTask_BattTemp+0x70>)
 8001eb4:	6013      	str	r3, [r2, #0]

	  lastWakeTime += 100;
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	3364      	adds	r3, #100	@ 0x64
 8001eba:	617b      	str	r3, [r7, #20]
	  osDelayUntil(lastWakeTime);
 8001ebc:	6978      	ldr	r0, [r7, #20]
 8001ebe:	f00b fddf 	bl	800da80 <osDelayUntil>
  {
 8001ec2:	e7d8      	b.n	8001e76 <StartTask_BattTemp+0x12>
 8001ec4:	e0001000 	.word	0xe0001000
 8001ec8:	20000404 	.word	0x20000404
 8001ecc:	200003fc 	.word	0x200003fc
 8001ed0:	2000040c 	.word	0x2000040c
 8001ed4:	200003f0 	.word	0x200003f0

08001ed8 <StartTask_TX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_TX */
void StartTask_TX(void *argument)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_TX */
	  TickType_t lastWakeTime = osKernelGetTickCount();
 8001ee0:	f00b fd0c 	bl	800d8fc <osKernelGetTickCount>
 8001ee4:	60f8      	str	r0, [r7, #12]


	  for (;;)
	  {
		uint32_t s = DWT->CYCCNT;
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f1c <StartTask_TX+0x44>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	60bb      	str	r3, [r7, #8]

	    Tx_TaskStep();
 8001eec:	f001 f9a0 	bl	8003230 <Tx_TaskStep>

	    WCET_Update(WCET_TASK_TX, DWT->CYCCNT - s);
 8001ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <StartTask_TX+0x44>)
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	4619      	mov	r1, r3
 8001efa:	2002      	movs	r0, #2
 8001efc:	f002 fd12 	bl	8004924 <WCET_Update>

	    free_words_tx = uxTaskGetStackHighWaterMark(NULL);
 8001f00:	2000      	movs	r0, #0
 8001f02:	f00d fdcb 	bl	800fa9c <uxTaskGetStackHighWaterMark>
 8001f06:	4603      	mov	r3, r0
 8001f08:	4a05      	ldr	r2, [pc, #20]	@ (8001f20 <StartTask_TX+0x48>)
 8001f0a:	6013      	str	r3, [r2, #0]

	    lastWakeTime += 20;   // es. 20 ms
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	3314      	adds	r3, #20
 8001f10:	60fb      	str	r3, [r7, #12]
	    osDelayUntil(lastWakeTime);
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f00b fdb4 	bl	800da80 <osDelayUntil>
	  {
 8001f18:	bf00      	nop
 8001f1a:	e7e4      	b.n	8001ee6 <StartTask_TX+0xe>
 8001f1c:	e0001000 	.word	0xe0001000
 8001f20:	200003f4 	.word	0x200003f4

08001f24 <StartTask_RX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_RX */
void StartTask_RX(void *argument)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_RX */
	Rx_TaskInit();
 8001f2c:	f001 f8ca 	bl	80030c4 <Rx_TaskInit>

  /* Infinite loop */
  for(;;)
  {
	  Rx_TaskStep();
 8001f30:	f001 f8ce 	bl	80030d0 <Rx_TaskStep>
 8001f34:	e7fc      	b.n	8001f30 <StartTask_RX+0xc>

08001f36 <StartTask_Supervisor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Supervisor */
void StartTask_Supervisor(void *argument)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b084      	sub	sp, #16
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Supervisor */
	TickType_t lastWakeTime = osKernelGetTickCount();
 8001f3e:	f00b fcdd 	bl	800d8fc <osKernelGetTickCount>
 8001f42:	60f8      	str	r0, [r7, #12]

	Supervisor_TaskInit();
 8001f44:	f003 f812 	bl	8004f6c <Supervisor_TaskInit>
  /* Infinite loop */
  for(;;)
  {

	  Supervisor_TaskStep();
 8001f48:	f003 f816 	bl	8004f78 <Supervisor_TaskStep>
	  lastWakeTime += 20;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	3314      	adds	r3, #20
 8001f50:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(lastWakeTime);
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f00b fd94 	bl	800da80 <osDelayUntil>
	  Supervisor_TaskStep();
 8001f58:	bf00      	nop
 8001f5a:	e7f5      	b.n	8001f48 <StartTask_Supervisor+0x12>

08001f5c <StartTask_Control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Control */
void StartTask_Control(void *argument)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	@ 0x28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Control */
	  TickType_t lastWakeTime = osKernelGetTickCount();
 8001f64:	f00b fcca 	bl	800d8fc <osKernelGetTickCount>
 8001f68:	6278      	str	r0, [r7, #36]	@ 0x24
	  Encoder_Init();
 8001f6a:	f001 ff75 	bl	8003e58 <Encoder_Init>
	  Control_Init();
 8001f6e:	f001 fd8c 	bl	8003a8a <Control_Init>
	  Actuation_Init();
 8001f72:	f7ff fb79 	bl	8001668 <Actuation_Init>

	  static float last_cycle_cmd[4] = {0};
	  for (;;)
	  {
		  uint32_t start, cycles;
		  start = DWT->CYCCNT;
 8001f76:	4b29      	ldr	r3, [pc, #164]	@ (800201c <StartTask_Control+0xc0>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	623b      	str	r3, [r7, #32]

		  Encoder_Step(last_cycle_cmd);
 8001f7c:	4828      	ldr	r0, [pc, #160]	@ (8002020 <StartTask_Control+0xc4>)
 8001f7e:	f002 f93b 	bl	80041f8 <Encoder_Step>
		  ControlOutput_t new_cmd = Control_Step();
 8001f82:	f001 fd89 	bl	8003a98 <Control_Step>
 8001f86:	eeb0 6a40 	vmov.f32	s12, s0
 8001f8a:	eef0 6a60 	vmov.f32	s13, s1
 8001f8e:	eeb0 7a41 	vmov.f32	s14, s2
 8001f92:	eef0 7a61 	vmov.f32	s15, s3
 8001f96:	ed87 6a03 	vstr	s12, [r7, #12]
 8001f9a:	edc7 6a04 	vstr	s13, [r7, #16]
 8001f9e:	ed87 7a05 	vstr	s14, [r7, #20]
 8001fa2:	edc7 7a06 	vstr	s15, [r7, #24]
		  Actuation_Step(new_cmd);
 8001fa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8001faa:	edd7 6a04 	vldr	s13, [r7, #16]
 8001fae:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fb6:	eeb0 0a46 	vmov.f32	s0, s12
 8001fba:	eef0 0a66 	vmov.f32	s1, s13
 8001fbe:	eeb0 1a47 	vmov.f32	s2, s14
 8001fc2:	eef0 1a67 	vmov.f32	s3, s15
 8001fc6:	f7ff fb55 	bl	8001674 <Actuation_Step>

		  last_cycle_cmd[0] = new_cmd.u_sx_a;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <StartTask_Control+0xc4>)
 8001fce:	6013      	str	r3, [r2, #0]
		  last_cycle_cmd[1] = new_cmd.u_dx_a;
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	4a13      	ldr	r2, [pc, #76]	@ (8002020 <StartTask_Control+0xc4>)
 8001fd4:	6053      	str	r3, [r2, #4]
		  last_cycle_cmd[2] = new_cmd.u_sx_p;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	4a11      	ldr	r2, [pc, #68]	@ (8002020 <StartTask_Control+0xc4>)
 8001fda:	6093      	str	r3, [r2, #8]
		  last_cycle_cmd[3] = new_cmd.u_dx_p;
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	4a10      	ldr	r2, [pc, #64]	@ (8002020 <StartTask_Control+0xc4>)
 8001fe0:	60d3      	str	r3, [r2, #12]


		  cycles = DWT->CYCCNT - start;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800201c <StartTask_Control+0xc0>)
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	6a3b      	ldr	r3, [r7, #32]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	61fb      	str	r3, [r7, #28]
		  cycles_ctrl = cycles;
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <StartTask_Control+0xc8>)
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	6013      	str	r3, [r2, #0]
		  if (cycles > wcet_ctrl_cycles_max){
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <StartTask_Control+0xcc>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	69fa      	ldr	r2, [r7, #28]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d902      	bls.n	8002002 <StartTask_Control+0xa6>
			  wcet_ctrl_cycles_max = cycles;
 8001ffc:	4a0a      	ldr	r2, [pc, #40]	@ (8002028 <StartTask_Control+0xcc>)
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	6013      	str	r3, [r2, #0]
		  }

		  free_words_ctrl = uxTaskGetStackHighWaterMark(NULL);
 8002002:	2000      	movs	r0, #0
 8002004:	f00d fd4a 	bl	800fa9c <uxTaskGetStackHighWaterMark>
 8002008:	4603      	mov	r3, r0
 800200a:	4a08      	ldr	r2, [pc, #32]	@ (800202c <StartTask_Control+0xd0>)
 800200c:	6013      	str	r3, [r2, #0]

		  lastWakeTime += 10;          /* 10 ms */
 800200e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002010:	330a      	adds	r3, #10
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24
		  osDelayUntil(lastWakeTime);
 8002014:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002016:	f00b fd33 	bl	800da80 <osDelayUntil>
	  {
 800201a:	e7ac      	b.n	8001f76 <StartTask_Control+0x1a>
 800201c:	e0001000 	.word	0xe0001000
 8002020:	200042c0 	.word	0x200042c0
 8002024:	20000408 	.word	0x20000408
 8002028:	20000400 	.word	0x20000400
 800202c:	200003f8 	.word	0x200003f8

08002030 <StartTask_Debug>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Debug */
void StartTask_Debug(void *argument)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Debug */
  /* Infinite loop */
	  TickType_t lastWakeTime = osKernelGetTickCount();
 8002038:	f00b fc60 	bl	800d8fc <osKernelGetTickCount>
 800203c:	60f8      	str	r0, [r7, #12]
	  for(;;)
	  {
		  Log_TaskStep();
 800203e:	f002 fc45 	bl	80048cc <Log_TaskStep>

		  lastWakeTime += 1000;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002048:	60fb      	str	r3, [r7, #12]
		  osDelayUntil(lastWakeTime);
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f00b fd18 	bl	800da80 <osDelayUntil>
		  Log_TaskStep();
 8002050:	bf00      	nop
 8002052:	e7f4      	b.n	800203e <StartTask_Debug+0xe>

08002054 <StartTask_Led>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Led */
void StartTask_Led(void *argument)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Led */
	TickType_t lastWakeTime = osKernelGetTickCount();
 800205c:	f00b fc4e 	bl	800d8fc <osKernelGetTickCount>
 8002060:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {

	  Led_TaskStep();
 8002062:	f002 f93f 	bl	80042e4 <Led_TaskStep>
	  lastWakeTime += 100;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	3364      	adds	r3, #100	@ 0x64
 800206a:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(lastWakeTime);
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f00b fd07 	bl	800da80 <osDelayUntil>
	  Led_TaskStep();
 8002072:	bf00      	nop
 8002074:	e7f5      	b.n	8002062 <StartTask_Led+0xe>
	...

08002078 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800207e:	4b16      	ldr	r3, [pc, #88]	@ (80020d8 <MX_DMA_Init+0x60>)
 8002080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002082:	4a15      	ldr	r2, [pc, #84]	@ (80020d8 <MX_DMA_Init+0x60>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6493      	str	r3, [r2, #72]	@ 0x48
 800208a:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <MX_DMA_Init+0x60>)
 800208c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	607b      	str	r3, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002096:	4b10      	ldr	r3, [pc, #64]	@ (80020d8 <MX_DMA_Init+0x60>)
 8002098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800209a:	4a0f      	ldr	r2, [pc, #60]	@ (80020d8 <MX_DMA_Init+0x60>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80020a2:	4b0d      	ldr	r3, [pc, #52]	@ (80020d8 <MX_DMA_Init+0x60>)
 80020a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2105      	movs	r1, #5
 80020b2:	200b      	movs	r0, #11
 80020b4:	f004 fc60 	bl	8006978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020b8:	200b      	movs	r0, #11
 80020ba:	f004 fc77 	bl	80069ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2105      	movs	r1, #5
 80020c2:	200d      	movs	r0, #13
 80020c4:	f004 fc58 	bl	8006978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80020c8:	200d      	movs	r0, #13
 80020ca:	f004 fc6f 	bl	80069ac <HAL_NVIC_EnableIRQ>

}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000

080020dc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e2:	f107 030c 	add.w	r3, r7, #12
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	605a      	str	r2, [r3, #4]
 80020ec:	609a      	str	r2, [r3, #8]
 80020ee:	60da      	str	r2, [r3, #12]
 80020f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020f2:	4b29      	ldr	r3, [pc, #164]	@ (8002198 <MX_GPIO_Init+0xbc>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f6:	4a28      	ldr	r2, [pc, #160]	@ (8002198 <MX_GPIO_Init+0xbc>)
 80020f8:	f043 0304 	orr.w	r3, r3, #4
 80020fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020fe:	4b26      	ldr	r3, [pc, #152]	@ (8002198 <MX_GPIO_Init+0xbc>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002102:	f003 0304 	and.w	r3, r3, #4
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800210a:	4b23      	ldr	r3, [pc, #140]	@ (8002198 <MX_GPIO_Init+0xbc>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210e:	4a22      	ldr	r2, [pc, #136]	@ (8002198 <MX_GPIO_Init+0xbc>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002116:	4b20      	ldr	r3, [pc, #128]	@ (8002198 <MX_GPIO_Init+0xbc>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <MX_GPIO_Init+0xbc>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	4a1c      	ldr	r2, [pc, #112]	@ (8002198 <MX_GPIO_Init+0xbc>)
 8002128:	f043 0302 	orr.w	r3, r3, #2
 800212c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212e:	4b1a      	ldr	r3, [pc, #104]	@ (8002198 <MX_GPIO_Init+0xbc>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, YELLOW_LED_LEFT_Pin|BLUE_LED_Pin|YELLOW_LED_RIGHT_Pin, GPIO_PIN_RESET);
 800213a:	2200      	movs	r2, #0
 800213c:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8002140:	4816      	ldr	r0, [pc, #88]	@ (800219c <MX_GPIO_Init+0xc0>)
 8002142:	f005 f8f5 	bl	8007330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8002146:	2200      	movs	r2, #0
 8002148:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800214c:	4814      	ldr	r0, [pc, #80]	@ (80021a0 <MX_GPIO_Init+0xc4>)
 800214e:	f005 f8ef 	bl	8007330 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : YELLOW_LED_LEFT_Pin BLUE_LED_Pin YELLOW_LED_RIGHT_Pin */
  GPIO_InitStruct.Pin = YELLOW_LED_LEFT_Pin|BLUE_LED_Pin|YELLOW_LED_RIGHT_Pin;
 8002152:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8002156:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002158:	2301      	movs	r3, #1
 800215a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002160:	2300      	movs	r3, #0
 8002162:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002164:	f107 030c 	add.w	r3, r7, #12
 8002168:	4619      	mov	r1, r3
 800216a:	480c      	ldr	r0, [pc, #48]	@ (800219c <MX_GPIO_Init+0xc0>)
 800216c:	f004 ff5e 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8002170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002174:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002176:	2301      	movs	r3, #1
 8002178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217e:	2300      	movs	r3, #0
 8002180:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 030c 	add.w	r3, r7, #12
 8002186:	4619      	mov	r1, r3
 8002188:	4805      	ldr	r0, [pc, #20]	@ (80021a0 <MX_GPIO_Init+0xc4>)
 800218a:	f004 ff4f 	bl	800702c <HAL_GPIO_Init>

}
 800218e:	bf00      	nop
 8002190:	3720      	adds	r7, #32
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40021000 	.word	0x40021000
 800219c:	48000800 	.word	0x48000800
 80021a0:	48000400 	.word	0x48000400

080021a4 <DWT_Init>:
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
#include "core_cm4.h"

  void DWT_Init(void)
  {
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
      CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80021a8:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <DWT_Init+0x2c>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	4a08      	ldr	r2, [pc, #32]	@ (80021d0 <DWT_Init+0x2c>)
 80021ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021b2:	60d3      	str	r3, [r2, #12]
      DWT->CYCCNT = 0;
 80021b4:	4b07      	ldr	r3, [pc, #28]	@ (80021d4 <DWT_Init+0x30>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	605a      	str	r2, [r3, #4]
      DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80021ba:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <DWT_Init+0x30>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a05      	ldr	r2, [pc, #20]	@ (80021d4 <DWT_Init+0x30>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6013      	str	r3, [r2, #0]
  }
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000edf0 	.word	0xe000edf0
 80021d4:	e0001000 	.word	0xe0001000

080021d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021dc:	f002 ff79 	bl	80050d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021e0:	f000 f820 	bl	8002224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021e4:	f7ff ff7a 	bl	80020dc <MX_GPIO_Init>
  MX_DMA_Init();
 80021e8:	f7ff ff46 	bl	8002078 <MX_DMA_Init>
  MX_ADC1_Init();
 80021ec:	f7ff fc56 	bl	8001a9c <MX_ADC1_Init>
  MX_TIM1_Init();
 80021f0:	f000 fa4c 	bl	800268c <MX_TIM1_Init>
  MX_TIM2_Init();
 80021f4:	f000 faa4 	bl	8002740 <MX_TIM2_Init>
  MX_TIM3_Init();
 80021f8:	f000 faf6 	bl	80027e8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80021fc:	f000 fb4a 	bl	8002894 <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 8002200:	f000 fc92 	bl	8002b28 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8002204:	f000 fcda 	bl	8002bbc <MX_UART4_Init>
  MX_UART5_Init();
 8002208:	f000 fd24 	bl	8002c54 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 800220c:	f7ff ffca 	bl	80021a4 <DWT_Init>
  CommUart_EarlyInit();
 8002210:	f001 f858 	bl	80032c4 <CommUart_EarlyInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002214:	f00b fb28 	bl	800d868 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002218:	f7ff fd6c 	bl	8001cf4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800221c:	f00b fb48 	bl	800d8b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <main+0x48>

08002224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b094      	sub	sp, #80	@ 0x50
 8002228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800222a:	f107 0318 	add.w	r3, r7, #24
 800222e:	2238      	movs	r2, #56	@ 0x38
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f00f ff78 	bl	8012128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	609a      	str	r2, [r3, #8]
 8002242:	60da      	str	r2, [r3, #12]
 8002244:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002246:	2000      	movs	r0, #0
 8002248:	f005 f8a4 	bl	8007394 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800224c:	2302      	movs	r3, #2
 800224e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002250:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002256:	2340      	movs	r3, #64	@ 0x40
 8002258:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800225a:	2302      	movs	r3, #2
 800225c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800225e:	2302      	movs	r3, #2
 8002260:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002262:	2304      	movs	r3, #4
 8002264:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002266:	2355      	movs	r3, #85	@ 0x55
 8002268:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800226a:	2302      	movs	r3, #2
 800226c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800226e:	2302      	movs	r3, #2
 8002270:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002272:	2302      	movs	r3, #2
 8002274:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002276:	f107 0318 	add.w	r3, r7, #24
 800227a:	4618      	mov	r0, r3
 800227c:	f005 f93e 	bl	80074fc <HAL_RCC_OscConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002286:	f000 f82b 	bl	80022e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800228a:	230f      	movs	r3, #15
 800228c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800228e:	2303      	movs	r3, #3
 8002290:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	2104      	movs	r1, #4
 80022a2:	4618      	mov	r0, r3
 80022a4:	f005 fc3c 	bl	8007b20 <HAL_RCC_ClockConfig>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80022ae:	f000 f817 	bl	80022e0 <Error_Handler>
  }
}
 80022b2:	bf00      	nop
 80022b4:	3750      	adds	r7, #80	@ 0x50
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a04      	ldr	r2, [pc, #16]	@ (80022dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d101      	bne.n	80022d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80022ce:	f002 ff19 	bl	8005104 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40001000 	.word	0x40001000

080022e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022e4:	b672      	cpsid	i
}
 80022e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <Error_Handler+0x8>

080022ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f2:	4b12      	ldr	r3, [pc, #72]	@ (800233c <HAL_MspInit+0x50>)
 80022f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f6:	4a11      	ldr	r2, [pc, #68]	@ (800233c <HAL_MspInit+0x50>)
 80022f8:	f043 0301 	orr.w	r3, r3, #1
 80022fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80022fe:	4b0f      	ldr	r3, [pc, #60]	@ (800233c <HAL_MspInit+0x50>)
 8002300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	4b0c      	ldr	r3, [pc, #48]	@ (800233c <HAL_MspInit+0x50>)
 800230c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230e:	4a0b      	ldr	r2, [pc, #44]	@ (800233c <HAL_MspInit+0x50>)
 8002310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002314:	6593      	str	r3, [r2, #88]	@ 0x58
 8002316:	4b09      	ldr	r3, [pc, #36]	@ (800233c <HAL_MspInit+0x50>)
 8002318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800231e:	603b      	str	r3, [r7, #0]
 8002320:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	210f      	movs	r1, #15
 8002326:	f06f 0001 	mvn.w	r0, #1
 800232a:	f004 fb25 	bl	8006978 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800232e:	f005 f8d5 	bl	80074dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40021000 	.word	0x40021000

08002340 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002350:	4b2c      	ldr	r3, [pc, #176]	@ (8002404 <HAL_InitTick+0xc4>)
 8002352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002354:	4a2b      	ldr	r2, [pc, #172]	@ (8002404 <HAL_InitTick+0xc4>)
 8002356:	f043 0310 	orr.w	r3, r3, #16
 800235a:	6593      	str	r3, [r2, #88]	@ 0x58
 800235c:	4b29      	ldr	r3, [pc, #164]	@ (8002404 <HAL_InitTick+0xc4>)
 800235e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002360:	f003 0310 	and.w	r3, r3, #16
 8002364:	60bb      	str	r3, [r7, #8]
 8002366:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002368:	f107 020c 	add.w	r2, r7, #12
 800236c:	f107 0310 	add.w	r3, r7, #16
 8002370:	4611      	mov	r1, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f005 fdaa 	bl	8007ecc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002378:	f005 fd7c 	bl	8007e74 <HAL_RCC_GetPCLK1Freq>
 800237c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800237e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002380:	4a21      	ldr	r2, [pc, #132]	@ (8002408 <HAL_InitTick+0xc8>)
 8002382:	fba2 2303 	umull	r2, r3, r2, r3
 8002386:	0c9b      	lsrs	r3, r3, #18
 8002388:	3b01      	subs	r3, #1
 800238a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800238c:	4b1f      	ldr	r3, [pc, #124]	@ (800240c <HAL_InitTick+0xcc>)
 800238e:	4a20      	ldr	r2, [pc, #128]	@ (8002410 <HAL_InitTick+0xd0>)
 8002390:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002392:	4b1e      	ldr	r3, [pc, #120]	@ (800240c <HAL_InitTick+0xcc>)
 8002394:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002398:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800239a:	4a1c      	ldr	r2, [pc, #112]	@ (800240c <HAL_InitTick+0xcc>)
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80023a0:	4b1a      	ldr	r3, [pc, #104]	@ (800240c <HAL_InitTick+0xcc>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a6:	4b19      	ldr	r3, [pc, #100]	@ (800240c <HAL_InitTick+0xcc>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80023ac:	4817      	ldr	r0, [pc, #92]	@ (800240c <HAL_InitTick+0xcc>)
 80023ae:	f006 f853 	bl	8008458 <HAL_TIM_Base_Init>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80023b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d11b      	bne.n	80023f8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80023c0:	4812      	ldr	r0, [pc, #72]	@ (800240c <HAL_InitTick+0xcc>)
 80023c2:	f006 f8ab 	bl	800851c <HAL_TIM_Base_Start_IT>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80023cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d111      	bne.n	80023f8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80023d4:	2036      	movs	r0, #54	@ 0x36
 80023d6:	f004 fae9 	bl	80069ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b0f      	cmp	r3, #15
 80023de:	d808      	bhi.n	80023f2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80023e0:	2200      	movs	r2, #0
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	2036      	movs	r0, #54	@ 0x36
 80023e6:	f004 fac7 	bl	8006978 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002414 <HAL_InitTick+0xd4>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6013      	str	r3, [r2, #0]
 80023f0:	e002      	b.n	80023f8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80023f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3730      	adds	r7, #48	@ 0x30
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40021000 	.word	0x40021000
 8002408:	431bde83 	.word	0x431bde83
 800240c:	200042d0 	.word	0x200042d0
 8002410:	40001000 	.word	0x40001000
 8002414:	20000064 	.word	0x20000064

08002418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <NMI_Handler+0x4>

08002420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002424:	bf00      	nop
 8002426:	e7fd      	b.n	8002424 <HardFault_Handler+0x4>

08002428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <MemManage_Handler+0x4>

08002430 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <BusFault_Handler+0x4>

08002438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <UsageFault_Handler+0x4>

08002440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 8002456:	4b09      	ldr	r3, [pc, #36]	@ (800247c <DMA1_Channel1_IRQHandler+0x2c>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800245c:	4808      	ldr	r0, [pc, #32]	@ (8002480 <DMA1_Channel1_IRQHandler+0x30>)
 800245e:	f004 fc96 	bl	8006d8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_1, DWT->CYCCNT - s);
 8002462:	4b06      	ldr	r3, [pc, #24]	@ (800247c <DMA1_Channel1_IRQHandler+0x2c>)
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	4619      	mov	r1, r3
 800246c:	200a      	movs	r0, #10
 800246e:	f002 fa59 	bl	8004924 <WCET_Update>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	e0001000 	.word	0xe0001000
 8002480:	20000390 	.word	0x20000390

08002484 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 800248a:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <DMA1_Channel3_IRQHandler+0x2c>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002490:	4808      	ldr	r0, [pc, #32]	@ (80024b4 <DMA1_Channel3_IRQHandler+0x30>)
 8002492:	f004 fc7c 	bl	8006d8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_3, DWT->CYCCNT - s);
 8002496:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <DMA1_Channel3_IRQHandler+0x2c>)
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	4619      	mov	r1, r3
 80024a0:	200c      	movs	r0, #12
 80024a2:	f002 fa3f 	bl	8004924 <WCET_Update>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	e0001000 	.word	0xe0001000
 80024b4:	2000460c 	.word	0x2000460c

080024b8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 80024be:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <UART4_IRQHandler+0x2c>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	607b      	str	r3, [r7, #4]
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80024c4:	4808      	ldr	r0, [pc, #32]	@ (80024e8 <UART4_IRQHandler+0x30>)
 80024c6:	f006 ff19 	bl	80092fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  WCET_Update(WCET_ISR_UART_4, DWT->CYCCNT - s);
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <UART4_IRQHandler+0x2c>)
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	4619      	mov	r1, r3
 80024d4:	2008      	movs	r0, #8
 80024d6:	f002 fa25 	bl	8004924 <WCET_Update>
  /* USER CODE END UART4_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	e0001000 	.word	0xe0001000
 80024e8:	200044e4 	.word	0x200044e4

080024ec <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <UART5_IRQHandler+0x10>)
 80024f2:	f006 ff03 	bl	80092fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20004578 	.word	0x20004578

08002500 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002504:	4802      	ldr	r0, [pc, #8]	@ (8002510 <TIM6_DAC_IRQHandler+0x10>)
 8002506:	f006 f9b5 	bl	8008874 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	200042d0 	.word	0x200042d0

08002514 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return 1;
 8002518:	2301      	movs	r3, #1
}
 800251a:	4618      	mov	r0, r3
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_kill>:

int _kill(int pid, int sig)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800252e:	f00f fed1 	bl	80122d4 <__errno>
 8002532:	4603      	mov	r3, r0
 8002534:	2216      	movs	r2, #22
 8002536:	601a      	str	r2, [r3, #0]
  return -1;
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <_exit>:

void _exit (int status)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ffe7 	bl	8002524 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002556:	bf00      	nop
 8002558:	e7fd      	b.n	8002556 <_exit+0x12>

0800255a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	e00a      	b.n	8002582 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800256c:	f3af 8000 	nop.w
 8002570:	4601      	mov	r1, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	60ba      	str	r2, [r7, #8]
 8002578:	b2ca      	uxtb	r2, r1
 800257a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	3301      	adds	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	429a      	cmp	r2, r3
 8002588:	dbf0      	blt.n	800256c <_read+0x12>
  }

  return len;
 800258a:	687b      	ldr	r3, [r7, #4]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025bc:	605a      	str	r2, [r3, #4]
  return 0;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <_isatty>:

int _isatty(int file)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025d4:	2301      	movs	r3, #1
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b085      	sub	sp, #20
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002604:	4a14      	ldr	r2, [pc, #80]	@ (8002658 <_sbrk+0x5c>)
 8002606:	4b15      	ldr	r3, [pc, #84]	@ (800265c <_sbrk+0x60>)
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002610:	4b13      	ldr	r3, [pc, #76]	@ (8002660 <_sbrk+0x64>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d102      	bne.n	800261e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002618:	4b11      	ldr	r3, [pc, #68]	@ (8002660 <_sbrk+0x64>)
 800261a:	4a12      	ldr	r2, [pc, #72]	@ (8002664 <_sbrk+0x68>)
 800261c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800261e:	4b10      	ldr	r3, [pc, #64]	@ (8002660 <_sbrk+0x64>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4413      	add	r3, r2
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	429a      	cmp	r2, r3
 800262a:	d207      	bcs.n	800263c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800262c:	f00f fe52 	bl	80122d4 <__errno>
 8002630:	4603      	mov	r3, r0
 8002632:	220c      	movs	r2, #12
 8002634:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002636:	f04f 33ff 	mov.w	r3, #4294967295
 800263a:	e009      	b.n	8002650 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800263c:	4b08      	ldr	r3, [pc, #32]	@ (8002660 <_sbrk+0x64>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002642:	4b07      	ldr	r3, [pc, #28]	@ (8002660 <_sbrk+0x64>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4413      	add	r3, r2
 800264a:	4a05      	ldr	r2, [pc, #20]	@ (8002660 <_sbrk+0x64>)
 800264c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800264e:	68fb      	ldr	r3, [r7, #12]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20020000 	.word	0x20020000
 800265c:	00000400 	.word	0x00000400
 8002660:	2000431c 	.word	0x2000431c
 8002664:	20005ed0 	.word	0x20005ed0

08002668 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800266c:	4b06      	ldr	r3, [pc, #24]	@ (8002688 <SystemInit+0x20>)
 800266e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002672:	4a05      	ldr	r2, [pc, #20]	@ (8002688 <SystemInit+0x20>)
 8002674:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002678:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000ed00 	.word	0xe000ed00

0800268c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08c      	sub	sp, #48	@ 0x30
 8002690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002692:	f107 030c 	add.w	r3, r7, #12
 8002696:	2224      	movs	r2, #36	@ 0x24
 8002698:	2100      	movs	r1, #0
 800269a:	4618      	mov	r0, r3
 800269c:	f00f fd44 	bl	8012128 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a0:	463b      	mov	r3, r7
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
 80026a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026aa:	4b23      	ldr	r3, [pc, #140]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026ac:	4a23      	ldr	r2, [pc, #140]	@ (800273c <MX_TIM1_Init+0xb0>)
 80026ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80026b0:	4b21      	ldr	r3, [pc, #132]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026b6:	4b20      	ldr	r3, [pc, #128]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80026bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d0:	4b19      	ldr	r3, [pc, #100]	@ (8002738 <MX_TIM1_Init+0xac>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80026d6:	2303      	movs	r3, #3
 80026d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026de:	2301      	movs	r3, #1
 80026e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80026e6:	2305      	movs	r3, #5
 80026e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026ea:	2300      	movs	r3, #0
 80026ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026ee:	2301      	movs	r3, #1
 80026f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026f2:	2300      	movs	r3, #0
 80026f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80026f6:	2305      	movs	r3, #5
 80026f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80026fa:	f107 030c 	add.w	r3, r7, #12
 80026fe:	4619      	mov	r1, r3
 8002700:	480d      	ldr	r0, [pc, #52]	@ (8002738 <MX_TIM1_Init+0xac>)
 8002702:	f005 ff83 	bl	800860c <HAL_TIM_Encoder_Init>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800270c:	f7ff fde8 	bl	80022e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002710:	2300      	movs	r3, #0
 8002712:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002714:	2300      	movs	r3, #0
 8002716:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002718:	2300      	movs	r3, #0
 800271a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800271c:	463b      	mov	r3, r7
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	@ (8002738 <MX_TIM1_Init+0xac>)
 8002722:	f006 faf9 	bl	8008d18 <HAL_TIMEx_MasterConfigSynchronization>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800272c:	f7ff fdd8 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	3730      	adds	r7, #48	@ 0x30
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20004320 	.word	0x20004320
 800273c:	40012c00 	.word	0x40012c00

08002740 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08c      	sub	sp, #48	@ 0x30
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002746:	f107 030c 	add.w	r3, r7, #12
 800274a:	2224      	movs	r2, #36	@ 0x24
 800274c:	2100      	movs	r1, #0
 800274e:	4618      	mov	r0, r3
 8002750:	f00f fcea 	bl	8012128 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002754:	463b      	mov	r3, r7
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]
 800275c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800275e:	4b21      	ldr	r3, [pc, #132]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 8002760:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002764:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002766:	4b1f      	ldr	r3, [pc, #124]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 8002768:	2200      	movs	r2, #0
 800276a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 800276e:	2200      	movs	r2, #0
 8002770:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002772:	4b1c      	ldr	r3, [pc, #112]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 8002774:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002778:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800277a:	4b1a      	ldr	r3, [pc, #104]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 800277c:	2200      	movs	r2, #0
 800277e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002780:	4b18      	ldr	r3, [pc, #96]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 8002782:	2200      	movs	r2, #0
 8002784:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002786:	2303      	movs	r3, #3
 8002788:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800278e:	2301      	movs	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8002796:	2305      	movs	r3, #5
 8002798:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800279a:	2300      	movs	r3, #0
 800279c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800279e:	2301      	movs	r3, #1
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027a2:	2300      	movs	r3, #0
 80027a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80027a6:	2305      	movs	r3, #5
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80027aa:	f107 030c 	add.w	r3, r7, #12
 80027ae:	4619      	mov	r1, r3
 80027b0:	480c      	ldr	r0, [pc, #48]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 80027b2:	f005 ff2b 	bl	800860c <HAL_TIM_Encoder_Init>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80027bc:	f7ff fd90 	bl	80022e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c0:	2300      	movs	r3, #0
 80027c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027c8:	463b      	mov	r3, r7
 80027ca:	4619      	mov	r1, r3
 80027cc:	4805      	ldr	r0, [pc, #20]	@ (80027e4 <MX_TIM2_Init+0xa4>)
 80027ce:	f006 faa3 	bl	8008d18 <HAL_TIMEx_MasterConfigSynchronization>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80027d8:	f7ff fd82 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027dc:	bf00      	nop
 80027de:	3730      	adds	r7, #48	@ 0x30
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	2000436c 	.word	0x2000436c

080027e8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08c      	sub	sp, #48	@ 0x30
 80027ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027ee:	f107 030c 	add.w	r3, r7, #12
 80027f2:	2224      	movs	r2, #36	@ 0x24
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f00f fc96 	bl	8012128 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027fc:	463b      	mov	r3, r7
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002806:	4b21      	ldr	r3, [pc, #132]	@ (800288c <MX_TIM3_Init+0xa4>)
 8002808:	4a21      	ldr	r2, [pc, #132]	@ (8002890 <MX_TIM3_Init+0xa8>)
 800280a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800280c:	4b1f      	ldr	r3, [pc, #124]	@ (800288c <MX_TIM3_Init+0xa4>)
 800280e:	2200      	movs	r2, #0
 8002810:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002812:	4b1e      	ldr	r3, [pc, #120]	@ (800288c <MX_TIM3_Init+0xa4>)
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002818:	4b1c      	ldr	r3, [pc, #112]	@ (800288c <MX_TIM3_Init+0xa4>)
 800281a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800281e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002820:	4b1a      	ldr	r3, [pc, #104]	@ (800288c <MX_TIM3_Init+0xa4>)
 8002822:	2200      	movs	r2, #0
 8002824:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002826:	4b19      	ldr	r3, [pc, #100]	@ (800288c <MX_TIM3_Init+0xa4>)
 8002828:	2200      	movs	r2, #0
 800282a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800282c:	2303      	movs	r3, #3
 800282e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002830:	2300      	movs	r3, #0
 8002832:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002834:	2301      	movs	r3, #1
 8002836:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002838:	2300      	movs	r3, #0
 800283a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800283c:	2305      	movs	r3, #5
 800283e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002840:	2300      	movs	r3, #0
 8002842:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002844:	2301      	movs	r3, #1
 8002846:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002848:	2300      	movs	r3, #0
 800284a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800284c:	2305      	movs	r3, #5
 800284e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002850:	f107 030c 	add.w	r3, r7, #12
 8002854:	4619      	mov	r1, r3
 8002856:	480d      	ldr	r0, [pc, #52]	@ (800288c <MX_TIM3_Init+0xa4>)
 8002858:	f005 fed8 	bl	800860c <HAL_TIM_Encoder_Init>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002862:	f7ff fd3d 	bl	80022e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002866:	2300      	movs	r3, #0
 8002868:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800286a:	2300      	movs	r3, #0
 800286c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800286e:	463b      	mov	r3, r7
 8002870:	4619      	mov	r1, r3
 8002872:	4806      	ldr	r0, [pc, #24]	@ (800288c <MX_TIM3_Init+0xa4>)
 8002874:	f006 fa50 	bl	8008d18 <HAL_TIMEx_MasterConfigSynchronization>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800287e:	f7ff fd2f 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002882:	bf00      	nop
 8002884:	3730      	adds	r7, #48	@ 0x30
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	200043b8 	.word	0x200043b8
 8002890:	40000400 	.word	0x40000400

08002894 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08c      	sub	sp, #48	@ 0x30
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800289a:	f107 030c 	add.w	r3, r7, #12
 800289e:	2224      	movs	r2, #36	@ 0x24
 80028a0:	2100      	movs	r1, #0
 80028a2:	4618      	mov	r0, r3
 80028a4:	f00f fc40 	bl	8012128 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028a8:	463b      	mov	r3, r7
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028b2:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <MX_TIM4_Init+0xa4>)
 80028b4:	4a21      	ldr	r2, [pc, #132]	@ (800293c <MX_TIM4_Init+0xa8>)
 80028b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80028b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002938 <MX_TIM4_Init+0xa4>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028be:	4b1e      	ldr	r3, [pc, #120]	@ (8002938 <MX_TIM4_Init+0xa4>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80028c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002938 <MX_TIM4_Init+0xa4>)
 80028c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002938 <MX_TIM4_Init+0xa4>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028d2:	4b19      	ldr	r3, [pc, #100]	@ (8002938 <MX_TIM4_Init+0xa4>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80028d8:	2303      	movs	r3, #3
 80028da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028dc:	2300      	movs	r3, #0
 80028de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028e0:	2301      	movs	r3, #1
 80028e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80028e8:	2305      	movs	r3, #5
 80028ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80028ec:	2300      	movs	r3, #0
 80028ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028f0:	2301      	movs	r3, #1
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80028f4:	2300      	movs	r3, #0
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80028f8:	2305      	movs	r3, #5
 80028fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80028fc:	f107 030c 	add.w	r3, r7, #12
 8002900:	4619      	mov	r1, r3
 8002902:	480d      	ldr	r0, [pc, #52]	@ (8002938 <MX_TIM4_Init+0xa4>)
 8002904:	f005 fe82 	bl	800860c <HAL_TIM_Encoder_Init>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800290e:	f7ff fce7 	bl	80022e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002912:	2300      	movs	r3, #0
 8002914:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002916:	2300      	movs	r3, #0
 8002918:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800291a:	463b      	mov	r3, r7
 800291c:	4619      	mov	r1, r3
 800291e:	4806      	ldr	r0, [pc, #24]	@ (8002938 <MX_TIM4_Init+0xa4>)
 8002920:	f006 f9fa 	bl	8008d18 <HAL_TIMEx_MasterConfigSynchronization>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800292a:	f7ff fcd9 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800292e:	bf00      	nop
 8002930:	3730      	adds	r7, #48	@ 0x30
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20004404 	.word	0x20004404
 800293c:	40000800 	.word	0x40000800

08002940 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b090      	sub	sp, #64	@ 0x40
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a6c      	ldr	r2, [pc, #432]	@ (8002b10 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d128      	bne.n	80029b4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002962:	4b6c      	ldr	r3, [pc, #432]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002966:	4a6b      	ldr	r2, [pc, #428]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002968:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800296c:	6613      	str	r3, [r2, #96]	@ 0x60
 800296e:	4b69      	ldr	r3, [pc, #420]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002972:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002976:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002978:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800297a:	4b66      	ldr	r3, [pc, #408]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	4a65      	ldr	r2, [pc, #404]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002980:	f043 0304 	orr.w	r3, r3, #4
 8002984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002986:	4b63      	ldr	r3, [pc, #396]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002992:	2303      	movs	r3, #3
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002996:	2302      	movs	r3, #2
 8002998:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299e:	2300      	movs	r3, #0
 80029a0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80029a2:	2302      	movs	r3, #2
 80029a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029aa:	4619      	mov	r1, r3
 80029ac:	485a      	ldr	r0, [pc, #360]	@ (8002b18 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029ae:	f004 fb3d 	bl	800702c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80029b2:	e0a9      	b.n	8002b08 <HAL_TIM_Encoder_MspInit+0x1c8>
  else if(tim_encoderHandle->Instance==TIM2)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029bc:	d12a      	bne.n	8002a14 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029be:	4b55      	ldr	r3, [pc, #340]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c2:	4a54      	ldr	r2, [pc, #336]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80029ca:	4b52      	ldr	r3, [pc, #328]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80029cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	623b      	str	r3, [r7, #32]
 80029d4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d6:	4b4f      	ldr	r3, [pc, #316]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80029d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029da:	4a4e      	ldr	r2, [pc, #312]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80029e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	61fb      	str	r3, [r7, #28]
 80029ec:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 80029ee:	f248 0302 	movw	r3, #32770	@ 0x8002
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f4:	2302      	movs	r3, #2
 80029f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fc:	2300      	movs	r3, #0
 80029fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a00:	2301      	movs	r3, #1
 8002a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a0e:	f004 fb0d 	bl	800702c <HAL_GPIO_Init>
}
 8002a12:	e079      	b.n	8002b08 <HAL_TIM_Encoder_MspInit+0x1c8>
  else if(tim_encoderHandle->Instance==TIM3)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a40      	ldr	r2, [pc, #256]	@ (8002b1c <HAL_TIM_Encoder_MspInit+0x1dc>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d145      	bne.n	8002aaa <HAL_TIM_Encoder_MspInit+0x16a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a22:	4a3c      	ldr	r2, [pc, #240]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a24:	f043 0302 	orr.w	r3, r3, #2
 8002a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a2a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a36:	4b37      	ldr	r3, [pc, #220]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3a:	4a36      	ldr	r2, [pc, #216]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a3c:	f043 0301 	orr.w	r3, r3, #1
 8002a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a42:	4b34      	ldr	r3, [pc, #208]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a4e:	4b31      	ldr	r3, [pc, #196]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a52:	4a30      	ldr	r2, [pc, #192]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a54:	f043 0302 	orr.w	r3, r3, #2
 8002a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a66:	2310      	movs	r3, #16
 8002a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a72:	2300      	movs	r3, #0
 8002a74:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a76:	2302      	movs	r3, #2
 8002a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a7e:	4619      	mov	r1, r3
 8002a80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a84:	f004 fad2 	bl	800702c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a88:	2310      	movs	r3, #16
 8002a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	481f      	ldr	r0, [pc, #124]	@ (8002b20 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002aa4:	f004 fac2 	bl	800702c <HAL_GPIO_Init>
}
 8002aa8:	e02e      	b.n	8002b08 <HAL_TIM_Encoder_MspInit+0x1c8>
  else if(tim_encoderHandle->Instance==TIM4)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a1d      	ldr	r2, [pc, #116]	@ (8002b24 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d129      	bne.n	8002b08 <HAL_TIM_Encoder_MspInit+0x1c8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ab4:	4b17      	ldr	r3, [pc, #92]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab8:	4a16      	ldr	r2, [pc, #88]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002aba:	f043 0304 	orr.w	r3, r3, #4
 8002abe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ac0:	4b14      	ldr	r3, [pc, #80]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad0:	4a10      	ldr	r2, [pc, #64]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ad2:	f043 0301 	orr.w	r3, r3, #1
 8002ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002ae4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af2:	2300      	movs	r3, #0
 8002af4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002af6:	230a      	movs	r3, #10
 8002af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002afe:	4619      	mov	r1, r3
 8002b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b04:	f004 fa92 	bl	800702c <HAL_GPIO_Init>
}
 8002b08:	bf00      	nop
 8002b0a:	3740      	adds	r7, #64	@ 0x40
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40012c00 	.word	0x40012c00
 8002b14:	40021000 	.word	0x40021000
 8002b18:	48000800 	.word	0x48000800
 8002b1c:	40000400 	.word	0x40000400
 8002b20:	48000400 	.word	0x48000400
 8002b24:	40000800 	.word	0x40000800

08002b28 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_uart4_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b2e:	4a22      	ldr	r2, [pc, #136]	@ (8002bb8 <MX_LPUART1_UART_Init+0x90>)
 8002b30:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002b32:	4b20      	ldr	r3, [pc, #128]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b38:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002b40:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002b46:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002b4c:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b4e:	220c      	movs	r2, #12
 8002b50:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b52:	4b18      	ldr	r3, [pc, #96]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b58:	4b16      	ldr	r3, [pc, #88]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b5e:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b64:	4b13      	ldr	r3, [pc, #76]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002b6a:	4812      	ldr	r0, [pc, #72]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b6c:	f006 f9b0 	bl	8008ed0 <HAL_UART_Init>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002b76:	f7ff fbb3 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	480d      	ldr	r0, [pc, #52]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b7e:	f008 fcaa 	bl	800b4d6 <HAL_UARTEx_SetTxFifoThreshold>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002b88:	f7ff fbaa 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	4809      	ldr	r0, [pc, #36]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002b90:	f008 fcdf 	bl	800b552 <HAL_UARTEx_SetRxFifoThreshold>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002b9a:	f7ff fba1 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002b9e:	4805      	ldr	r0, [pc, #20]	@ (8002bb4 <MX_LPUART1_UART_Init+0x8c>)
 8002ba0:	f008 fc60 	bl	800b464 <HAL_UARTEx_DisableFifoMode>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002baa:	f7ff fb99 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20004450 	.word	0x20004450
 8002bb8:	40008000 	.word	0x40008000

08002bbc <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bc2:	4a23      	ldr	r2, [pc, #140]	@ (8002c50 <MX_UART4_Init+0x94>)
 8002bc4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 460800;
 8002bc6:	4b21      	ldr	r3, [pc, #132]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bc8:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8002bcc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002bce:	4b1f      	ldr	r3, [pc, #124]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002bda:	4b1c      	ldr	r3, [pc, #112]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002be0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002be2:	220c      	movs	r2, #12
 8002be4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002be6:	4b19      	ldr	r3, [pc, #100]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bec:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bf2:	4b16      	ldr	r3, [pc, #88]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002bf8:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bfe:	4b13      	ldr	r3, [pc, #76]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002c04:	4811      	ldr	r0, [pc, #68]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002c06:	f006 f963 	bl	8008ed0 <HAL_UART_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002c10:	f7ff fb66 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c14:	2100      	movs	r1, #0
 8002c16:	480d      	ldr	r0, [pc, #52]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002c18:	f008 fc5d 	bl	800b4d6 <HAL_UARTEx_SetTxFifoThreshold>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002c22:	f7ff fb5d 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c26:	2100      	movs	r1, #0
 8002c28:	4808      	ldr	r0, [pc, #32]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002c2a:	f008 fc92 	bl	800b552 <HAL_UARTEx_SetRxFifoThreshold>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002c34:	f7ff fb54 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002c38:	4804      	ldr	r0, [pc, #16]	@ (8002c4c <MX_UART4_Init+0x90>)
 8002c3a:	f008 fc13 	bl	800b464 <HAL_UARTEx_DisableFifoMode>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002c44:	f7ff fb4c 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002c48:	bf00      	nop
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	200044e4 	.word	0x200044e4
 8002c50:	40004c00 	.word	0x40004c00

08002c54 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002c58:	4b22      	ldr	r3, [pc, #136]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c5a:	4a23      	ldr	r2, [pc, #140]	@ (8002ce8 <MX_UART5_Init+0x94>)
 8002c5c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 38400;
 8002c5e:	4b21      	ldr	r3, [pc, #132]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c60:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002c64:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002c66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002c72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX;
 8002c78:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c7a:	2208      	movs	r2, #8
 8002c7c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c84:	4b17      	ldr	r3, [pc, #92]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c90:	4b14      	ldr	r3, [pc, #80]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c96:	4b13      	ldr	r3, [pc, #76]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart5) != HAL_OK)
 8002c9c:	4811      	ldr	r0, [pc, #68]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002c9e:	f006 f967 	bl	8008f70 <HAL_HalfDuplex_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002ca8:	f7ff fb1a 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cac:	2100      	movs	r1, #0
 8002cae:	480d      	ldr	r0, [pc, #52]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002cb0:	f008 fc11 	bl	800b4d6 <HAL_UARTEx_SetTxFifoThreshold>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002cba:	f7ff fb11 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4808      	ldr	r0, [pc, #32]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002cc2:	f008 fc46 	bl	800b552 <HAL_UARTEx_SetRxFifoThreshold>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002ccc:	f7ff fb08 	bl	80022e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002cd0:	4804      	ldr	r0, [pc, #16]	@ (8002ce4 <MX_UART5_Init+0x90>)
 8002cd2:	f008 fbc7 	bl	800b464 <HAL_UARTEx_DisableFifoMode>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8002cdc:	f7ff fb00 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20004578 	.word	0x20004578
 8002ce8:	40005000 	.word	0x40005000

08002cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b0a2      	sub	sp, #136	@ 0x88
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d04:	f107 0320 	add.w	r3, r7, #32
 8002d08:	2254      	movs	r2, #84	@ 0x54
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f00f fa0b 	bl	8012128 <memset>
  if(uartHandle->Instance==LPUART1)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a7b      	ldr	r2, [pc, #492]	@ (8002f04 <HAL_UART_MspInit+0x218>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d139      	bne.n	8002d90 <HAL_UART_MspInit+0xa4>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002d1c:	2320      	movs	r3, #32
 8002d1e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002d20:	2300      	movs	r3, #0
 8002d22:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d24:	f107 0320 	add.w	r3, r7, #32
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f005 f947 	bl	8007fbc <HAL_RCCEx_PeriphCLKConfig>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d34:	f7ff fad4 	bl	80022e0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002d38:	4b73      	ldr	r3, [pc, #460]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3c:	4a72      	ldr	r2, [pc, #456]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002d44:	4b70      	ldr	r3, [pc, #448]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	61fb      	str	r3, [r7, #28]
 8002d4e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d50:	4b6d      	ldr	r3, [pc, #436]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d54:	4a6c      	ldr	r2, [pc, #432]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d5c:	4b6a      	ldr	r3, [pc, #424]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	61bb      	str	r3, [r7, #24]
 8002d66:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d68:	230c      	movs	r3, #12
 8002d6a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d70:	2300      	movs	r3, #0
 8002d72:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d74:	2300      	movs	r3, #0
 8002d76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002d7a:	230c      	movs	r3, #12
 8002d7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d80:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002d84:	4619      	mov	r1, r3
 8002d86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d8a:	f004 f94f 	bl	800702c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8002d8e:	e0b5      	b.n	8002efc <HAL_UART_MspInit+0x210>
  else if(uartHandle->Instance==UART4)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a5d      	ldr	r2, [pc, #372]	@ (8002f0c <HAL_UART_MspInit+0x220>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d16a      	bne.n	8002e70 <HAL_UART_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002d9a:	2308      	movs	r3, #8
 8002d9c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002da2:	f107 0320 	add.w	r3, r7, #32
 8002da6:	4618      	mov	r0, r3
 8002da8:	f005 f908 	bl	8007fbc <HAL_RCCEx_PeriphCLKConfig>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <HAL_UART_MspInit+0xca>
      Error_Handler();
 8002db2:	f7ff fa95 	bl	80022e0 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002db6:	4b54      	ldr	r3, [pc, #336]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dba:	4a53      	ldr	r2, [pc, #332]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002dbc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002dc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dc2:	4b51      	ldr	r3, [pc, #324]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dce:	4b4e      	ldr	r3, [pc, #312]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd2:	4a4d      	ldr	r2, [pc, #308]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002dd4:	f043 0304 	orr.w	r3, r3, #4
 8002dd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dda:	4b4b      	ldr	r3, [pc, #300]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002de6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002dea:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df4:	2300      	movs	r3, #0
 8002df6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002dfa:	2305      	movs	r3, #5
 8002dfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e00:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002e04:	4619      	mov	r1, r3
 8002e06:	4842      	ldr	r0, [pc, #264]	@ (8002f10 <HAL_UART_MspInit+0x224>)
 8002e08:	f004 f910 	bl	800702c <HAL_GPIO_Init>
    hdma_uart4_tx.Instance = DMA1_Channel3;
 8002e0c:	4b41      	ldr	r3, [pc, #260]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e0e:	4a42      	ldr	r2, [pc, #264]	@ (8002f18 <HAL_UART_MspInit+0x22c>)
 8002e10:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8002e12:	4b40      	ldr	r3, [pc, #256]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e14:	221f      	movs	r2, #31
 8002e16:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e18:	4b3e      	ldr	r3, [pc, #248]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e1a:	2210      	movs	r2, #16
 8002e1c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e1e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e24:	4b3b      	ldr	r3, [pc, #236]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e26:	2280      	movs	r2, #128	@ 0x80
 8002e28:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e2a:	4b3a      	ldr	r3, [pc, #232]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e30:	4b38      	ldr	r3, [pc, #224]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002e36:	4b37      	ldr	r3, [pc, #220]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e3c:	4b35      	ldr	r3, [pc, #212]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002e42:	4834      	ldr	r0, [pc, #208]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e44:	f003 fdc0 	bl	80069c8 <HAL_DMA_Init>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_UART_MspInit+0x166>
      Error_Handler();
 8002e4e:	f7ff fa47 	bl	80022e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a2f      	ldr	r2, [pc, #188]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e56:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002e58:	4a2e      	ldr	r2, [pc, #184]	@ (8002f14 <HAL_UART_MspInit+0x228>)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002e5e:	2200      	movs	r2, #0
 8002e60:	2105      	movs	r1, #5
 8002e62:	2034      	movs	r0, #52	@ 0x34
 8002e64:	f003 fd88 	bl	8006978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002e68:	2034      	movs	r0, #52	@ 0x34
 8002e6a:	f003 fd9f 	bl	80069ac <HAL_NVIC_EnableIRQ>
}
 8002e6e:	e045      	b.n	8002efc <HAL_UART_MspInit+0x210>
  else if(uartHandle->Instance==UART5)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a29      	ldr	r2, [pc, #164]	@ (8002f1c <HAL_UART_MspInit+0x230>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d140      	bne.n	8002efc <HAL_UART_MspInit+0x210>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002e7a:	2310      	movs	r3, #16
 8002e7c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e82:	f107 0320 	add.w	r3, r7, #32
 8002e86:	4618      	mov	r0, r3
 8002e88:	f005 f898 	bl	8007fbc <HAL_RCCEx_PeriphCLKConfig>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_UART_MspInit+0x1aa>
      Error_Handler();
 8002e92:	f7ff fa25 	bl	80022e0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002e96:	4b1c      	ldr	r3, [pc, #112]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002e9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ea0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ea2:	4b19      	ldr	r3, [pc, #100]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eae:	4b16      	ldr	r3, [pc, #88]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	4a15      	ldr	r2, [pc, #84]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002eb4:	f043 0304 	orr.w	r3, r3, #4
 8002eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eba:	4b13      	ldr	r3, [pc, #76]	@ (8002f08 <HAL_UART_MspInit+0x21c>)
 8002ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	60bb      	str	r3, [r7, #8]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ec6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002eca:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ecc:	2312      	movs	r3, #18
 8002ece:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002eda:	2305      	movs	r3, #5
 8002edc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	480a      	ldr	r0, [pc, #40]	@ (8002f10 <HAL_UART_MspInit+0x224>)
 8002ee8:	f004 f8a0 	bl	800702c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002eec:	2200      	movs	r2, #0
 8002eee:	2105      	movs	r1, #5
 8002ef0:	2035      	movs	r0, #53	@ 0x35
 8002ef2:	f003 fd41 	bl	8006978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002ef6:	2035      	movs	r0, #53	@ 0x35
 8002ef8:	f003 fd58 	bl	80069ac <HAL_NVIC_EnableIRQ>
}
 8002efc:	bf00      	nop
 8002efe:	3788      	adds	r7, #136	@ 0x88
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40008000 	.word	0x40008000
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	40004c00 	.word	0x40004c00
 8002f10:	48000800 	.word	0x48000800
 8002f14:	2000460c 	.word	0x2000460c
 8002f18:	40020030 	.word	0x40020030
 8002f1c:	40005000 	.word	0x40005000

08002f20 <crc16_ccitt>:
#define COMM_CRC_H_

#include <stdint.h>

static inline uint16_t crc16_ccitt(const uint8_t *data, uint16_t len)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8002f2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f30:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 8002f32:	f241 0321 	movw	r3, #4129	@ 0x1021
 8002f36:	813b      	strh	r3, [r7, #8]

    for (uint16_t i = 0; i < len; i++)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	81bb      	strh	r3, [r7, #12]
 8002f3c:	e029      	b.n	8002f92 <crc16_ccitt+0x72>
    {
        crc ^= ((uint16_t)data[i] << 8);
 8002f3e:	89bb      	ldrh	r3, [r7, #12]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	4413      	add	r3, r2
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	b21b      	sxth	r3, r3
 8002f48:	021b      	lsls	r3, r3, #8
 8002f4a:	b21a      	sxth	r2, r3
 8002f4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f50:	4053      	eors	r3, r2
 8002f52:	b21b      	sxth	r3, r3
 8002f54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	72fb      	strb	r3, [r7, #11]
 8002f5a:	e014      	b.n	8002f86 <crc16_ccitt+0x66>
        {
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 8002f5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	da09      	bge.n	8002f78 <crc16_ccitt+0x58>
 8002f64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	b21a      	sxth	r2, r3
 8002f6c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002f70:	4053      	eors	r3, r2
 8002f72:	b21b      	sxth	r3, r3
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	e002      	b.n	8002f7e <crc16_ccitt+0x5e>
 8002f78:	89fb      	ldrh	r3, [r7, #14]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8002f80:	7afb      	ldrb	r3, [r7, #11]
 8002f82:	3301      	adds	r3, #1
 8002f84:	72fb      	strb	r3, [r7, #11]
 8002f86:	7afb      	ldrb	r3, [r7, #11]
 8002f88:	2b07      	cmp	r3, #7
 8002f8a:	d9e7      	bls.n	8002f5c <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 8002f8c:	89bb      	ldrh	r3, [r7, #12]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	81bb      	strh	r3, [r7, #12]
 8002f92:	89ba      	ldrh	r2, [r7, #12]
 8002f94:	887b      	ldrh	r3, [r7, #2]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d3d1      	bcc.n	8002f3e <crc16_ccitt+0x1e>
        }
    }
    return crc;
 8002f9a:	89fb      	ldrh	r3, [r7, #14]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <CommPack_BuildB1Tx>:

uint16_t CommPack_BuildB1Tx(uint8_t *buf,
                                uint16_t max_len,
                                const EncoderSnapshot_t *enc,
                                const SupervisorSnapshot_t *sup)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b092      	sub	sp, #72	@ 0x48
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	817b      	strh	r3, [r7, #10]
  if (!buf || !enc || !sup)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d005      	beq.n	8002fca <CommPack_BuildB1Tx+0x22>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <CommPack_BuildB1Tx+0x22>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <CommPack_BuildB1Tx+0x26>
    return 0;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	e074      	b.n	80030b8 <CommPack_BuildB1Tx+0x110>

  /* frame sizes */
  const uint16_t HEADER_LEN = sizeof(CommFrameHeader_t);
 8002fce:	230a      	movs	r3, #10
 8002fd0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  const uint16_t PAYLOAD_LEN = sizeof(CommPayloadB1_t);
 8002fd4:	231c      	movs	r3, #28
 8002fd6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  const uint16_t CRC_LEN = sizeof(uint16_t);
 8002fda:	2302      	movs	r3, #2
 8002fdc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t FRAME_LEN = sizeof(CommFrameB1_t);
 8002fde:	2328      	movs	r3, #40	@ 0x28
 8002fe0:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  if (max_len < FRAME_LEN)
 8002fe2:	897a      	ldrh	r2, [r7, #10]
 8002fe4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d201      	bcs.n	8002fee <CommPack_BuildB1Tx+0x46>
    return 0;
 8002fea:	2300      	movs	r3, #0
 8002fec:	e064      	b.n	80030b8 <CommPack_BuildB1Tx+0x110>

  static uint16_t tx_seq = 0;

  uint16_t i = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	877b      	strh	r3, [r7, #58]	@ 0x3a


  /* ---------- Header ---------- */
  CommFrameHeader_t hdr;

  hdr.payload_len  = PAYLOAD_LEN;
 8002ff2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002ff6:	867b      	strh	r3, [r7, #50]	@ 0x32
  hdr.seq          = ++tx_seq;
 8002ff8:	4b31      	ldr	r3, [pc, #196]	@ (80030c0 <CommPack_BuildB1Tx+0x118>)
 8002ffa:	881b      	ldrh	r3, [r3, #0]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	4b2f      	ldr	r3, [pc, #188]	@ (80030c0 <CommPack_BuildB1Tx+0x118>)
 8003002:	801a      	strh	r2, [r3, #0]
 8003004:	4b2e      	ldr	r3, [pc, #184]	@ (80030c0 <CommPack_BuildB1Tx+0x118>)
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	86bb      	strh	r3, [r7, #52]	@ 0x34
  hdr.timestamp_ms = sup->task_last_run_ms;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f8c7 3036 	str.w	r3, [r7, #54]	@ 0x36
  hdr.msg_id = 0xAA55;
 8003012:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003016:	863b      	strh	r3, [r7, #48]	@ 0x30

  memcpy(&buf[i], &hdr, HEADER_LEN);
 8003018:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	4413      	add	r3, r2
 800301e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003022:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8003026:	4618      	mov	r0, r3
 8003028:	f00f f981 	bl	801232e <memcpy>
  i += HEADER_LEN;
 800302c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800302e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003032:	4413      	add	r3, r2
 8003034:	877b      	strh	r3, [r7, #58]	@ 0x3a


  /* ---------- Payload ---------- */
  CommPayloadB1_t pl;
  for (int i = 0; i < 4; i++)
 8003036:	2300      	movs	r3, #0
 8003038:	647b      	str	r3, [r7, #68]	@ 0x44
 800303a:	e00d      	b.n	8003058 <CommPack_BuildB1Tx+0xb0>
  {
      pl.wheel_speed_rpm[i] = enc->wheel_speed_rpm[i];
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	3348      	adds	r3, #72	@ 0x48
 800304c:	443b      	add	r3, r7
 800304e:	3b34      	subs	r3, #52	@ 0x34
 8003050:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 4; i++)
 8003052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003054:	3301      	adds	r3, #1
 8003056:	647b      	str	r3, [r7, #68]	@ 0x44
 8003058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800305a:	2b03      	cmp	r3, #3
 800305c:	ddee      	ble.n	800303c <CommPack_BuildB1Tx+0x94>
  }
  pl.degraded_mask  = sup->degraded_mask;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	627b      	str	r3, [r7, #36]	@ 0x24
  pl.critical_mask  = sup->critical_mask;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	62bb      	str	r3, [r7, #40]	@ 0x28
  pl.alive_counter = sup->alive_counter;
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	7d5b      	ldrb	r3, [r3, #21]
 800306e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  memcpy(&buf[i], &pl, PAYLOAD_LEN);
 8003070:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	4413      	add	r3, r2
 8003076:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800307a:	f107 0114 	add.w	r1, r7, #20
 800307e:	4618      	mov	r0, r3
 8003080:	f00f f955 	bl	801232e <memcpy>
  i += PAYLOAD_LEN;
 8003084:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8003086:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800308a:	4413      	add	r3, r2
 800308c:	877b      	strh	r3, [r7, #58]	@ 0x3a


  /* ---------- CRC ---------- */
  uint16_t crc = crc16_ccitt(buf, i);
 800308e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003090:	4619      	mov	r1, r3
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f7ff ff44 	bl	8002f20 <crc16_ccitt>
 8003098:	4603      	mov	r3, r0
 800309a:	827b      	strh	r3, [r7, #18]
  memcpy(&buf[i], &crc, CRC_LEN);
 800309c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4413      	add	r3, r2
 80030a2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80030a4:	f107 0112 	add.w	r1, r7, #18
 80030a8:	4618      	mov	r0, r3
 80030aa:	f00f f940 	bl	801232e <memcpy>
  i += CRC_LEN;
 80030ae:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80030b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80030b2:	4413      	add	r3, r2
 80030b4:	877b      	strh	r3, [r7, #58]	@ 0x3a

  return i;   /* lunghezza frame valido */
 80030b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3748      	adds	r7, #72	@ 0x48
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	2000466c 	.word	0x2000466c

080030c4 <Rx_TaskInit>:
#define RX_FRAME_LEN (sizeof(CommFrameB2_t))
#define SYNC_WORD   0xAA56

/* ===== API ===== */

void Rx_TaskInit(void){
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0

	CommUart_Init();
 80030c8:	f000 f91e 	bl	8003308 <CommUart_Init>

}
 80030cc:	bf00      	nop
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <Rx_TaskStep>:

    printf("\r\n");
}

void Rx_TaskStep(void)
{
 80030d0:	b5b0      	push	{r4, r5, r7, lr}
 80030d2:	b08e      	sub	sp, #56	@ 0x38
 80030d4:	af00      	add	r7, sp, #0
    static uint16_t acc_len = 0;

    uint8_t byte;

    /* blocca finch arriva almeno un byte */
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80030d6:	f04f 31ff 	mov.w	r1, #4294967295
 80030da:	2001      	movs	r0, #1
 80030dc:	f00c feee 	bl	800febc <ulTaskNotifyTake>

    while (CommUart_GetByte(&byte))
 80030e0:	e091      	b.n	8003206 <Rx_TaskStep+0x136>
    {
        /* ================= SYNC ================= */
        if (acc_len < 2)
 80030e2:	4b50      	ldr	r3, [pc, #320]	@ (8003224 <Rx_TaskStep+0x154>)
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d826      	bhi.n	8003138 <Rx_TaskStep+0x68>
        {
            acc_buf[acc_len++] = byte;
 80030ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003224 <Rx_TaskStep+0x154>)
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	b291      	uxth	r1, r2
 80030f2:	4a4c      	ldr	r2, [pc, #304]	@ (8003224 <Rx_TaskStep+0x154>)
 80030f4:	8011      	strh	r1, [r2, #0]
 80030f6:	461a      	mov	r2, r3
 80030f8:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 80030fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003228 <Rx_TaskStep+0x158>)
 80030fe:	5499      	strb	r1, [r3, r2]

            if (acc_len == 2)
 8003100:	4b48      	ldr	r3, [pc, #288]	@ (8003224 <Rx_TaskStep+0x154>)
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d17b      	bne.n	8003200 <Rx_TaskStep+0x130>
            {
                uint16_t sync = acc_buf[0] | (acc_buf[1] << 8);
 8003108:	4b47      	ldr	r3, [pc, #284]	@ (8003228 <Rx_TaskStep+0x158>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	b21a      	sxth	r2, r3
 800310e:	4b46      	ldr	r3, [pc, #280]	@ (8003228 <Rx_TaskStep+0x158>)
 8003110:	785b      	ldrb	r3, [r3, #1]
 8003112:	b21b      	sxth	r3, r3
 8003114:	021b      	lsls	r3, r3, #8
 8003116:	b21b      	sxth	r3, r3
 8003118:	4313      	orrs	r3, r2
 800311a:	b21b      	sxth	r3, r3
 800311c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                if (sync != SYNC_WORD)
 800311e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003120:	f64a 2256 	movw	r2, #43606	@ 0xaa56
 8003124:	4293      	cmp	r3, r2
 8003126:	d06b      	beq.n	8003200 <Rx_TaskStep+0x130>
                {
                    acc_buf[0] = acc_buf[1];
 8003128:	4b3f      	ldr	r3, [pc, #252]	@ (8003228 <Rx_TaskStep+0x158>)
 800312a:	785a      	ldrb	r2, [r3, #1]
 800312c:	4b3e      	ldr	r3, [pc, #248]	@ (8003228 <Rx_TaskStep+0x158>)
 800312e:	701a      	strb	r2, [r3, #0]
                    acc_len = 1;
 8003130:	4b3c      	ldr	r3, [pc, #240]	@ (8003224 <Rx_TaskStep+0x154>)
 8003132:	2201      	movs	r2, #1
 8003134:	801a      	strh	r2, [r3, #0]
                }
            }
            continue;
 8003136:	e063      	b.n	8003200 <Rx_TaskStep+0x130>
        }

        /* ============= RESTO FRAME ============== */
        acc_buf[acc_len] = byte;
 8003138:	4b3a      	ldr	r3, [pc, #232]	@ (8003224 <Rx_TaskStep+0x154>)
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8003142:	4b39      	ldr	r3, [pc, #228]	@ (8003228 <Rx_TaskStep+0x158>)
 8003144:	5499      	strb	r1, [r3, r2]

        uint16_t w = acc_buf[acc_len-1] | (acc_buf[acc_len] << 8);
 8003146:	4b37      	ldr	r3, [pc, #220]	@ (8003224 <Rx_TaskStep+0x154>)
 8003148:	881b      	ldrh	r3, [r3, #0]
 800314a:	3b01      	subs	r3, #1
 800314c:	4a36      	ldr	r2, [pc, #216]	@ (8003228 <Rx_TaskStep+0x158>)
 800314e:	5cd3      	ldrb	r3, [r2, r3]
 8003150:	b21a      	sxth	r2, r3
 8003152:	4b34      	ldr	r3, [pc, #208]	@ (8003224 <Rx_TaskStep+0x154>)
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	4619      	mov	r1, r3
 8003158:	4b33      	ldr	r3, [pc, #204]	@ (8003228 <Rx_TaskStep+0x158>)
 800315a:	5c5b      	ldrb	r3, [r3, r1]
 800315c:	b21b      	sxth	r3, r3
 800315e:	021b      	lsls	r3, r3, #8
 8003160:	b21b      	sxth	r3, r3
 8003162:	4313      	orrs	r3, r2
 8003164:	b21b      	sxth	r3, r3
 8003166:	86fb      	strh	r3, [r7, #54]	@ 0x36


        if (w == SYNC_WORD)                 // aggiunto
 8003168:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800316a:	f64a 2256 	movw	r2, #43606	@ 0xaa56
 800316e:	4293      	cmp	r3, r2
 8003170:	d111      	bne.n	8003196 <Rx_TaskStep+0xc6>
        	{
        	acc_buf[0] = acc_buf[acc_len-1];
 8003172:	4b2c      	ldr	r3, [pc, #176]	@ (8003224 <Rx_TaskStep+0x154>)
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	3b01      	subs	r3, #1
 8003178:	4a2b      	ldr	r2, [pc, #172]	@ (8003228 <Rx_TaskStep+0x158>)
 800317a:	5cd2      	ldrb	r2, [r2, r3]
 800317c:	4b2a      	ldr	r3, [pc, #168]	@ (8003228 <Rx_TaskStep+0x158>)
 800317e:	701a      	strb	r2, [r3, #0]
        	acc_buf[1] = acc_buf[acc_len];
 8003180:	4b28      	ldr	r3, [pc, #160]	@ (8003224 <Rx_TaskStep+0x154>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	4b28      	ldr	r3, [pc, #160]	@ (8003228 <Rx_TaskStep+0x158>)
 8003188:	5c9a      	ldrb	r2, [r3, r2]
 800318a:	4b27      	ldr	r3, [pc, #156]	@ (8003228 <Rx_TaskStep+0x158>)
 800318c:	705a      	strb	r2, [r3, #1]
        	acc_len = 2;                    // aggiunto
 800318e:	4b25      	ldr	r3, [pc, #148]	@ (8003224 <Rx_TaskStep+0x154>)
 8003190:	2202      	movs	r2, #2
 8003192:	801a      	strh	r2, [r3, #0]
        	continue;                       // aggiunto
 8003194:	e037      	b.n	8003206 <Rx_TaskStep+0x136>
        	}

        acc_len++;
 8003196:	4b23      	ldr	r3, [pc, #140]	@ (8003224 <Rx_TaskStep+0x154>)
 8003198:	881b      	ldrh	r3, [r3, #0]
 800319a:	3301      	adds	r3, #1
 800319c:	b29a      	uxth	r2, r3
 800319e:	4b21      	ldr	r3, [pc, #132]	@ (8003224 <Rx_TaskStep+0x154>)
 80031a0:	801a      	strh	r2, [r3, #0]
        if (acc_len < RX_FRAME_LEN)
 80031a2:	4b20      	ldr	r3, [pc, #128]	@ (8003224 <Rx_TaskStep+0x154>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	2b25      	cmp	r3, #37	@ 0x25
 80031a8:	d92c      	bls.n	8003204 <Rx_TaskStep+0x134>
            continue;

        /* ============= FRAME COMPLETO ============ */
        //Debug_DumpAccBuf(acc_buf, acc_len);
        uint32_t now = osKernelGetTickCount();
 80031aa:	f00a fba7 	bl	800d8fc <osKernelGetTickCount>
 80031ae:	6338      	str	r0, [r7, #48]	@ 0x30
        snap.task_last_run_ms = now;
 80031b0:	4a1e      	ldr	r2, [pc, #120]	@ (800322c <Rx_TaskStep+0x15c>)
 80031b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b4:	61d3      	str	r3, [r2, #28]

        CommFrameHeader_t hdr;
        CommPayloadB2_t   pl;

        CommUnpackStatus_t st =
            CommUnpack_B1FromB2(acc_buf, RX_FRAME_LEN, &hdr, &pl);
 80031b6:	1d3b      	adds	r3, r7, #4
 80031b8:	f107 0220 	add.w	r2, r7, #32
 80031bc:	2126      	movs	r1, #38	@ 0x26
 80031be:	481a      	ldr	r0, [pc, #104]	@ (8003228 <Rx_TaskStep+0x158>)
 80031c0:	f000 f9a0 	bl	8003504 <CommUnpack_B1FromB2>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        snap.last_event = st;
 80031ca:	4a18      	ldr	r2, [pc, #96]	@ (800322c <Rx_TaskStep+0x15c>)
 80031cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80031d0:	7693      	strb	r3, [r2, #26]


        if (st == COMM_UNPACK_OK)
 80031d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10b      	bne.n	80031f2 <Rx_TaskStep+0x122>
        {
            snap.payload = pl;
 80031da:	4b14      	ldr	r3, [pc, #80]	@ (800322c <Rx_TaskStep+0x15c>)
 80031dc:	461c      	mov	r4, r3
 80031de:	1d3d      	adds	r5, r7, #4
 80031e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80031e8:	c403      	stmia	r4!, {r0, r1}
 80031ea:	8022      	strh	r2, [r4, #0]
            snap.data_last_valid_ms = now;
 80031ec:	4a0f      	ldr	r2, [pc, #60]	@ (800322c <Rx_TaskStep+0x15c>)
 80031ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f0:	6213      	str	r3, [r2, #32]
        }
        acc_len = 0;   // pronto per il prossimo frame
 80031f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003224 <Rx_TaskStep+0x154>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	801a      	strh	r2, [r3, #0]
        RxSnapshot_Write(&snap);
 80031f8:	480c      	ldr	r0, [pc, #48]	@ (800322c <Rx_TaskStep+0x15c>)
 80031fa:	f001 fe0b 	bl	8004e14 <RxSnapshot_Write>
 80031fe:	e002      	b.n	8003206 <Rx_TaskStep+0x136>
            continue;
 8003200:	bf00      	nop
 8003202:	e000      	b.n	8003206 <Rx_TaskStep+0x136>
            continue;
 8003204:	bf00      	nop
    while (CommUart_GetByte(&byte))
 8003206:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800320a:	4618      	mov	r0, r3
 800320c:	f000 f906 	bl	800341c <CommUart_GetByte>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	f47f af65 	bne.w	80030e2 <Rx_TaskStep+0x12>
    }
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop
 800321c:	3738      	adds	r7, #56	@ 0x38
 800321e:	46bd      	mov	sp, r7
 8003220:	bdb0      	pop	{r4, r5, r7, pc}
 8003222:	bf00      	nop
 8003224:	2000466e 	.word	0x2000466e
 8003228:	20004670 	.word	0x20004670
 800322c:	20004698 	.word	0x20004698

08003230 <Tx_TaskStep>:

#define TX_FRAME_LEN (sizeof(CommFrameB1_t))


void Tx_TaskStep(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b092      	sub	sp, #72	@ 0x48
 8003234:	af00      	add	r7, sp, #0

  static uint8_t tx_buf[TX_FRAME_LEN];


  /* === Read snapshots === */
  EncoderSnapshot_Read(&enc);
 8003236:	f107 031c 	add.w	r3, r7, #28
 800323a:	4618      	mov	r0, r3
 800323c:	f001 fdae 	bl	8004d9c <EncoderSnapshot_Read>
  SupervisorSnapshot_Read(&sup);
 8003240:	1d3b      	adds	r3, r7, #4
 8003242:	4618      	mov	r0, r3
 8003244:	f001 fe6c 	bl	8004f20 <SupervisorSnapshot_Read>

  /* === Build frame === */
  uint16_t tx_len = CommPack_BuildB1Tx(tx_buf, TX_FRAME_LEN, &enc, &sup);
 8003248:	1d3b      	adds	r3, r7, #4
 800324a:	f107 021c 	add.w	r2, r7, #28
 800324e:	2128      	movs	r1, #40	@ 0x28
 8003250:	4809      	ldr	r0, [pc, #36]	@ (8003278 <Tx_TaskStep+0x48>)
 8003252:	f7ff fea9 	bl	8002fa8 <CommPack_BuildB1Tx>
 8003256:	4603      	mov	r3, r0
 8003258:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  /* === Send === */
  if (tx_len == TX_FRAME_LEN)
 800325c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003260:	2b28      	cmp	r3, #40	@ 0x28
 8003262:	d105      	bne.n	8003270 <Tx_TaskStep+0x40>
  {
    CommUart_Send(tx_buf, tx_len);
 8003264:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003268:	4619      	mov	r1, r3
 800326a:	4803      	ldr	r0, [pc, #12]	@ (8003278 <Tx_TaskStep+0x48>)
 800326c:	f000 f856 	bl	800331c <CommUart_Send>
  }
}
 8003270:	bf00      	nop
 8003272:	3748      	adds	r7, #72	@ 0x48
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	200046bc 	.word	0x200046bc

0800327c <ring_next>:
static TaskHandle_t rx_task_handle = NULL;

/* ===================== Local utilities ===================== */

static uint16_t ring_next(uint16_t idx)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	80fb      	strh	r3, [r7, #6]
    uint16_t next = idx + 1U;
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	3301      	adds	r3, #1
 800328a:	81fb      	strh	r3, [r7, #14]

    if (next >= UART_RX_BUF_SIZE)
 800328c:	89fb      	ldrh	r3, [r7, #14]
 800328e:	2bff      	cmp	r3, #255	@ 0xff
 8003290:	d901      	bls.n	8003296 <ring_next+0x1a>
    {
        next = 0U;
 8003292:	2300      	movs	r3, #0
 8003294:	81fb      	strh	r3, [r7, #14]
    }

    return next;
 8003296:	89fb      	ldrh	r3, [r7, #14]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <CommUart_RegisterRxTask>:

/* ===================== API ===================== */

void CommUart_RegisterRxTask(TaskHandle_t h)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
    rx_task_handle = h;
 80032ac:	4a04      	ldr	r2, [pc, #16]	@ (80032c0 <CommUart_RegisterRxTask+0x1c>)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6013      	str	r3, [r2, #0]
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	200047ec 	.word	0x200047ec

080032c4 <CommUart_EarlyInit>:

void CommUart_EarlyInit(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
    rx_wr = 0U;
 80032c8:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <CommUart_EarlyInit+0x2c>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	801a      	strh	r2, [r3, #0]
    rx_rd = 0U;
 80032ce:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <CommUart_EarlyInit+0x30>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	801a      	strh	r2, [r3, #0]
    rx_task_handle = NULL;
 80032d4:	4b08      	ldr	r3, [pc, #32]	@ (80032f8 <CommUart_EarlyInit+0x34>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
    uart4_tx_busy = false;
 80032da:	4b08      	ldr	r3, [pc, #32]	@ (80032fc <CommUart_EarlyInit+0x38>)
 80032dc:	2200      	movs	r2, #0
 80032de:	701a      	strb	r2, [r3, #0]

    (void)HAL_UART_Receive_IT(&huart4, &rx_byte, 1U);
 80032e0:	2201      	movs	r2, #1
 80032e2:	4907      	ldr	r1, [pc, #28]	@ (8003300 <CommUart_EarlyInit+0x3c>)
 80032e4:	4807      	ldr	r0, [pc, #28]	@ (8003304 <CommUart_EarlyInit+0x40>)
 80032e6:	f005 ffbd 	bl	8009264 <HAL_UART_Receive_IT>
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	200047e8 	.word	0x200047e8
 80032f4:	200047ea 	.word	0x200047ea
 80032f8:	200047ec 	.word	0x200047ec
 80032fc:	200046e4 	.word	0x200046e4
 8003300:	200046e5 	.word	0x200046e5
 8003304:	200044e4 	.word	0x200044e4

08003308 <CommUart_Init>:

void CommUart_Init(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
    CommUart_RegisterRxTask(xTaskGetCurrentTaskHandle());
 800330c:	f00c fc38 	bl	800fb80 <xTaskGetCurrentTaskHandle>
 8003310:	4603      	mov	r3, r0
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff ffc6 	bl	80032a4 <CommUart_RegisterRxTask>
}
 8003318:	bf00      	nop
 800331a:	bd80      	pop	{r7, pc}

0800331c <CommUart_Send>:

void CommUart_Send(const uint8_t *buf, uint16_t len)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	460b      	mov	r3, r1
 8003326:	807b      	strh	r3, [r7, #2]
    HAL_StatusTypeDef st;

    if ((buf != NULL) && (len > 0U))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00a      	beq.n	8003344 <CommUart_Send+0x28>
 800332e:	887b      	ldrh	r3, [r7, #2]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d007      	beq.n	8003344 <CommUart_Send+0x28>
    {
        st = HAL_UART_Transmit(&huart4, buf, len, 3U);
 8003334:	887a      	ldrh	r2, [r7, #2]
 8003336:	2303      	movs	r3, #3
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4804      	ldr	r0, [pc, #16]	@ (800334c <CommUart_Send+0x30>)
 800333c:	f005 fe70 	bl	8009020 <HAL_UART_Transmit>
 8003340:	4603      	mov	r3, r0
 8003342:	73fb      	strb	r3, [r7, #15]
        (void)st;
    }
}
 8003344:	bf00      	nop
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	200044e4 	.word	0x200044e4

08003350 <HAL_UART_TxCpltCallback>:

/* ===================== HAL callbacks ===================== */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
    if (huart != NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_UART_TxCpltCallback+0x1a>
    {
        if (huart == &huart5)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a04      	ldr	r2, [pc, #16]	@ (8003374 <HAL_UART_TxCpltCallback+0x24>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d101      	bne.n	800336a <HAL_UART_TxCpltCallback+0x1a>
        {
            SabertoothCallback();
 8003366:	f7fe fb8d 	bl	8001a84 <SabertoothCallback>
        }
    }
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20004578 	.word	0x20004578

08003378 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
    BaseType_t hpw = pdFALSE;
 8003380:	2300      	movs	r3, #0
 8003382:	60bb      	str	r3, [r7, #8]

    if (huart == &huart4)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a1e      	ldr	r2, [pc, #120]	@ (8003400 <HAL_UART_RxCpltCallback+0x88>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d134      	bne.n	80033f6 <HAL_UART_RxCpltCallback+0x7e>
    {
        uint16_t next = ring_next(rx_wr);
 800338c:	4b1d      	ldr	r3, [pc, #116]	@ (8003404 <HAL_UART_RxCpltCallback+0x8c>)
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	b29b      	uxth	r3, r3
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff72 	bl	800327c <ring_next>
 8003398:	4603      	mov	r3, r0
 800339a:	81fb      	strh	r3, [r7, #14]

        if (next != rx_rd)
 800339c:	4b1a      	ldr	r3, [pc, #104]	@ (8003408 <HAL_UART_RxCpltCallback+0x90>)
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	89fa      	ldrh	r2, [r7, #14]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d00a      	beq.n	80033be <HAL_UART_RxCpltCallback+0x46>
        {
            rx_buf[rx_wr] = rx_byte;
 80033a8:	4b16      	ldr	r3, [pc, #88]	@ (8003404 <HAL_UART_RxCpltCallback+0x8c>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	4b16      	ldr	r3, [pc, #88]	@ (800340c <HAL_UART_RxCpltCallback+0x94>)
 80033b2:	7819      	ldrb	r1, [r3, #0]
 80033b4:	4b16      	ldr	r3, [pc, #88]	@ (8003410 <HAL_UART_RxCpltCallback+0x98>)
 80033b6:	5499      	strb	r1, [r3, r2]
            rx_wr = next;
 80033b8:	4a12      	ldr	r2, [pc, #72]	@ (8003404 <HAL_UART_RxCpltCallback+0x8c>)
 80033ba:	89fb      	ldrh	r3, [r7, #14]
 80033bc:	8013      	strh	r3, [r2, #0]
        }

        if (rx_task_handle != NULL)
 80033be:	4b15      	ldr	r3, [pc, #84]	@ (8003414 <HAL_UART_RxCpltCallback+0x9c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d007      	beq.n	80033d6 <HAL_UART_RxCpltCallback+0x5e>
        {
            vTaskNotifyGiveFromISR(rx_task_handle, &hpw);
 80033c6:	4b13      	ldr	r3, [pc, #76]	@ (8003414 <HAL_UART_RxCpltCallback+0x9c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f107 0208 	add.w	r2, r7, #8
 80033ce:	4611      	mov	r1, r2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f00c fdbf 	bl	800ff54 <vTaskNotifyGiveFromISR>
        }

        (void)HAL_UART_Receive_IT(&huart4, &rx_byte, 1U);
 80033d6:	2201      	movs	r2, #1
 80033d8:	490c      	ldr	r1, [pc, #48]	@ (800340c <HAL_UART_RxCpltCallback+0x94>)
 80033da:	4809      	ldr	r0, [pc, #36]	@ (8003400 <HAL_UART_RxCpltCallback+0x88>)
 80033dc:	f005 ff42 	bl	8009264 <HAL_UART_Receive_IT>
        portYIELD_FROM_ISR(hpw);
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <HAL_UART_RxCpltCallback+0x7e>
 80033e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003418 <HAL_UART_RxCpltCallback+0xa0>)
 80033e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	f3bf 8f4f 	dsb	sy
 80033f2:	f3bf 8f6f 	isb	sy
    }
}
 80033f6:	bf00      	nop
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	200044e4 	.word	0x200044e4
 8003404:	200047e8 	.word	0x200047e8
 8003408:	200047ea 	.word	0x200047ea
 800340c:	200046e5 	.word	0x200046e5
 8003410:	200046e8 	.word	0x200046e8
 8003414:	200047ec 	.word	0x200047ec
 8003418:	e000ed04 	.word	0xe000ed04

0800341c <CommUart_GetByte>:

/* ===================== RX API ===================== */

bool CommUart_GetByte(uint8_t *b)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
    bool has_data = false;
 8003424:	2300      	movs	r3, #0
 8003426:	73fb      	strb	r3, [r7, #15]

    if ((b != NULL) && (rx_rd != rx_wr))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d01b      	beq.n	8003466 <CommUart_GetByte+0x4a>
 800342e:	4b10      	ldr	r3, [pc, #64]	@ (8003470 <CommUart_GetByte+0x54>)
 8003430:	881b      	ldrh	r3, [r3, #0]
 8003432:	b29a      	uxth	r2, r3
 8003434:	4b0f      	ldr	r3, [pc, #60]	@ (8003474 <CommUart_GetByte+0x58>)
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	b29b      	uxth	r3, r3
 800343a:	429a      	cmp	r2, r3
 800343c:	d013      	beq.n	8003466 <CommUart_GetByte+0x4a>
    {
        *b = rx_buf[rx_rd];
 800343e:	4b0c      	ldr	r3, [pc, #48]	@ (8003470 <CommUart_GetByte+0x54>)
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	b29b      	uxth	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	4b0c      	ldr	r3, [pc, #48]	@ (8003478 <CommUart_GetByte+0x5c>)
 8003448:	5c9a      	ldrb	r2, [r3, r2]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	701a      	strb	r2, [r3, #0]
        rx_rd = ring_next(rx_rd);
 800344e:	4b08      	ldr	r3, [pc, #32]	@ (8003470 <CommUart_GetByte+0x54>)
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff ff11 	bl	800327c <ring_next>
 800345a:	4603      	mov	r3, r0
 800345c:	461a      	mov	r2, r3
 800345e:	4b04      	ldr	r3, [pc, #16]	@ (8003470 <CommUart_GetByte+0x54>)
 8003460:	801a      	strh	r2, [r3, #0]
        has_data = true;
 8003462:	2301      	movs	r3, #1
 8003464:	73fb      	strb	r3, [r7, #15]
    }

    return has_data;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	200047ea 	.word	0x200047ea
 8003474:	200047e8 	.word	0x200047e8
 8003478:	200046e8 	.word	0x200046e8

0800347c <crc16_ccitt>:
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	460b      	mov	r3, r1
 8003486:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8003488:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800348c:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 800348e:	f241 0321 	movw	r3, #4129	@ 0x1021
 8003492:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < len; i++)
 8003494:	2300      	movs	r3, #0
 8003496:	81bb      	strh	r3, [r7, #12]
 8003498:	e029      	b.n	80034ee <crc16_ccitt+0x72>
        crc ^= ((uint16_t)data[i] << 8);
 800349a:	89bb      	ldrh	r3, [r7, #12]
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	4413      	add	r3, r2
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	b21b      	sxth	r3, r3
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	b21a      	sxth	r2, r3
 80034a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80034ac:	4053      	eors	r3, r2
 80034ae:	b21b      	sxth	r3, r3
 80034b0:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 80034b2:	2300      	movs	r3, #0
 80034b4:	72fb      	strb	r3, [r7, #11]
 80034b6:	e014      	b.n	80034e2 <crc16_ccitt+0x66>
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 80034b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	da09      	bge.n	80034d4 <crc16_ccitt+0x58>
 80034c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	b21a      	sxth	r2, r3
 80034c8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80034cc:	4053      	eors	r3, r2
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	e002      	b.n	80034da <crc16_ccitt+0x5e>
 80034d4:	89fb      	ldrh	r3, [r7, #14]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	b29b      	uxth	r3, r3
 80034da:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 80034dc:	7afb      	ldrb	r3, [r7, #11]
 80034de:	3301      	adds	r3, #1
 80034e0:	72fb      	strb	r3, [r7, #11]
 80034e2:	7afb      	ldrb	r3, [r7, #11]
 80034e4:	2b07      	cmp	r3, #7
 80034e6:	d9e7      	bls.n	80034b8 <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 80034e8:	89bb      	ldrh	r3, [r7, #12]
 80034ea:	3301      	adds	r3, #1
 80034ec:	81bb      	strh	r3, [r7, #12]
 80034ee:	89ba      	ldrh	r2, [r7, #12]
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d3d1      	bcc.n	800349a <crc16_ccitt+0x1e>
    return crc;
 80034f6:	89fb      	ldrh	r3, [r7, #14]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <CommUnpack_B1FromB2>:
#define PAYLOAD_LEN  	((uint16_t)sizeof(CommPayloadB2_t))
#define CRC_LEN 		((uint16_t)sizeof(uint16_t))
#define FRAME_LEN 		((uint16_t)sizeof(CommFrameB2_t))

CommUnpackStatus_t CommUnpack_B1FromB2(const uint8_t *buf, uint16_t len, CommFrameHeader_t *header, CommPayloadB2_t *payload)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	607a      	str	r2, [r7, #4]
 800350e:	603b      	str	r3, [r7, #0]
 8003510:	460b      	mov	r3, r1
 8003512:	817b      	strh	r3, [r7, #10]
	CommUnpackStatus_t status = COMM_UNPACK_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	75fb      	strb	r3, [r7, #23]

    if (!buf || !header || !payload){
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d005      	beq.n	800352a <CommUnpack_B1FromB2+0x26>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <CommUnpack_B1FromB2+0x26>
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d102      	bne.n	8003530 <CommUnpack_B1FromB2+0x2c>
        status = COMM_UNPACK_NULL;
 800352a:	2301      	movs	r3, #1
 800352c:	75fb      	strb	r3, [r7, #23]
 800352e:	e02d      	b.n	800358c <CommUnpack_B1FromB2+0x88>
    }
    else if (len < FRAME_LEN){
 8003530:	897b      	ldrh	r3, [r7, #10]
 8003532:	2b25      	cmp	r3, #37	@ 0x25
 8003534:	d802      	bhi.n	800353c <CommUnpack_B1FromB2+0x38>
    	status = COMM_UNPACK_LEN;
 8003536:	2302      	movs	r3, #2
 8003538:	75fb      	strb	r3, [r7, #23]
 800353a:	e027      	b.n	800358c <CommUnpack_B1FromB2+0x88>
    }
    else{
    	/* ---------- CRC check ---------- */
    	uint16_t rx_crc;
		memcpy(&rx_crc, &buf[FRAME_LEN - CRC_LEN], CRC_LEN);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	3324      	adds	r3, #36	@ 0x24
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	b29b      	uxth	r3, r3
 8003544:	823b      	strh	r3, [r7, #16]

		uint16_t calc_crc = crc16_ccitt(buf, FRAME_LEN - CRC_LEN);
 8003546:	2124      	movs	r1, #36	@ 0x24
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f7ff ff97 	bl	800347c <crc16_ccitt>
 800354e:	4603      	mov	r3, r0
 8003550:	82bb      	strh	r3, [r7, #20]

		if (rx_crc != calc_crc){
 8003552:	8a3b      	ldrh	r3, [r7, #16]
 8003554:	8aba      	ldrh	r2, [r7, #20]
 8003556:	429a      	cmp	r2, r3
 8003558:	d001      	beq.n	800355e <CommUnpack_B1FromB2+0x5a>
			return COMM_UNPACK_CRC;
 800355a:	2303      	movs	r3, #3
 800355c:	e017      	b.n	800358e <CommUnpack_B1FromB2+0x8a>
		}

		uint16_t i = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	827b      	strh	r3, [r7, #18]

		/* ---------- Header ---------- */
		memcpy(header, &buf[i], HEADER_LEN);
 8003562:	8a7b      	ldrh	r3, [r7, #18]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4413      	add	r3, r2
 8003568:	220a      	movs	r2, #10
 800356a:	4619      	mov	r1, r3
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f00e fede 	bl	801232e <memcpy>
		i += HEADER_LEN;
 8003572:	8a7b      	ldrh	r3, [r7, #18]
 8003574:	330a      	adds	r3, #10
 8003576:	827b      	strh	r3, [r7, #18]

		/* ---------- Payload ---------- */
		memcpy(payload, &buf[i], PAYLOAD_LEN);
 8003578:	8a7b      	ldrh	r3, [r7, #18]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	4413      	add	r3, r2
 800357e:	221a      	movs	r2, #26
 8003580:	4619      	mov	r1, r3
 8003582:	6838      	ldr	r0, [r7, #0]
 8003584:	f00e fed3 	bl	801232e <memcpy>

		status = COMM_UNPACK_OK;
 8003588:	2300      	movs	r3, #0
 800358a:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800358c:	7dfb      	ldrb	r3, [r7, #23]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <PI_Compute>:
/* 4. Differenziale Anteriore: Bilancia DX e SX davanti */
static PI_Controller pi_diff_a = {0.01f, 0.25f, 0.0f, 0.0f, 6.0f};

/* ===== PI incrementale ===== */
static float PI_Compute(PI_Controller *pi, float error, float dt)
{
 8003596:	b480      	push	{r7}
 8003598:	b087      	sub	sp, #28
 800359a:	af00      	add	r7, sp, #0
 800359c:	60f8      	str	r0, [r7, #12]
 800359e:	ed87 0a02 	vstr	s0, [r7, #8]
 80035a2:	edc7 0a01 	vstr	s1, [r7, #4]
    float u = pi->u_prev + (pi->Kp * (error - pi->e_prev)) + (pi->Ki * dt * error);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	ed93 7a03 	vldr	s14, [r3, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	edd3 6a00 	vldr	s13, [r3]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80035b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80035bc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80035c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	edd3 6a01 	vldr	s13, [r3, #4]
 80035ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80035d2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80035da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e2:	edc7 7a05 	vstr	s15, [r7, #20]

    if (u >  pi->out_limit){
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80035ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80035f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035f8:	dd02      	ble.n	8003600 <PI_Compute+0x6a>
    	u =  pi->out_limit;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	617b      	str	r3, [r7, #20]
    }

    if (u < -pi->out_limit){
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	edd3 7a04 	vldr	s15, [r3, #16]
 8003606:	eef1 7a67 	vneg.f32	s15, s15
 800360a:	ed97 7a05 	vldr	s14, [r7, #20]
 800360e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003616:	d506      	bpl.n	8003626 <PI_Compute+0x90>
    	u = -pi->out_limit;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	edd3 7a04 	vldr	s15, [r3, #16]
 800361e:	eef1 7a67 	vneg.f32	s15, s15
 8003622:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    pi->e_prev = error;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	609a      	str	r2, [r3, #8]
    pi->u_prev = u;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	60da      	str	r2, [r3, #12]

    return u;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	ee07 3a90 	vmov	s15, r3
}
 8003638:	eeb0 0a67 	vmov.f32	s0, s15
 800363c:	371c      	adds	r7, #28
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
	...

08003648 <ControlLaw_Init>:

void ControlLaw_Init(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
    pi_global.e_prev    = 0.0f;
 800364c:	4b12      	ldr	r3, [pc, #72]	@ (8003698 <ControlLaw_Init+0x50>)
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	609a      	str	r2, [r3, #8]
    pi_global.u_prev    = 0.0f;
 8003654:	4b10      	ldr	r3, [pc, #64]	@ (8003698 <ControlLaw_Init+0x50>)
 8003656:	f04f 0200 	mov.w	r2, #0
 800365a:	60da      	str	r2, [r3, #12]

    pi_sync_asse.e_prev = 0.0f;
 800365c:	4b0f      	ldr	r3, [pc, #60]	@ (800369c <ControlLaw_Init+0x54>)
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	609a      	str	r2, [r3, #8]
    pi_sync_asse.u_prev = 0.0f;
 8003664:	4b0d      	ldr	r3, [pc, #52]	@ (800369c <ControlLaw_Init+0x54>)
 8003666:	f04f 0200 	mov.w	r2, #0
 800366a:	60da      	str	r2, [r3, #12]

    pi_diff_p.e_prev    = 0.0f;
 800366c:	4b0c      	ldr	r3, [pc, #48]	@ (80036a0 <ControlLaw_Init+0x58>)
 800366e:	f04f 0200 	mov.w	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
    pi_diff_p.u_prev    = 0.0f;
 8003674:	4b0a      	ldr	r3, [pc, #40]	@ (80036a0 <ControlLaw_Init+0x58>)
 8003676:	f04f 0200 	mov.w	r2, #0
 800367a:	60da      	str	r2, [r3, #12]

    pi_diff_a.e_prev    = 0.0f;
 800367c:	4b09      	ldr	r3, [pc, #36]	@ (80036a4 <ControlLaw_Init+0x5c>)
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	609a      	str	r2, [r3, #8]
    pi_diff_a.u_prev    = 0.0f;
 8003684:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <ControlLaw_Init+0x5c>)
 8003686:	f04f 0200 	mov.w	r2, #0
 800368a:	60da      	str	r2, [r3, #12]
}
 800368c:	bf00      	nop
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	20000004 	.word	0x20000004
 800369c:	20000018 	.word	0x20000018
 80036a0:	2000002c 	.word	0x2000002c
 80036a4:	20000040 	.word	0x20000040

080036a8 <ControlLaw_Step>:


void ControlLaw_Step(const ControlInput_t *in, ControlOutput_t *out){
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08e      	sub	sp, #56	@ 0x38
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
    float u_target_p;
    float u_target_a;
    float diff_p;
    float diff_a;

    rpm_avg_p  = (in->rpm_dx_p + in->rpm_sx_p) * 0.5f;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	ed93 7a03 	vldr	s14, [r3, #12]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80036be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80036c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036ca:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	rpm_avg_a  = (in->rpm_dx_a + in->rpm_sx_a) * 0.5f;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	ed93 7a05 	vldr	s14, [r3, #20]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80036da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80036e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036e6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	rpm_global = (rpm_avg_p + rpm_avg_a) * 0.5f;
 80036ea:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80036ee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80036f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036f6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80036fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036fe:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	error_diff_p = (in->rpm_dx_p - in->rpm_sx_p) - (2.0f * in->steering_cmd);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	ed93 7a03 	vldr	s14, [r3, #12]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	edd3 7a02 	vldr	s15, [r3, #8]
 800370e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	edd3 7a01 	vldr	s15, [r3, #4]
 8003718:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800371c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003720:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	error_diff_a = (in->rpm_dx_a - in->rpm_sx_a) - (2.0f * in->steering_cmd);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	ed93 7a05 	vldr	s14, [r3, #20]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003730:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	edd3 7a01 	vldr	s15, [r3, #4]
 800373a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800373e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003742:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	u_base = PI_Compute(&pi_global, (in->speed_ref_rpm - rpm_global), Ts);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	ed93 7a00 	vldr	s14, [r3]
 800374c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003754:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8003828 <ControlLaw_Step+0x180>
 8003758:	eef0 0a47 	vmov.f32	s1, s14
 800375c:	eeb0 0a67 	vmov.f32	s0, s15
 8003760:	4832      	ldr	r0, [pc, #200]	@ (800382c <ControlLaw_Step+0x184>)
 8003762:	f7ff ff18 	bl	8003596 <PI_Compute>
 8003766:	ed87 0a08 	vstr	s0, [r7, #32]

	correction_asse = PI_Compute(&pi_sync_asse, (rpm_avg_a - rpm_avg_p), Ts);
 800376a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800376e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003772:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003776:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003828 <ControlLaw_Step+0x180>
 800377a:	eef0 0a47 	vmov.f32	s1, s14
 800377e:	eeb0 0a67 	vmov.f32	s0, s15
 8003782:	482b      	ldr	r0, [pc, #172]	@ (8003830 <ControlLaw_Step+0x188>)
 8003784:	f7ff ff07 	bl	8003596 <PI_Compute>
 8003788:	ed87 0a07 	vstr	s0, [r7, #28]

	u_target_p = u_base + correction_asse;
 800378c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003790:	edd7 7a07 	vldr	s15, [r7, #28]
 8003794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003798:	edc7 7a06 	vstr	s15, [r7, #24]
	u_target_a = u_base - correction_asse;
 800379c:	ed97 7a08 	vldr	s14, [r7, #32]
 80037a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80037a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037a8:	edc7 7a05 	vstr	s15, [r7, #20]

	diff_p = PI_Compute(&pi_diff_p, error_diff_p, Ts);
 80037ac:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8003828 <ControlLaw_Step+0x180>
 80037b0:	eef0 0a67 	vmov.f32	s1, s15
 80037b4:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80037b8:	481e      	ldr	r0, [pc, #120]	@ (8003834 <ControlLaw_Step+0x18c>)
 80037ba:	f7ff feec 	bl	8003596 <PI_Compute>
 80037be:	ed87 0a04 	vstr	s0, [r7, #16]
	diff_a = PI_Compute(&pi_diff_a, error_diff_a, Ts);
 80037c2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003828 <ControlLaw_Step+0x180>
 80037c6:	eef0 0a67 	vmov.f32	s1, s15
 80037ca:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80037ce:	481a      	ldr	r0, [pc, #104]	@ (8003838 <ControlLaw_Step+0x190>)
 80037d0:	f7ff fee1 	bl	8003596 <PI_Compute>
 80037d4:	ed87 0a03 	vstr	s0, [r7, #12]

	out->u_dx_p = u_target_p - diff_p;
 80037d8:	ed97 7a06 	vldr	s14, [r7, #24]
 80037dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80037e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	edc3 7a03 	vstr	s15, [r3, #12]
	out->u_sx_p = u_target_p + diff_p;
 80037ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80037ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80037f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	edc3 7a02 	vstr	s15, [r3, #8]
	out->u_dx_a = u_target_a - diff_a;
 80037fc:	ed97 7a05 	vldr	s14, [r7, #20]
 8003800:	edd7 7a03 	vldr	s15, [r7, #12]
 8003804:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	edc3 7a01 	vstr	s15, [r3, #4]
	out->u_sx_a = u_target_a + diff_a;
 800380e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003812:	edd7 7a03 	vldr	s15, [r7, #12]
 8003816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	edc3 7a00 	vstr	s15, [r3]
}
 8003820:	bf00      	nop
 8003822:	3738      	adds	r7, #56	@ 0x38
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	3c23d70a 	.word	0x3c23d70a
 800382c:	20000004 	.word	0x20000004
 8003830:	20000018 	.word	0x20000018
 8003834:	2000002c 	.word	0x2000002c
 8003838:	20000040 	.word	0x20000040

0800383c <Apply_Encoders_Fallback_Actuation>:
#define MAX_TURN_RPM   80.0f
#define OPEN_LOOP_LIMIT 80.0f


static void Apply_Encoders_Fallback_Actuation(ControlOutput_t * const cmd, const SupervisorSnapshot_t sup)
{
 800383c:	b084      	sub	sp, #16
 800383e:	b480      	push	{r7}
 8003840:	b087      	sub	sp, #28
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
 8003846:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800384a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    /* Rule 14.4: L'espressione dell'if deve essere di tipo booleano */
    const bool fault_fl = ((sup.degraded_mask & FAULT_WHEEL_FL) != 0U) || ((sup.critical_mask & FAULT_WHEEL_FL) != 0U);
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d104      	bne.n	8003862 <Apply_Encoders_Fallback_Actuation+0x26>
 8003858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385a:	f003 0308 	and.w	r3, r3, #8
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <Apply_Encoders_Fallback_Actuation+0x2a>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <Apply_Encoders_Fallback_Actuation+0x2c>
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]
 800386a:	7bfb      	ldrb	r3, [r7, #15]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	73fb      	strb	r3, [r7, #15]
    const bool fault_fr = ((sup.degraded_mask & FAULT_WHEEL_FR) != 0U) || ((sup.critical_mask & FAULT_WHEEL_FR) != 0U);
 8003872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003874:	f003 0310 	and.w	r3, r3, #16
 8003878:	2b00      	cmp	r3, #0
 800387a:	d104      	bne.n	8003886 <Apply_Encoders_Fallback_Actuation+0x4a>
 800387c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <Apply_Encoders_Fallback_Actuation+0x4e>
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <Apply_Encoders_Fallback_Actuation+0x50>
 800388a:	2300      	movs	r3, #0
 800388c:	73bb      	strb	r3, [r7, #14]
 800388e:	7bbb      	ldrb	r3, [r7, #14]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	73bb      	strb	r3, [r7, #14]
    const bool fault_rl = ((sup.degraded_mask & FAULT_WHEEL_RL) != 0U) || ((sup.critical_mask & FAULT_WHEEL_RL) != 0U);
 8003896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003898:	f003 0320 	and.w	r3, r3, #32
 800389c:	2b00      	cmp	r3, #0
 800389e:	d104      	bne.n	80038aa <Apply_Encoders_Fallback_Actuation+0x6e>
 80038a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a2:	f003 0320 	and.w	r3, r3, #32
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <Apply_Encoders_Fallback_Actuation+0x72>
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <Apply_Encoders_Fallback_Actuation+0x74>
 80038ae:	2300      	movs	r3, #0
 80038b0:	737b      	strb	r3, [r7, #13]
 80038b2:	7b7b      	ldrb	r3, [r7, #13]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	737b      	strb	r3, [r7, #13]
    const bool fault_rr = ((sup.degraded_mask & FAULT_WHEEL_RR) != 0U) || ((sup.critical_mask & FAULT_WHEEL_RR) != 0U);
 80038ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d104      	bne.n	80038ce <Apply_Encoders_Fallback_Actuation+0x92>
 80038c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <Apply_Encoders_Fallback_Actuation+0x96>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <Apply_Encoders_Fallback_Actuation+0x98>
 80038d2:	2300      	movs	r3, #0
 80038d4:	733b      	strb	r3, [r7, #12]
 80038d6:	7b3b      	ldrb	r3, [r7, #12]
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	733b      	strb	r3, [r7, #12]

    uint8_t n_fail = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	75fb      	strb	r3, [r7, #23]
    if (fault_fl) { n_fail++; }
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <Apply_Encoders_Fallback_Actuation+0xb2>
 80038e8:	7dfb      	ldrb	r3, [r7, #23]
 80038ea:	3301      	adds	r3, #1
 80038ec:	75fb      	strb	r3, [r7, #23]
    if (fault_fr) { n_fail++; }
 80038ee:	7bbb      	ldrb	r3, [r7, #14]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d002      	beq.n	80038fa <Apply_Encoders_Fallback_Actuation+0xbe>
 80038f4:	7dfb      	ldrb	r3, [r7, #23]
 80038f6:	3301      	adds	r3, #1
 80038f8:	75fb      	strb	r3, [r7, #23]
    if (fault_rl) { n_fail++; }
 80038fa:	7b7b      	ldrb	r3, [r7, #13]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <Apply_Encoders_Fallback_Actuation+0xca>
 8003900:	7dfb      	ldrb	r3, [r7, #23]
 8003902:	3301      	adds	r3, #1
 8003904:	75fb      	strb	r3, [r7, #23]
    if (fault_rr) { n_fail++; }
 8003906:	7b3b      	ldrb	r3, [r7, #12]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <Apply_Encoders_Fallback_Actuation+0xd6>
 800390c:	7dfb      	ldrb	r3, [r7, #23]
 800390e:	3301      	adds	r3, #1
 8003910:	75fb      	strb	r3, [r7, #23]

    /* === 4 FAIL === */
    if (n_fail == 4U) {
 8003912:	7dfb      	ldrb	r3, [r7, #23]
 8003914:	2b04      	cmp	r3, #4
 8003916:	f000 80b1 	beq.w	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        /* Fallimento critico: nessuna azione possibile qui */
    }
    /* === 3 FAIL === */
    else if (n_fail == 3U) {
 800391a:	7dfb      	ldrb	r3, [r7, #23]
 800391c:	2b03      	cmp	r3, #3
 800391e:	d12d      	bne.n	800397c <Apply_Encoders_Fallback_Actuation+0x140>
        float ref;
        if (!fault_fl)      { ref = cmd->u_sx_a; }
 8003920:	7bfb      	ldrb	r3, [r7, #15]
 8003922:	f083 0301 	eor.w	r3, r3, #1
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <Apply_Encoders_Fallback_Actuation+0xf8>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	613b      	str	r3, [r7, #16]
 8003932:	e016      	b.n	8003962 <Apply_Encoders_Fallback_Actuation+0x126>
        else if (!fault_fr) { ref = cmd->u_dx_a; }
 8003934:	7bbb      	ldrb	r3, [r7, #14]
 8003936:	f083 0301 	eor.w	r3, r3, #1
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <Apply_Encoders_Fallback_Actuation+0x10c>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	613b      	str	r3, [r7, #16]
 8003946:	e00c      	b.n	8003962 <Apply_Encoders_Fallback_Actuation+0x126>
        else if (!fault_rl) { ref = cmd->u_sx_p; }
 8003948:	7b7b      	ldrb	r3, [r7, #13]
 800394a:	f083 0301 	eor.w	r3, r3, #1
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <Apply_Encoders_Fallback_Actuation+0x120>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	613b      	str	r3, [r7, #16]
 800395a:	e002      	b.n	8003962 <Apply_Encoders_Fallback_Actuation+0x126>
        else                { ref = cmd->u_dx_p; }
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	613b      	str	r3, [r7, #16]

        cmd->u_sx_a = ref;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	601a      	str	r2, [r3, #0]
        cmd->u_dx_a = ref;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	605a      	str	r2, [r3, #4]
        cmd->u_sx_p = ref;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	609a      	str	r2, [r3, #8]
        cmd->u_dx_p = ref;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	60da      	str	r2, [r3, #12]
        else { /* Default */ }
    }
    else {
        /* Nessun errore */
    }
}
 800397a:	e07f      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
    else if (n_fail == 2U) {
 800397c:	7dfb      	ldrb	r3, [r7, #23]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d159      	bne.n	8003a36 <Apply_Encoders_Fallback_Actuation+0x1fa>
        if (fault_fl && fault_rl) {
 8003982:	7bfb      	ldrb	r3, [r7, #15]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d00b      	beq.n	80039a0 <Apply_Encoders_Fallback_Actuation+0x164>
 8003988:	7b7b      	ldrb	r3, [r7, #13]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d008      	beq.n	80039a0 <Apply_Encoders_Fallback_Actuation+0x164>
            cmd->u_sx_a = cmd->u_dx_a;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	601a      	str	r2, [r3, #0]
            cmd->u_sx_p = cmd->u_dx_p;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	609a      	str	r2, [r3, #8]
 800399e:	e06d      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fr && fault_rr) {
 80039a0:	7bbb      	ldrb	r3, [r7, #14]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00b      	beq.n	80039be <Apply_Encoders_Fallback_Actuation+0x182>
 80039a6:	7b3b      	ldrb	r3, [r7, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d008      	beq.n	80039be <Apply_Encoders_Fallback_Actuation+0x182>
            cmd->u_dx_a = cmd->u_sx_a;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	605a      	str	r2, [r3, #4]
            cmd->u_dx_p = cmd->u_sx_p;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	60da      	str	r2, [r3, #12]
 80039bc:	e05e      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_rl && fault_rr) {
 80039be:	7b7b      	ldrb	r3, [r7, #13]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00b      	beq.n	80039dc <Apply_Encoders_Fallback_Actuation+0x1a0>
 80039c4:	7b3b      	ldrb	r3, [r7, #12]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d008      	beq.n	80039dc <Apply_Encoders_Fallback_Actuation+0x1a0>
            cmd->u_sx_p = cmd->u_sx_a;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	609a      	str	r2, [r3, #8]
            cmd->u_dx_p = cmd->u_dx_a;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	e04f      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fl && fault_fr) {
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00b      	beq.n	80039fa <Apply_Encoders_Fallback_Actuation+0x1be>
 80039e2:	7bbb      	ldrb	r3, [r7, #14]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <Apply_Encoders_Fallback_Actuation+0x1be>
            cmd->u_sx_a = cmd->u_sx_p;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	601a      	str	r2, [r3, #0]
            cmd->u_dx_a = cmd->u_dx_p;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68da      	ldr	r2, [r3, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	605a      	str	r2, [r3, #4]
 80039f8:	e040      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fl && fault_rr) {
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00b      	beq.n	8003a18 <Apply_Encoders_Fallback_Actuation+0x1dc>
 8003a00:	7b3b      	ldrb	r3, [r7, #12]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d008      	beq.n	8003a18 <Apply_Encoders_Fallback_Actuation+0x1dc>
            cmd->u_sx_a = cmd->u_sx_p;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	601a      	str	r2, [r3, #0]
            cmd->u_dx_p = cmd->u_dx_a;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	e031      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fr && fault_rl) {
 8003a18:	7bbb      	ldrb	r3, [r7, #14]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d02e      	beq.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
 8003a1e:	7b7b      	ldrb	r3, [r7, #13]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d02b      	beq.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
            cmd->u_dx_a = cmd->u_dx_p;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68da      	ldr	r2, [r3, #12]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	605a      	str	r2, [r3, #4]
            cmd->u_sx_p = cmd->u_sx_a;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	609a      	str	r2, [r3, #8]
}
 8003a34:	e022      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
    else if (n_fail == 1U) {
 8003a36:	7dfb      	ldrb	r3, [r7, #23]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d11f      	bne.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        if (fault_fl)      { cmd->u_sx_a = cmd->u_sx_p; }
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d004      	beq.n	8003a4c <Apply_Encoders_Fallback_Actuation+0x210>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	601a      	str	r2, [r3, #0]
}
 8003a4a:	e017      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fr) { cmd->u_dx_a = cmd->u_dx_p; }
 8003a4c:	7bbb      	ldrb	r3, [r7, #14]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d004      	beq.n	8003a5c <Apply_Encoders_Fallback_Actuation+0x220>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68da      	ldr	r2, [r3, #12]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	605a      	str	r2, [r3, #4]
}
 8003a5a:	e00f      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_rl) { cmd->u_sx_p = cmd->u_sx_a; }
 8003a5c:	7b7b      	ldrb	r3, [r7, #13]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d004      	beq.n	8003a6c <Apply_Encoders_Fallback_Actuation+0x230>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	609a      	str	r2, [r3, #8]
}
 8003a6a:	e007      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_rr) { cmd->u_dx_p = cmd->u_dx_a; }
 8003a6c:	7b3b      	ldrb	r3, [r7, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d004      	beq.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	60da      	str	r2, [r3, #12]
}
 8003a7a:	e7ff      	b.n	8003a7c <Apply_Encoders_Fallback_Actuation+0x240>
 8003a7c:	bf00      	nop
 8003a7e:	371c      	adds	r7, #28
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	b004      	add	sp, #16
 8003a88:	4770      	bx	lr

08003a8a <Control_Init>:


void Control_Init(void)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	af00      	add	r7, sp, #0
    /* Inizializza stati interni della control law */
    ControlLaw_Init();
 8003a8e:	f7ff fddb 	bl	8003648 <ControlLaw_Init>
}
 8003a92:	bf00      	nop
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <Control_Step>:

ControlOutput_t Control_Step()
{
 8003a98:	b5b0      	push	{r4, r5, r7, lr}
 8003a9a:	b09c      	sub	sp, #112	@ 0x70
 8003a9c:	af04      	add	r7, sp, #16
    static EncoderSnapshot_t enc;
    static SupervisorSnapshot_t sup;
    static RxSnapshot_t rx;

    /* === Lettura snapshot === */
    EncoderSnapshot_Read(&enc);
 8003a9e:	4892      	ldr	r0, [pc, #584]	@ (8003ce8 <Control_Step+0x250>)
 8003aa0:	f001 f97c 	bl	8004d9c <EncoderSnapshot_Read>
    SupervisorSnapshot_Read(&sup);
 8003aa4:	4891      	ldr	r0, [pc, #580]	@ (8003cec <Control_Step+0x254>)
 8003aa6:	f001 fa3b 	bl	8004f20 <SupervisorSnapshot_Read>
    RxSnapshot_Read(&rx);
 8003aaa:	4891      	ldr	r0, [pc, #580]	@ (8003cf0 <Control_Step+0x258>)
 8003aac:	f001 f9d8 	bl	8004e60 <RxSnapshot_Read>

    ControlInput_t  in;
    ControlOutput_t out;

    in.speed_ref_rpm = sup.speed_ref_rpm * MAX_SPEED_RPM;
 8003ab0:	4b8e      	ldr	r3, [pc, #568]	@ (8003cec <Control_Step+0x254>)
 8003ab2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ab6:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8003cf4 <Control_Step+0x25c>
 8003aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003abe:	edc7 7a08 	vstr	s15, [r7, #32]
    in.steering_cmd  = sup.steering_cmd * MAX_TURN_RPM;
 8003ac2:	4b8a      	ldr	r3, [pc, #552]	@ (8003cec <Control_Step+0x254>)
 8003ac4:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ac8:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8003cf8 <Control_Step+0x260>
 8003acc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ad0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    const float_t total_max_requested = fabsf(in.speed_ref_rpm) + fabsf(in.steering_cmd);
 8003ad4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ad8:	eeb0 7ae7 	vabs.f32	s14, s15
 8003adc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ae0:	eef0 7ae7 	vabs.f32	s15, s15
 8003ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ae8:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

	if (total_max_requested > MAX_SPEED_RPM) {
 8003aec:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003af0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8003cf4 <Control_Step+0x25c>
 8003af4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003afc:	dd17      	ble.n	8003b2e <Control_Step+0x96>
		const float_t scale = MAX_SPEED_RPM / total_max_requested;
 8003afe:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8003cf4 <Control_Step+0x25c>
 8003b02:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b0a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		in.speed_ref_rpm *= scale;
 8003b0e:	ed97 7a08 	vldr	s14, [r7, #32]
 8003b12:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b1a:	edc7 7a08 	vstr	s15, [r7, #32]
		in.steering_cmd *= scale;
 8003b1e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003b22:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b2a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	}

	in.rpm_sx_a = enc.wheel_speed_rpm[0];
 8003b2e:	4b6e      	ldr	r3, [pc, #440]	@ (8003ce8 <Control_Step+0x250>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	633b      	str	r3, [r7, #48]	@ 0x30
	in.rpm_dx_a = enc.wheel_speed_rpm[1];
 8003b34:	4b6c      	ldr	r3, [pc, #432]	@ (8003ce8 <Control_Step+0x250>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	637b      	str	r3, [r7, #52]	@ 0x34
	in.rpm_sx_p = enc.wheel_speed_rpm[2];
 8003b3a:	4b6b      	ldr	r3, [pc, #428]	@ (8003ce8 <Control_Step+0x250>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
	in.rpm_dx_p = enc.wheel_speed_rpm[3];
 8003b40:	4b69      	ldr	r3, [pc, #420]	@ (8003ce8 <Control_Step+0x250>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	62fb      	str	r3, [r7, #44]	@ 0x2c

	const uint32_t all_fault_mask = FAULT_WHEEL_FL | FAULT_WHEEL_FR | FAULT_WHEEL_RL | FAULT_WHEEL_RR;
 8003b46:	2378      	movs	r3, #120	@ 0x78
 8003b48:	64fb      	str	r3, [r7, #76]	@ 0x4c

	const bool use_open_loop = (sup.degraded_mask & all_fault_mask) == all_fault_mask;
 8003b4a:	4b68      	ldr	r3, [pc, #416]	@ (8003cec <Control_Step+0x254>)
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b50:	4013      	ands	r3, r2
 8003b52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b54:	429a      	cmp	r2, r3
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

	const bool disable_steering = ((sup.degraded_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) == (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) ||
 8003b60:	4b62      	ldr	r3, [pc, #392]	@ (8003cec <Control_Step+0x254>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 0318 	and.w	r3, r3, #24
 8003b68:	2b18      	cmp	r3, #24
 8003b6a:	d005      	beq.n	8003b78 <Control_Step+0xe0>
								  ((sup.degraded_mask & (FAULT_WHEEL_RL | FAULT_WHEEL_RR)) == (FAULT_WHEEL_RL | FAULT_WHEEL_RR));
 8003b6c:	4b5f      	ldr	r3, [pc, #380]	@ (8003cec <Control_Step+0x254>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
	const bool disable_steering = ((sup.degraded_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) == (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) ||
 8003b74:	2b60      	cmp	r3, #96	@ 0x60
 8003b76:	d101      	bne.n	8003b7c <Control_Step+0xe4>
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e000      	b.n	8003b7e <Control_Step+0xe6>
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8003b82:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

	if (disable_steering && (!use_open_loop)) {
 8003b8e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d009      	beq.n	8003baa <Control_Step+0x112>
 8003b96:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003b9a:	f083 0301 	eor.w	r3, r3, #1
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <Control_Step+0x112>
		in.steering_cmd = 0.0f;
 8003ba4:	f04f 0300 	mov.w	r3, #0
 8003ba8:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if (use_open_loop) {
 8003baa:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d044      	beq.n	8003c3c <Control_Step+0x1a4>
		float_t u_left  = in.speed_ref_rpm - in.steering_cmd;
 8003bb2:	ed97 7a08 	vldr	s14, [r7, #32]
 8003bb6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bbe:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		float_t u_right = in.speed_ref_rpm + in.steering_cmd;
 8003bc2:	ed97 7a08 	vldr	s14, [r7, #32]
 8003bc6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bce:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

		/* Rule 17.7: Valore di ritorno di funzioni non ignorato (se applicabile) */
		if (u_left > OPEN_LOOP_LIMIT)  { u_left = OPEN_LOOP_LIMIT; }
 8003bd2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003bd6:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003cf8 <Control_Step+0x260>
 8003bda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be2:	dd01      	ble.n	8003be8 <Control_Step+0x150>
 8003be4:	4b45      	ldr	r3, [pc, #276]	@ (8003cfc <Control_Step+0x264>)
 8003be6:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (u_left < -OPEN_LOOP_LIMIT) { u_left = -OPEN_LOOP_LIMIT; }
 8003be8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003bec:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003d00 <Control_Step+0x268>
 8003bf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf8:	d501      	bpl.n	8003bfe <Control_Step+0x166>
 8003bfa:	4b42      	ldr	r3, [pc, #264]	@ (8003d04 <Control_Step+0x26c>)
 8003bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c

		if (u_right > OPEN_LOOP_LIMIT)  { u_right = OPEN_LOOP_LIMIT; }
 8003bfe:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8003c02:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8003cf8 <Control_Step+0x260>
 8003c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0e:	dd01      	ble.n	8003c14 <Control_Step+0x17c>
 8003c10:	4b3a      	ldr	r3, [pc, #232]	@ (8003cfc <Control_Step+0x264>)
 8003c12:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (u_right < -OPEN_LOOP_LIMIT) { u_right = -OPEN_LOOP_LIMIT; }
 8003c14:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8003c18:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003d00 <Control_Step+0x268>
 8003c1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c24:	d501      	bpl.n	8003c2a <Control_Step+0x192>
 8003c26:	4b37      	ldr	r3, [pc, #220]	@ (8003d04 <Control_Step+0x26c>)
 8003c28:	65bb      	str	r3, [r7, #88]	@ 0x58

		out.u_sx_a = u_left;
 8003c2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c2c:	613b      	str	r3, [r7, #16]
		out.u_dx_a = u_right;
 8003c2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c30:	617b      	str	r3, [r7, #20]
		out.u_sx_p = u_left;
 8003c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c34:	61bb      	str	r3, [r7, #24]
		out.u_dx_p = u_right;
 8003c36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	e007      	b.n	8003c4c <Control_Step+0x1b4>
	}
	else {
		ControlLaw_Step(&in, &out);
 8003c3c:	f107 0210 	add.w	r2, r7, #16
 8003c40:	f107 0320 	add.w	r3, r7, #32
 8003c44:	4611      	mov	r1, r2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff fd2e 	bl	80036a8 <ControlLaw_Step>
	}

	/* Gestione Fallback Encoders */
	const bool any_wheel_fault = ((sup.degraded_mask & all_fault_mask) != 0U) ||
 8003c4c:	4b27      	ldr	r3, [pc, #156]	@ (8003cec <Control_Step+0x254>)
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d105      	bne.n	8003c64 <Control_Step+0x1cc>
								 ((sup.critical_mask & all_fault_mask) != 0U);
 8003c58:	4b24      	ldr	r3, [pc, #144]	@ (8003cec <Control_Step+0x254>)
 8003c5a:	689a      	ldr	r2, [r3, #8]
 8003c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c5e:	4013      	ands	r3, r2
	const bool any_wheel_fault = ((sup.degraded_mask & all_fault_mask) != 0U) ||
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <Control_Step+0x1d0>
 8003c64:	2301      	movs	r3, #1
 8003c66:	e000      	b.n	8003c6a <Control_Step+0x1d2>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8003c6e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

	if (any_wheel_fault && (!use_open_loop)) {
 8003c7a:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d013      	beq.n	8003caa <Control_Step+0x212>
 8003c82:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003c86:	f083 0301 	eor.w	r3, r3, #1
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00c      	beq.n	8003caa <Control_Step+0x212>
		Apply_Encoders_Fallback_Actuation(&out, sup);
 8003c90:	4b16      	ldr	r3, [pc, #88]	@ (8003cec <Control_Step+0x254>)
 8003c92:	f107 0510 	add.w	r5, r7, #16
 8003c96:	466c      	mov	r4, sp
 8003c98:	f103 020c 	add.w	r2, r3, #12
 8003c9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003c9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003ca2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	f7ff fdc9 	bl	800383c <Apply_Encoders_Fallback_Actuation>
	}

	return out;
 8003caa:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8003cae:	f107 0310 	add.w	r3, r7, #16
 8003cb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003cb8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003cba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003cbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cc0:	ee06 0a10 	vmov	s12, r0
 8003cc4:	ee06 1a90 	vmov	s13, r1
 8003cc8:	ee07 2a10 	vmov	s14, r2
 8003ccc:	ee07 3a90 	vmov	s15, r3

}
 8003cd0:	eeb0 0a46 	vmov.f32	s0, s12
 8003cd4:	eef0 0a66 	vmov.f32	s1, s13
 8003cd8:	eeb0 1a47 	vmov.f32	s2, s14
 8003cdc:	eef0 1a67 	vmov.f32	s3, s15
 8003ce0:	3760      	adds	r7, #96	@ 0x60
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bdb0      	pop	{r4, r5, r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	200047f0 	.word	0x200047f0
 8003cec:	20004818 	.word	0x20004818
 8003cf0:	20004830 	.word	0x20004830
 8003cf4:	43200000 	.word	0x43200000
 8003cf8:	42a00000 	.word	0x42a00000
 8003cfc:	42a00000 	.word	0x42a00000
 8003d00:	c2a00000 	.word	0xc2a00000
 8003d04:	c2a00000 	.word	0xc2a00000

08003d08 <Encoder_ReadDelta>:
};

static uint32_t last_ticks[NUM_ENCODERS] = {0U, 0U, 0U, 0U};

EncoderStatus_t Encoder_ReadDelta(uint8_t encoder_id, int32_t *delta_ticks)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	4603      	mov	r3, r0
 8003d10:	6039      	str	r1, [r7, #0]
 8003d12:	71fb      	strb	r3, [r7, #7]

  TIM_HandleTypeDef *htim = enc_timers[encoder_id];
 8003d14:	79fb      	ldrb	r3, [r7, #7]
 8003d16:	4a2f      	ldr	r2, [pc, #188]	@ (8003dd4 <Encoder_ReadDelta+0xcc>)
 8003d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d1c:	613b      	str	r3, [r7, #16]

  uint32_t current = __HAL_TIM_GET_COUNTER(htim);
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d24:	60fb      	str	r3, [r7, #12]
  uint32_t last    = last_ticks[encoder_id];
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	4a2b      	ldr	r2, [pc, #172]	@ (8003dd8 <Encoder_ReadDelta+0xd0>)
 8003d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2e:	60bb      	str	r3, [r7, #8]

  int32_t delta_u;

  /* -------- Overflow / underflow (numerico) -------- */
  delta_u = current - last;
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	617b      	str	r3, [r7, #20]
  if (delta_u > (ENCODER_TIMER_MAX / 2.0f))
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	ee07 3a90 	vmov	s15, r3
 8003d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d42:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8003ddc <Encoder_ReadDelta+0xd4>
 8003d46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d4e:	dd0e      	ble.n	8003d6e <Encoder_ReadDelta+0x66>
      delta_u -= ENCODER_TIMER_MAX;
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	ee07 3a90 	vmov	s15, r3
 8003d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d5a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8003de0 <Encoder_ReadDelta+0xd8>
 8003d5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d66:	ee17 3a90 	vmov	r3, s15
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	e019      	b.n	8003da2 <Encoder_ReadDelta+0x9a>
  else if (delta_u < -(ENCODER_TIMER_MAX/ 2.0f))
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	ee07 3a90 	vmov	s15, r3
 8003d74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d78:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003de4 <Encoder_ReadDelta+0xdc>
 8003d7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d84:	d50d      	bpl.n	8003da2 <Encoder_ReadDelta+0x9a>
      delta_u += ENCODER_TIMER_MAX;
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	ee07 3a90 	vmov	s15, r3
 8003d8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d90:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003de0 <Encoder_ReadDelta+0xd8>
 8003d94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d9c:	ee17 3a90 	vmov	r3, s15
 8003da0:	617b      	str	r3, [r7, #20]

  last_ticks[encoder_id] = current;
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	490c      	ldr	r1, [pc, #48]	@ (8003dd8 <Encoder_ReadDelta+0xd0>)
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* -------- Plausibility fisica -------- */
  if (delta_u > MAX_DELTA_TICKS || delta_u < -MAX_DELTA_TICKS)
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	2b52      	cmp	r3, #82	@ 0x52
 8003db0:	dc03      	bgt.n	8003dba <Encoder_ReadDelta+0xb2>
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f113 0f52 	cmn.w	r3, #82	@ 0x52
 8003db8:	da01      	bge.n	8003dbe <Encoder_ReadDelta+0xb6>
    return ENCODER_OVERFLOW;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e003      	b.n	8003dc6 <Encoder_ReadDelta+0xbe>

  *delta_ticks = delta_u;
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	601a      	str	r2, [r3, #0]

  return ENCODER_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	371c      	adds	r7, #28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	20000054 	.word	0x20000054
 8003dd8:	20004854 	.word	0x20004854
 8003ddc:	47000000 	.word	0x47000000
 8003de0:	47800000 	.word	0x47800000
 8003de4:	c7000000 	.word	0xc7000000

08003de8 <DeltaTicks_ToRPM>:
#define U_TRIG         2.0f     /* comando "non piccolo" (2volt) */
#define N_FAIL         20U


static float DeltaTicks_ToRPM(int32_t delta_ticks)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  return ((float)delta_ticks * 60.0f) / (TICKS_PER_REV * ENCODER_TASK_PERIOD_S);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	ee07 3a90 	vmov	s15, r3
 8003df6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dfa:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003e1c <DeltaTicks_ToRPM+0x34>
 8003dfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e02:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8003e20 <DeltaTicks_ToRPM+0x38>
 8003e06:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003e0a:	eef0 7a66 	vmov.f32	s15, s13
}
 8003e0e:	eeb0 0a67 	vmov.f32	s0, s15
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	42700000 	.word	0x42700000
 8003e20:	41c3d70a 	.word	0x41c3d70a

08003e24 <abs_f32>:

static float abs_f32(float x)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	ed87 0a01 	vstr	s0, [r7, #4]
    return (x < 0.0f) ? -x : x;
 8003e2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e3a:	d504      	bpl.n	8003e46 <abs_f32+0x22>
 8003e3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e40:	eef1 7a67 	vneg.f32	s15, s15
 8003e44:	e001      	b.n	8003e4a <abs_f32+0x26>
 8003e46:	edd7 7a01 	vldr	s15, [r7, #4]
}
 8003e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <Encoder_Init>:


/* ===== API ===== */
void Encoder_Init(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003e5c:	213c      	movs	r1, #60	@ 0x3c
 8003e5e:	4808      	ldr	r0, [pc, #32]	@ (8003e80 <Encoder_Init+0x28>)
 8003e60:	f004 fc7a 	bl	8008758 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8003e64:	213c      	movs	r1, #60	@ 0x3c
 8003e66:	4807      	ldr	r0, [pc, #28]	@ (8003e84 <Encoder_Init+0x2c>)
 8003e68:	f004 fc76 	bl	8008758 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003e6c:	213c      	movs	r1, #60	@ 0x3c
 8003e6e:	4806      	ldr	r0, [pc, #24]	@ (8003e88 <Encoder_Init+0x30>)
 8003e70:	f004 fc72 	bl	8008758 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003e74:	213c      	movs	r1, #60	@ 0x3c
 8003e76:	4805      	ldr	r0, [pc, #20]	@ (8003e8c <Encoder_Init+0x34>)
 8003e78:	f004 fc6e 	bl	8008758 <HAL_TIM_Encoder_Start>
}
 8003e7c:	bf00      	nop
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20004320 	.word	0x20004320
 8003e84:	2000436c 	.word	0x2000436c
 8003e88:	200043b8 	.word	0x200043b8
 8003e8c:	20004404 	.word	0x20004404

08003e90 <Encoder_hasNoFeedback>:

static bool Encoder_hasNoFeedback(uint8_t idx, float u_cmd, float rpm){
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e9c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ea0:	73fb      	strb	r3, [r7, #15]
	static uint8_t stall_cnt[NUM_ENCODERS] = { 0U };
    bool fault = false;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	75fb      	strb	r3, [r7, #23]

    if ((stall_cnt[idx] >= N_FAIL) && (abs_f32(u_cmd) < U_TRIG))
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	4a25      	ldr	r2, [pc, #148]	@ (8003f40 <Encoder_hasNoFeedback+0xb0>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	2b13      	cmp	r3, #19
 8003eae:	d90f      	bls.n	8003ed0 <Encoder_hasNoFeedback+0x40>
 8003eb0:	ed97 0a02 	vldr	s0, [r7, #8]
 8003eb4:	f7ff ffb6 	bl	8003e24 <abs_f32>
 8003eb8:	eef0 7a40 	vmov.f32	s15, s0
 8003ebc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003ec0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec8:	d502      	bpl.n	8003ed0 <Encoder_hasNoFeedback+0x40>
    {
        fault = true;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	75fb      	strb	r3, [r7, #23]
 8003ece:	e031      	b.n	8003f34 <Encoder_hasNoFeedback+0xa4>
    }
    else
    {
        if ((abs_f32(u_cmd) > U_TRIG) && (abs_f32(rpm) < RPM_EPS))
 8003ed0:	ed97 0a02 	vldr	s0, [r7, #8]
 8003ed4:	f7ff ffa6 	bl	8003e24 <abs_f32>
 8003ed8:	eef0 7a40 	vmov.f32	s15, s0
 8003edc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee8:	dd19      	ble.n	8003f1e <Encoder_hasNoFeedback+0x8e>
 8003eea:	ed97 0a01 	vldr	s0, [r7, #4]
 8003eee:	f7ff ff99 	bl	8003e24 <abs_f32>
 8003ef2:	eef0 7a40 	vmov.f32	s15, s0
 8003ef6:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8003efa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f02:	d50c      	bpl.n	8003f1e <Encoder_hasNoFeedback+0x8e>
        {
            if (stall_cnt[idx] < N_FAIL)
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	4a0e      	ldr	r2, [pc, #56]	@ (8003f40 <Encoder_hasNoFeedback+0xb0>)
 8003f08:	5cd3      	ldrb	r3, [r2, r3]
 8003f0a:	2b13      	cmp	r3, #19
 8003f0c:	d80b      	bhi.n	8003f26 <Encoder_hasNoFeedback+0x96>
            {
                stall_cnt[idx]++;
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	4a0b      	ldr	r2, [pc, #44]	@ (8003f40 <Encoder_hasNoFeedback+0xb0>)
 8003f12:	5cd2      	ldrb	r2, [r2, r3]
 8003f14:	3201      	adds	r2, #1
 8003f16:	b2d1      	uxtb	r1, r2
 8003f18:	4a09      	ldr	r2, [pc, #36]	@ (8003f40 <Encoder_hasNoFeedback+0xb0>)
 8003f1a:	54d1      	strb	r1, [r2, r3]
            if (stall_cnt[idx] < N_FAIL)
 8003f1c:	e003      	b.n	8003f26 <Encoder_hasNoFeedback+0x96>
            }
        }
        else
        {
            stall_cnt[idx] = 0U;
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	4a07      	ldr	r2, [pc, #28]	@ (8003f40 <Encoder_hasNoFeedback+0xb0>)
 8003f22:	2100      	movs	r1, #0
 8003f24:	54d1      	strb	r1, [r2, r3]
        }

        if (stall_cnt[idx] >= N_FAIL)
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	4a05      	ldr	r2, [pc, #20]	@ (8003f40 <Encoder_hasNoFeedback+0xb0>)
 8003f2a:	5cd3      	ldrb	r3, [r2, r3]
 8003f2c:	2b13      	cmp	r3, #19
 8003f2e:	d901      	bls.n	8003f34 <Encoder_hasNoFeedback+0xa4>
        {
            fault = true;
 8003f30:	2301      	movs	r3, #1
 8003f32:	75fb      	strb	r3, [r7, #23]
        }
    }

    return fault;
 8003f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20004864 	.word	0x20004864

08003f44 <Apply_Encoders_Fallback>:

/* ===================== Fallback logic ===================== */
static void Apply_Encoders_Fallback(EncoderSnapshot_t *snap, SupervisorSnapshot_t sup){
 8003f44:	b084      	sub	sp, #16
 8003f46:	b480      	push	{r7}
 8003f48:	b08b      	sub	sp, #44	@ 0x2c
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
 8003f4e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8003f52:	e880 000e 	stmia.w	r0, {r1, r2, r3}

    bool fault_fl = (sup.degraded_mask & FAULT_WHEEL_FL) || (sup.critical_mask & FAULT_WHEEL_FL) ;
 8003f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f58:	f003 0308 	and.w	r3, r3, #8
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d104      	bne.n	8003f6a <Apply_Encoders_Fallback+0x26>
 8003f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <Apply_Encoders_Fallback+0x2a>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <Apply_Encoders_Fallback+0x2c>
 8003f6e:	2300      	movs	r3, #0
 8003f70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f74:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    bool fault_fr = (sup.degraded_mask & FAULT_WHEEL_FR) || (sup.critical_mask & FAULT_WHEEL_FR);
 8003f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d104      	bne.n	8003f94 <Apply_Encoders_Fallback+0x50>
 8003f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <Apply_Encoders_Fallback+0x54>
 8003f94:	2301      	movs	r3, #1
 8003f96:	e000      	b.n	8003f9a <Apply_Encoders_Fallback+0x56>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    bool fault_rl = (sup.degraded_mask & FAULT_WHEEL_RL) || (sup.critical_mask & FAULT_WHEEL_RL);
 8003faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fac:	f003 0320 	and.w	r3, r3, #32
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d104      	bne.n	8003fbe <Apply_Encoders_Fallback+0x7a>
 8003fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <Apply_Encoders_Fallback+0x7e>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <Apply_Encoders_Fallback+0x80>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8003fc8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bool fault_rr = (sup.degraded_mask & FAULT_WHEEL_RR) || (sup.critical_mask & FAULT_WHEEL_RR);
 8003fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d104      	bne.n	8003fe8 <Apply_Encoders_Fallback+0xa4>
 8003fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d001      	beq.n	8003fec <Apply_Encoders_Fallback+0xa8>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e000      	b.n	8003fee <Apply_Encoders_Fallback+0xaa>
 8003fec:	2300      	movs	r3, #0
 8003fee:	f887 3020 	strb.w	r3, [r7, #32]
 8003ff2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	f887 3020 	strb.w	r3, [r7, #32]

    uint8_t n_fail =
            (uint8_t)((fault_fl ? 1U : 0U) + (fault_fr ? 1U : 0U) + (fault_rl ? 1U : 0U) + (fault_rr ? 1U : 0U));
 8003ffe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <Apply_Encoders_Fallback+0xc6>
 8004006:	2201      	movs	r2, #1
 8004008:	e000      	b.n	800400c <Apply_Encoders_Fallback+0xc8>
 800400a:	2200      	movs	r2, #0
 800400c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <Apply_Encoders_Fallback+0xd4>
 8004014:	2301      	movs	r3, #1
 8004016:	e000      	b.n	800401a <Apply_Encoders_Fallback+0xd6>
 8004018:	2300      	movs	r3, #0
 800401a:	4413      	add	r3, r2
 800401c:	b2db      	uxtb	r3, r3
 800401e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8004022:	2a00      	cmp	r2, #0
 8004024:	d001      	beq.n	800402a <Apply_Encoders_Fallback+0xe6>
 8004026:	2201      	movs	r2, #1
 8004028:	e000      	b.n	800402c <Apply_Encoders_Fallback+0xe8>
 800402a:	2200      	movs	r2, #0
 800402c:	4413      	add	r3, r2
 800402e:	b2db      	uxtb	r3, r3
 8004030:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004034:	2a00      	cmp	r2, #0
 8004036:	d001      	beq.n	800403c <Apply_Encoders_Fallback+0xf8>
 8004038:	2201      	movs	r2, #1
 800403a:	e000      	b.n	800403e <Apply_Encoders_Fallback+0xfa>
 800403c:	2200      	movs	r2, #0
    uint8_t n_fail =
 800403e:	4413      	add	r3, r2
 8004040:	77fb      	strb	r3, [r7, #31]

    float *rpm_fl = &snap->wheel_speed_rpm[0];
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	61bb      	str	r3, [r7, #24]
    float *rpm_fr = &snap->wheel_speed_rpm[1];
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3304      	adds	r3, #4
 800404a:	617b      	str	r3, [r7, #20]
    float *rpm_rl = &snap->wheel_speed_rpm[2];
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3308      	adds	r3, #8
 8004050:	613b      	str	r3, [r7, #16]
    float *rpm_rr = &snap->wheel_speed_rpm[3];
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	330c      	adds	r3, #12
 8004056:	60fb      	str	r3, [r7, #12]

    /* === 4 FAIL === */
    if (n_fail == 4U) {
 8004058:	7ffb      	ldrb	r3, [r7, #31]
 800405a:	2b04      	cmp	r3, #4
 800405c:	f000 80c4 	beq.w	80041e8 <Apply_Encoders_Fallback+0x2a4>
    	 */
    	return;
    }

    /* === 3 FAIL === */
    if (n_fail == 3U) {
 8004060:	7ffb      	ldrb	r3, [r7, #31]
 8004062:	2b03      	cmp	r3, #3
 8004064:	d130      	bne.n	80040c8 <Apply_Encoders_Fallback+0x184>
        float ref;
        if (!fault_fl){
 8004066:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800406a:	f083 0301 	eor.w	r3, r3, #1
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b00      	cmp	r3, #0
 8004072:	d003      	beq.n	800407c <Apply_Encoders_Fallback+0x138>
        	ref = *rpm_fl;
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	627b      	str	r3, [r7, #36]	@ 0x24
 800407a:	e018      	b.n	80040ae <Apply_Encoders_Fallback+0x16a>
        }
        else if (!fault_fr){
 800407c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004080:	f083 0301 	eor.w	r3, r3, #1
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <Apply_Encoders_Fallback+0x14e>
        	ref = *rpm_fr;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004090:	e00d      	b.n	80040ae <Apply_Encoders_Fallback+0x16a>
        }
        else if (!fault_rl){
 8004092:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004096:	f083 0301 	eor.w	r3, r3, #1
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <Apply_Encoders_Fallback+0x164>
        	ref = *rpm_rl;
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80040a6:	e002      	b.n	80040ae <Apply_Encoders_Fallback+0x16a>
        }
        else{
        	ref = *rpm_rr;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        *rpm_fl = ref;
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b2:	601a      	str	r2, [r3, #0]
        *rpm_fr = ref;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b8:	601a      	str	r2, [r3, #0]
        *rpm_rl = ref;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040be:	601a      	str	r2, [r3, #0]
        *rpm_rr = ref;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040c4:	601a      	str	r2, [r3, #0]
        return;
 80040c6:	e090      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
    }

    /* === 2 FAIL === */
    if (n_fail == 2U) {
 80040c8:	7ffb      	ldrb	r3, [r7, #31]
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d165      	bne.n	800419a <Apply_Encoders_Fallback+0x256>

        /* stesso lato */
        if (fault_fl && fault_rl) {
 80040ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00c      	beq.n	80040f0 <Apply_Encoders_Fallback+0x1ac>
 80040d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d008      	beq.n	80040f0 <Apply_Encoders_Fallback+0x1ac>
            *rpm_fl = *rpm_fr;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	601a      	str	r2, [r3, #0]
            *rpm_rl = *rpm_rr;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	601a      	str	r2, [r3, #0]
            return ;
 80040ee:	e07c      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
        }

        if (fault_fr && fault_rr) {
 80040f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00c      	beq.n	8004112 <Apply_Encoders_Fallback+0x1ce>
 80040f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d008      	beq.n	8004112 <Apply_Encoders_Fallback+0x1ce>
            *rpm_fr = *rpm_fl;
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	601a      	str	r2, [r3, #0]
            *rpm_rr = *rpm_rl;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	601a      	str	r2, [r3, #0]
            return ;
 8004110:	e06b      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
        }


        /* stesso asse */
        if (fault_rl && fault_rr) {
 8004112:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00c      	beq.n	8004134 <Apply_Encoders_Fallback+0x1f0>
 800411a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d008      	beq.n	8004134 <Apply_Encoders_Fallback+0x1f0>
            *rpm_rl = *rpm_fl;
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	601a      	str	r2, [r3, #0]
            *rpm_rr = *rpm_fr;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	601a      	str	r2, [r3, #0]
            return ;
 8004132:	e05a      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
        }
        if (fault_fl && fault_fr) {
 8004134:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00c      	beq.n	8004156 <Apply_Encoders_Fallback+0x212>
 800413c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004140:	2b00      	cmp	r3, #0
 8004142:	d008      	beq.n	8004156 <Apply_Encoders_Fallback+0x212>
            *rpm_fl = *rpm_rl;
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	601a      	str	r2, [r3, #0]
            *rpm_fr = *rpm_rr;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	601a      	str	r2, [r3, #0]
            return ;
 8004154:	e049      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
        }

        /* incrociati */
        if (fault_fl && fault_rr){
 8004156:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00c      	beq.n	8004178 <Apply_Encoders_Fallback+0x234>
 800415e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <Apply_Encoders_Fallback+0x234>
        	*rpm_fl = *rpm_rl;
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	601a      	str	r2, [r3, #0]
        	*rpm_rr = *rpm_fr;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]
        	return;
 8004176:	e038      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
        }

        if(fault_fr && fault_rl){
 8004178:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00c      	beq.n	800419a <Apply_Encoders_Fallback+0x256>
 8004180:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004184:	2b00      	cmp	r3, #0
 8004186:	d008      	beq.n	800419a <Apply_Encoders_Fallback+0x256>
        	*rpm_fr = *rpm_rr;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	601a      	str	r2, [r3, #0]
        	*rpm_rl = *rpm_fl;
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	601a      	str	r2, [r3, #0]
        	return;
 8004198:	e027      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
        }
    }

    if (n_fail == 1U){
 800419a:	7ffb      	ldrb	r3, [r7, #31]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d124      	bne.n	80041ea <Apply_Encoders_Fallback+0x2a6>
		if (fault_fl){
 80041a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d004      	beq.n	80041b2 <Apply_Encoders_Fallback+0x26e>
			*rpm_fl = *rpm_rl;
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	601a      	str	r2, [r3, #0]
			return;
 80041b0:	e01b      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
		}
		if (fault_fr){
 80041b2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d004      	beq.n	80041c4 <Apply_Encoders_Fallback+0x280>
			*rpm_fr = *rpm_rr;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	601a      	str	r2, [r3, #0]
			return;
 80041c2:	e012      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
		}
		if (fault_rl){
 80041c4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d004      	beq.n	80041d6 <Apply_Encoders_Fallback+0x292>
			*rpm_rl = *rpm_fl;
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	601a      	str	r2, [r3, #0]
			return;
 80041d4:	e009      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
		}
		if (fault_rr){
 80041d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d005      	beq.n	80041ea <Apply_Encoders_Fallback+0x2a6>
			*rpm_rr = *rpm_fr;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	601a      	str	r2, [r3, #0]
			return;
 80041e6:	e000      	b.n	80041ea <Apply_Encoders_Fallback+0x2a6>
    	return;
 80041e8:	bf00      	nop
		}
    }
}
 80041ea:	372c      	adds	r7, #44	@ 0x2c
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	b004      	add	sp, #16
 80041f4:	4770      	bx	lr
	...

080041f8 <Encoder_Step>:


void Encoder_Step(float last_cycle_cmd[4])
{
 80041f8:	b590      	push	{r4, r7, lr}
 80041fa:	b08b      	sub	sp, #44	@ 0x2c
 80041fc:	af04      	add	r7, sp, #16
 80041fe:	6078      	str	r0, [r7, #4]

  static EncoderSnapshot_t snap;
  uint32_t now = osKernelGetTickCount();
 8004200:	f009 fb7c 	bl	800d8fc <osKernelGetTickCount>
 8004204:	6138      	str	r0, [r7, #16]
  snap.task_last_run_ms = now;
 8004206:	4a35      	ldr	r2, [pc, #212]	@ (80042dc <Encoder_Step+0xe4>)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	6153      	str	r3, [r2, #20]

  uint8_t i;
  for (i = 0; i < NUM_ENCODERS; i++)
 800420c:	2300      	movs	r3, #0
 800420e:	75fb      	strb	r3, [r7, #23]
 8004210:	e040      	b.n	8004294 <Encoder_Step+0x9c>
  {
    int32_t delta;

    EncoderStatus_t st = Encoder_ReadDelta(i, &delta);
 8004212:	f107 0208 	add.w	r2, r7, #8
 8004216:	7dfb      	ldrb	r3, [r7, #23]
 8004218:	4611      	mov	r1, r2
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff fd74 	bl	8003d08 <Encoder_ReadDelta>
 8004220:	4603      	mov	r3, r0
 8004222:	73fb      	strb	r3, [r7, #15]

    if (st == ENCODER_OK)
 8004224:	7bfb      	ldrb	r3, [r7, #15]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d12c      	bne.n	8004284 <Encoder_Step+0x8c>
    {
      snap.wheel_speed_rpm[i] = DeltaTicks_ToRPM(delta);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	7dfc      	ldrb	r4, [r7, #23]
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff fdda 	bl	8003de8 <DeltaTicks_ToRPM>
 8004234:	eef0 7a40 	vmov.f32	s15, s0
 8004238:	4a28      	ldr	r2, [pc, #160]	@ (80042dc <Encoder_Step+0xe4>)
 800423a:	00a3      	lsls	r3, r4, #2
 800423c:	4413      	add	r3, r2
 800423e:	edc3 7a00 	vstr	s15, [r3]
      snap.data_last_valid_ms[i] = now;
 8004242:	7dfb      	ldrb	r3, [r7, #23]
 8004244:	4925      	ldr	r1, [pc, #148]	@ (80042dc <Encoder_Step+0xe4>)
 8004246:	3306      	adds	r3, #6
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      snap.hasNoFeedback[i] = Encoder_hasNoFeedback(i, last_cycle_cmd[i], snap.wheel_speed_rpm[i]);
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	4413      	add	r3, r2
 8004256:	edd3 7a00 	vldr	s15, [r3]
 800425a:	7dfb      	ldrb	r3, [r7, #23]
 800425c:	4a1f      	ldr	r2, [pc, #124]	@ (80042dc <Encoder_Step+0xe4>)
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	4413      	add	r3, r2
 8004262:	ed93 7a00 	vldr	s14, [r3]
 8004266:	7dfc      	ldrb	r4, [r7, #23]
 8004268:	7dfb      	ldrb	r3, [r7, #23]
 800426a:	eef0 0a47 	vmov.f32	s1, s14
 800426e:	eeb0 0a67 	vmov.f32	s0, s15
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff fe0c 	bl	8003e90 <Encoder_hasNoFeedback>
 8004278:	4603      	mov	r3, r0
 800427a:	461a      	mov	r2, r3
 800427c:	4b17      	ldr	r3, [pc, #92]	@ (80042dc <Encoder_Step+0xe4>)
 800427e:	4423      	add	r3, r4
 8004280:	741a      	strb	r2, [r3, #16]
 8004282:	e004      	b.n	800428e <Encoder_Step+0x96>
    }
    else{
        snap.hasNoFeedback[i] = true;
 8004284:	7dfb      	ldrb	r3, [r7, #23]
 8004286:	4a15      	ldr	r2, [pc, #84]	@ (80042dc <Encoder_Step+0xe4>)
 8004288:	4413      	add	r3, r2
 800428a:	2201      	movs	r2, #1
 800428c:	741a      	strb	r2, [r3, #16]
  for (i = 0; i < NUM_ENCODERS; i++)
 800428e:	7dfb      	ldrb	r3, [r7, #23]
 8004290:	3301      	adds	r3, #1
 8004292:	75fb      	strb	r3, [r7, #23]
 8004294:	7dfb      	ldrb	r3, [r7, #23]
 8004296:	2b03      	cmp	r3, #3
 8004298:	d9bb      	bls.n	8004212 <Encoder_Step+0x1a>

  }


  static SupervisorSnapshot_t sup;
  SupervisorSnapshot_Read(&sup);
 800429a:	4811      	ldr	r0, [pc, #68]	@ (80042e0 <Encoder_Step+0xe8>)
 800429c:	f000 fe40 	bl	8004f20 <SupervisorSnapshot_Read>


  if( (sup.degraded_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR | FAULT_WHEEL_RL | FAULT_WHEEL_RR))
 80042a0:	4b0f      	ldr	r3, [pc, #60]	@ (80042e0 <Encoder_Step+0xe8>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d105      	bne.n	80042b8 <Encoder_Step+0xc0>
		  || (sup.critical_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR | FAULT_WHEEL_RL | FAULT_WHEEL_RR))){
 80042ac:	4b0c      	ldr	r3, [pc, #48]	@ (80042e0 <Encoder_Step+0xe8>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00a      	beq.n	80042ce <Encoder_Step+0xd6>
	  Apply_Encoders_Fallback(&snap, sup);
 80042b8:	4b09      	ldr	r3, [pc, #36]	@ (80042e0 <Encoder_Step+0xe8>)
 80042ba:	466c      	mov	r4, sp
 80042bc:	f103 020c 	add.w	r2, r3, #12
 80042c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80042c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80042c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042c8:	4804      	ldr	r0, [pc, #16]	@ (80042dc <Encoder_Step+0xe4>)
 80042ca:	f7ff fe3b 	bl	8003f44 <Apply_Encoders_Fallback>
  }

  EncoderSnapshot_Write(&snap);
 80042ce:	4803      	ldr	r0, [pc, #12]	@ (80042dc <Encoder_Step+0xe4>)
 80042d0:	f000 fd3c 	bl	8004d4c <EncoderSnapshot_Write>
}
 80042d4:	bf00      	nop
 80042d6:	371c      	adds	r7, #28
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd90      	pop	{r4, r7, pc}
 80042dc:	20004868 	.word	0x20004868
 80042e0:	20004890 	.word	0x20004890

080042e4 <Led_TaskStep>:
#include "gpio.h"
#include "snapshot/rx_snapshot.h"

static int n = 0U;

void Led_TaskStep(){
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
	static SupervisorSnapshot_t sup;
	static RxSnapshot_t rx;

	SupervisorSnapshot_Read(&sup);
 80042e8:	4834      	ldr	r0, [pc, #208]	@ (80043bc <Led_TaskStep+0xd8>)
 80042ea:	f000 fe19 	bl	8004f20 <SupervisorSnapshot_Read>
	RxSnapshot_Read(&rx);
 80042ee:	4834      	ldr	r0, [pc, #208]	@ (80043c0 <Led_TaskStep+0xdc>)
 80042f0:	f000 fdb6 	bl	8004e60 <RxSnapshot_Read>

	if ((sup.critical_mask != 0U) || (rx.payload.critical_mask != 0U)){
 80042f4:	4b31      	ldr	r3, [pc, #196]	@ (80043bc <Led_TaskStep+0xd8>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d104      	bne.n	8004306 <Led_TaskStep+0x22>
 80042fc:	4b30      	ldr	r3, [pc, #192]	@ (80043c0 <Led_TaskStep+0xdc>)
 80042fe:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d006      	beq.n	8004314 <Led_TaskStep+0x30>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8004306:	2201      	movs	r2, #1
 8004308:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800430c:	482d      	ldr	r0, [pc, #180]	@ (80043c4 <Led_TaskStep+0xe0>)
 800430e:	f003 f80f 	bl	8007330 <HAL_GPIO_WritePin>
 8004312:	e020      	b.n	8004356 <Led_TaskStep+0x72>
	}
	else if (sup.degraded_mask != 0 || rx.payload.degraded_mask!=0){
 8004314:	4b29      	ldr	r3, [pc, #164]	@ (80043bc <Led_TaskStep+0xd8>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d104      	bne.n	8004326 <Led_TaskStep+0x42>
 800431c:	4b28      	ldr	r3, [pc, #160]	@ (80043c0 <Led_TaskStep+0xdc>)
 800431e:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d011      	beq.n	800434a <Led_TaskStep+0x66>
		if(n == 5U){
 8004326:	4b28      	ldr	r3, [pc, #160]	@ (80043c8 <Led_TaskStep+0xe4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2b05      	cmp	r3, #5
 800432c:	d107      	bne.n	800433e <Led_TaskStep+0x5a>
			HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 800432e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004332:	4824      	ldr	r0, [pc, #144]	@ (80043c4 <Led_TaskStep+0xe0>)
 8004334:	f003 f814 	bl	8007360 <HAL_GPIO_TogglePin>
			n = 0U;
 8004338:	4b23      	ldr	r3, [pc, #140]	@ (80043c8 <Led_TaskStep+0xe4>)
 800433a:	2200      	movs	r2, #0
 800433c:	601a      	str	r2, [r3, #0]
		}
		n ++;
 800433e:	4b22      	ldr	r3, [pc, #136]	@ (80043c8 <Led_TaskStep+0xe4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3301      	adds	r3, #1
 8004344:	4a20      	ldr	r2, [pc, #128]	@ (80043c8 <Led_TaskStep+0xe4>)
 8004346:	6013      	str	r3, [r2, #0]
 8004348:	e005      	b.n	8004356 <Led_TaskStep+0x72>
	}
	else{
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 800434a:	2200      	movs	r2, #0
 800434c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004350:	481c      	ldr	r0, [pc, #112]	@ (80043c4 <Led_TaskStep+0xe0>)
 8004352:	f002 ffed 	bl	8007330 <HAL_GPIO_WritePin>
	}


	if(sup.current_action == CMD_GO_LEFT){
 8004356:	4b19      	ldr	r3, [pc, #100]	@ (80043bc <Led_TaskStep+0xd8>)
 8004358:	7d1b      	ldrb	r3, [r3, #20]
 800435a:	2b02      	cmp	r3, #2
 800435c:	d105      	bne.n	800436a <Led_TaskStep+0x86>
		HAL_GPIO_WritePin(YELLOW_LED_LEFT_GPIO_Port, YELLOW_LED_LEFT_Pin, GPIO_PIN_SET);
 800435e:	2201      	movs	r2, #1
 8004360:	2140      	movs	r1, #64	@ 0x40
 8004362:	481a      	ldr	r0, [pc, #104]	@ (80043cc <Led_TaskStep+0xe8>)
 8004364:	f002 ffe4 	bl	8007330 <HAL_GPIO_WritePin>
 8004368:	e004      	b.n	8004374 <Led_TaskStep+0x90>
	}
	else{
		HAL_GPIO_WritePin(YELLOW_LED_LEFT_GPIO_Port, YELLOW_LED_LEFT_Pin, GPIO_PIN_RESET);
 800436a:	2200      	movs	r2, #0
 800436c:	2140      	movs	r1, #64	@ 0x40
 800436e:	4817      	ldr	r0, [pc, #92]	@ (80043cc <Led_TaskStep+0xe8>)
 8004370:	f002 ffde 	bl	8007330 <HAL_GPIO_WritePin>
	}


	if(sup.current_action == CMD_GO_RIGHT){
 8004374:	4b11      	ldr	r3, [pc, #68]	@ (80043bc <Led_TaskStep+0xd8>)
 8004376:	7d1b      	ldrb	r3, [r3, #20]
 8004378:	2b03      	cmp	r3, #3
 800437a:	d106      	bne.n	800438a <Led_TaskStep+0xa6>
		HAL_GPIO_WritePin(YELLOW_LED_RIGHT_GPIO_Port, YELLOW_LED_RIGHT_Pin, GPIO_PIN_SET);
 800437c:	2201      	movs	r2, #1
 800437e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004382:	4812      	ldr	r0, [pc, #72]	@ (80043cc <Led_TaskStep+0xe8>)
 8004384:	f002 ffd4 	bl	8007330 <HAL_GPIO_WritePin>
 8004388:	e005      	b.n	8004396 <Led_TaskStep+0xb2>

	}
	else{
		HAL_GPIO_WritePin(YELLOW_LED_RIGHT_GPIO_Port, YELLOW_LED_RIGHT_Pin, GPIO_PIN_RESET);
 800438a:	2200      	movs	r2, #0
 800438c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004390:	480e      	ldr	r0, [pc, #56]	@ (80043cc <Led_TaskStep+0xe8>)
 8004392:	f002 ffcd 	bl	8007330 <HAL_GPIO_WritePin>
	}

	if(sup.current_action == CMD_ESTOP){
 8004396:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <Led_TaskStep+0xd8>)
 8004398:	7d1b      	ldrb	r3, [r3, #20]
 800439a:	2b07      	cmp	r3, #7
 800439c:	d106      	bne.n	80043ac <Led_TaskStep+0xc8>
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 800439e:	2201      	movs	r2, #1
 80043a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043a4:	4809      	ldr	r0, [pc, #36]	@ (80043cc <Led_TaskStep+0xe8>)
 80043a6:	f002 ffc3 	bl	8007330 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
	}

}
 80043aa:	e005      	b.n	80043b8 <Led_TaskStep+0xd4>
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80043ac:	2200      	movs	r2, #0
 80043ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043b2:	4806      	ldr	r0, [pc, #24]	@ (80043cc <Led_TaskStep+0xe8>)
 80043b4:	f002 ffbc 	bl	8007330 <HAL_GPIO_WritePin>
}
 80043b8:	bf00      	nop
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	200048ac 	.word	0x200048ac
 80043c0:	200048c4 	.word	0x200048c4
 80043c4:	48000400 	.word	0x48000400
 80043c8:	200048a8 	.word	0x200048a8
 80043cc:	48000800 	.word	0x48000800

080043d0 <CommUnpackStatusToStr>:
#include "snapshot/supervisor_snapshot.h"

#include "shared_resources/board1_faults.h"
#include "shared_resources/board2_faults.h"
static const char *CommUnpackStatusToStr(CommUnpackStatus_t s)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	71fb      	strb	r3, [r7, #7]
    switch (s)
 80043da:	79fb      	ldrb	r3, [r7, #7]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d813      	bhi.n	8004408 <CommUnpackStatusToStr+0x38>
 80043e0:	a201      	add	r2, pc, #4	@ (adr r2, 80043e8 <CommUnpackStatusToStr+0x18>)
 80043e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e6:	bf00      	nop
 80043e8:	080043f9 	.word	0x080043f9
 80043ec:	080043fd 	.word	0x080043fd
 80043f0:	08004401 	.word	0x08004401
 80043f4:	08004405 	.word	0x08004405
    {
        case COMM_UNPACK_OK:   return "OK";
 80043f8:	4b07      	ldr	r3, [pc, #28]	@ (8004418 <CommUnpackStatusToStr+0x48>)
 80043fa:	e006      	b.n	800440a <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_NULL: return "NULL";
 80043fc:	4b07      	ldr	r3, [pc, #28]	@ (800441c <CommUnpackStatusToStr+0x4c>)
 80043fe:	e004      	b.n	800440a <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_LEN:  return "LEN";
 8004400:	4b07      	ldr	r3, [pc, #28]	@ (8004420 <CommUnpackStatusToStr+0x50>)
 8004402:	e002      	b.n	800440a <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_CRC:  return "CRC";
 8004404:	4b07      	ldr	r3, [pc, #28]	@ (8004424 <CommUnpackStatusToStr+0x54>)
 8004406:	e000      	b.n	800440a <CommUnpackStatusToStr+0x3a>
        default:               return "UNK";
 8004408:	4b07      	ldr	r3, [pc, #28]	@ (8004428 <CommUnpackStatusToStr+0x58>)
    }
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	08015dc4 	.word	0x08015dc4
 800441c:	08015dc8 	.word	0x08015dc8
 8004420:	08015dd0 	.word	0x08015dd0
 8004424:	08015dd4 	.word	0x08015dd4
 8004428:	08015dd8 	.word	0x08015dd8

0800442c <B1FaultFlagsToStr>:

void B1FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d06c      	beq.n	8004518 <B1FaultFlagsToStr+0xec>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d069      	beq.n	8004518 <B1FaultFlagsToStr+0xec>

    buf[0] = '\0';
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2200      	movs	r2, #0
 8004448:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d105      	bne.n	800445c <B1FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	4933      	ldr	r1, [pc, #204]	@ (8004520 <B1FaultFlagsToStr+0xf4>)
 8004454:	68b8      	ldr	r0, [r7, #8]
 8004456:	f00d fe82 	bl	801215e <strncpy>
        return;
 800445a:	e05e      	b.n	800451a <B1FaultFlagsToStr+0xee>
    }
    if (flags & FAULT_TEMP) 	strncat(buf, "TEMP-",len);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d004      	beq.n	8004470 <B1FaultFlagsToStr+0x44>
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	492e      	ldr	r1, [pc, #184]	@ (8004524 <B1FaultFlagsToStr+0xf8>)
 800446a:	68b8      	ldr	r0, [r7, #8]
 800446c:	f00d fe64 	bl	8012138 <strncat>
    if (flags & FAULT_BATT) 	strncat(buf, "BATT-",len);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d004      	beq.n	8004484 <B1FaultFlagsToStr+0x58>
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	492a      	ldr	r1, [pc, #168]	@ (8004528 <B1FaultFlagsToStr+0xfc>)
 800447e:	68b8      	ldr	r0, [r7, #8]
 8004480:	f00d fe5a 	bl	8012138 <strncat>
    if (flags & FAULT_RX) 		strncat(buf, "RX-",len);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0304 	and.w	r3, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	d004      	beq.n	8004498 <B1FaultFlagsToStr+0x6c>
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	4926      	ldr	r1, [pc, #152]	@ (800452c <B1FaultFlagsToStr+0x100>)
 8004492:	68b8      	ldr	r0, [r7, #8]
 8004494:	f00d fe50 	bl	8012138 <strncat>
    if (flags & FAULT_WHEEL_FL) strncat(buf, "FL-", len);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d004      	beq.n	80044ac <B1FaultFlagsToStr+0x80>
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	4922      	ldr	r1, [pc, #136]	@ (8004530 <B1FaultFlagsToStr+0x104>)
 80044a6:	68b8      	ldr	r0, [r7, #8]
 80044a8:	f00d fe46 	bl	8012138 <strncat>
    if (flags & FAULT_WHEEL_FR) strncat(buf, "FR-", len);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 0310 	and.w	r3, r3, #16
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d004      	beq.n	80044c0 <B1FaultFlagsToStr+0x94>
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	491e      	ldr	r1, [pc, #120]	@ (8004534 <B1FaultFlagsToStr+0x108>)
 80044ba:	68b8      	ldr	r0, [r7, #8]
 80044bc:	f00d fe3c 	bl	8012138 <strncat>
    if (flags & FAULT_WHEEL_RL) strncat(buf, "RL-", len);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f003 0320 	and.w	r3, r3, #32
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d004      	beq.n	80044d4 <B1FaultFlagsToStr+0xa8>
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	491a      	ldr	r1, [pc, #104]	@ (8004538 <B1FaultFlagsToStr+0x10c>)
 80044ce:	68b8      	ldr	r0, [r7, #8]
 80044d0:	f00d fe32 	bl	8012138 <strncat>
    if (flags & FAULT_WHEEL_RR) strncat(buf, "RR-", len);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d004      	beq.n	80044e8 <B1FaultFlagsToStr+0xbc>
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	4916      	ldr	r1, [pc, #88]	@ (800453c <B1FaultFlagsToStr+0x110>)
 80044e2:	68b8      	ldr	r0, [r7, #8]
 80044e4:	f00d fe28 	bl	8012138 <strncat>
    if (flags & FAULT_B2_SUP)   strncat(buf, "B2SUP-", len);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d004      	beq.n	80044fc <B1FaultFlagsToStr+0xd0>
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	4912      	ldr	r1, [pc, #72]	@ (8004540 <B1FaultFlagsToStr+0x114>)
 80044f6:	68b8      	ldr	r0, [r7, #8]
 80044f8:	f00d fe1e 	bl	8012138 <strncat>

    size_t l = strlen(buf);
 80044fc:	68b8      	ldr	r0, [r7, #8]
 80044fe:	f7fb fedf 	bl	80002c0 <strlen>
 8004502:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <B1FaultFlagsToStr+0xee>
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	3b01      	subs	r3, #1
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	4413      	add	r3, r2
 8004512:	2200      	movs	r2, #0
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	e000      	b.n	800451a <B1FaultFlagsToStr+0xee>
    if (!buf || len == 0) return;
 8004518:	bf00      	nop
}
 800451a:	3718      	adds	r7, #24
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	08015ddc 	.word	0x08015ddc
 8004524:	08015de4 	.word	0x08015de4
 8004528:	08015dec 	.word	0x08015dec
 800452c:	08015df4 	.word	0x08015df4
 8004530:	08015df8 	.word	0x08015df8
 8004534:	08015dfc 	.word	0x08015dfc
 8004538:	08015e00 	.word	0x08015e00
 800453c:	08015e04 	.word	0x08015e04
 8004540:	08015e08 	.word	0x08015e08

08004544 <B2FaultFlagsToStr>:


void B2FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d044      	beq.n	80045e0 <B2FaultFlagsToStr+0x9c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d041      	beq.n	80045e0 <B2FaultFlagsToStr+0x9c>

    buf[0] = '\0';
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2200      	movs	r2, #0
 8004560:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d105      	bne.n	8004574 <B2FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	491f      	ldr	r1, [pc, #124]	@ (80045e8 <B2FaultFlagsToStr+0xa4>)
 800456c:	68b8      	ldr	r0, [r7, #8]
 800456e:	f00d fdf6 	bl	801215e <strncpy>
        return;
 8004572:	e036      	b.n	80045e2 <B2FaultFlagsToStr+0x9e>
    }

    if (flags & FAULT_BLE)     strncat(buf, "BLE-", len);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d004      	beq.n	8004588 <B2FaultFlagsToStr+0x44>
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	491a      	ldr	r1, [pc, #104]	@ (80045ec <B2FaultFlagsToStr+0xa8>)
 8004582:	68b8      	ldr	r0, [r7, #8]
 8004584:	f00d fdd8 	bl	8012138 <strncat>
    if (flags & FAULT_IMU)     strncat(buf, "IMU-", len);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d004      	beq.n	800459c <B2FaultFlagsToStr+0x58>
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	4916      	ldr	r1, [pc, #88]	@ (80045f0 <B2FaultFlagsToStr+0xac>)
 8004596:	68b8      	ldr	r0, [r7, #8]
 8004598:	f00d fdce 	bl	8012138 <strncat>
    if (flags & FAULT_RX)	   strncat(buf, "RX-", len);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d004      	beq.n	80045b0 <B2FaultFlagsToStr+0x6c>
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	4912      	ldr	r1, [pc, #72]	@ (80045f4 <B2FaultFlagsToStr+0xb0>)
 80045aa:	68b8      	ldr	r0, [r7, #8]
 80045ac:	f00d fdc4 	bl	8012138 <strncat>
    if (flags & FAULT_B1_SUP)  strncat(buf, "B1SUP-", len);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d004      	beq.n	80045c4 <B2FaultFlagsToStr+0x80>
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	490e      	ldr	r1, [pc, #56]	@ (80045f8 <B2FaultFlagsToStr+0xb4>)
 80045be:	68b8      	ldr	r0, [r7, #8]
 80045c0:	f00d fdba 	bl	8012138 <strncat>

    size_t l = strlen(buf);
 80045c4:	68b8      	ldr	r0, [r7, #8]
 80045c6:	f7fb fe7b 	bl	80002c0 <strlen>
 80045ca:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <B2FaultFlagsToStr+0x9e>
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	3b01      	subs	r3, #1
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	4413      	add	r3, r2
 80045da:	2200      	movs	r2, #0
 80045dc:	701a      	strb	r2, [r3, #0]
 80045de:	e000      	b.n	80045e2 <B2FaultFlagsToStr+0x9e>
    if (!buf || len == 0) return;
 80045e0:	bf00      	nop
}
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	08015ddc 	.word	0x08015ddc
 80045ec:	08015e10 	.word	0x08015e10
 80045f0:	08015e18 	.word	0x08015e18
 80045f4:	08015df4 	.word	0x08015df4
 80045f8:	08015e20 	.word	0x08015e20

080045fc <Log_FormatSnapshot>:
void Log_FormatSnapshot(char *buf,
                        unsigned buf_len,
                        const EncoderSnapshot_t *enc,
                        const BoardHealthSnapshot_t *bh,
						const RxSnapshot_t *rx)
{
 80045fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004600:	b0fd      	sub	sp, #500	@ 0x1f4
 8004602:	af24      	add	r7, sp, #144	@ 0x90
 8004604:	f507 74b0 	add.w	r4, r7, #352	@ 0x160
 8004608:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 800460c:	6020      	str	r0, [r4, #0]
 800460e:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 8004612:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 8004616:	6001      	str	r1, [r0, #0]
 8004618:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 800461c:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8004620:	600a      	str	r2, [r1, #0]
 8004622:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004626:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800462a:	6013      	str	r3, [r2, #0]
    if (!buf || !enc || !bh || !rx)
 800462c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004630:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 8128 	beq.w	800488c <Log_FormatSnapshot+0x290>
 800463c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004640:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	f000 8120 	beq.w	800488c <Log_FormatSnapshot+0x290>
 800464c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004650:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 8118 	beq.w	800488c <Log_FormatSnapshot+0x290>
 800465c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 8113 	beq.w	800488c <Log_FormatSnapshot+0x290>
    char b1_degr[64];
    char b2_crit[64];
    char b2_degr[64];

    static SupervisorSnapshot_t sup;
    SupervisorSnapshot_Read(&sup);
 8004666:	488c      	ldr	r0, [pc, #560]	@ (8004898 <Log_FormatSnapshot+0x29c>)
 8004668:	f000 fc5a 	bl	8004f20 <SupervisorSnapshot_Read>

    B1FaultFlagsToStr(sup.critical_mask, b1_crit, sizeof(b1_crit));
 800466c:	4b8a      	ldr	r3, [pc, #552]	@ (8004898 <Log_FormatSnapshot+0x29c>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8004674:	2240      	movs	r2, #64	@ 0x40
 8004676:	4618      	mov	r0, r3
 8004678:	f7ff fed8 	bl	800442c <B1FaultFlagsToStr>
    B1FaultFlagsToStr(sup.degraded_mask, b1_degr, sizeof(b1_degr));
 800467c:	4b86      	ldr	r3, [pc, #536]	@ (8004898 <Log_FormatSnapshot+0x29c>)
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f107 01e0 	add.w	r1, r7, #224	@ 0xe0
 8004684:	2240      	movs	r2, #64	@ 0x40
 8004686:	4618      	mov	r0, r3
 8004688:	f7ff fed0 	bl	800442c <B1FaultFlagsToStr>
    B2FaultFlagsToStr(rx->payload.critical_mask, b2_crit, sizeof(b2_crit));
 800468c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004690:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8004694:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 8004698:	2240      	movs	r2, #64	@ 0x40
 800469a:	4618      	mov	r0, r3
 800469c:	f7ff ff52 	bl	8004544 <B2FaultFlagsToStr>
    B2FaultFlagsToStr(rx->payload.degraded_mask, b2_degr, sizeof(b2_degr));
 80046a0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80046a4:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80046a8:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 80046ac:	2240      	movs	r2, #64	@ 0x40
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7ff ff48 	bl	8004544 <B2FaultFlagsToStr>
        "RX t = %u | last=%s | valid_t=%u\r\n"

        "RX PAYLOAD | x=%.2f | y=%.2f | cmd=%u | criticalB2=%s | degradedB2=%s | alive=%lu\r\n"
        "criticalB1=%s | degradedB1=%s\r\n\r\n",

        (unsigned)enc->task_last_run_ms,
 80046b4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80046b8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        enc->wheel_speed_rpm[0], (unsigned)enc->data_last_valid_ms[0],
 80046c2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80046c6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
    snprintf(
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fb ff62 	bl	8000598 <__aeabi_f2d>
 80046d4:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
        enc->wheel_speed_rpm[0], (unsigned)enc->data_last_valid_ms[0],
 80046d8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80046dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699a      	ldr	r2, [r3, #24]
 80046e4:	64ba      	str	r2, [r7, #72]	@ 0x48
        enc->wheel_speed_rpm[1], (unsigned)enc->data_last_valid_ms[1],
 80046e6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80046ea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
    snprintf(
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7fb ff50 	bl	8000598 <__aeabi_f2d>
 80046f8:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
        enc->wheel_speed_rpm[1], (unsigned)enc->data_last_valid_ms[1],
 80046fc:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004700:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69d9      	ldr	r1, [r3, #28]
 8004708:	6379      	str	r1, [r7, #52]	@ 0x34
        enc->wheel_speed_rpm[2], (unsigned)enc->data_last_valid_ms[2],
 800470a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800470e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
    snprintf(
 8004716:	4618      	mov	r0, r3
 8004718:	f7fb ff3e 	bl	8000598 <__aeabi_f2d>
 800471c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        enc->wheel_speed_rpm[2], (unsigned)enc->data_last_valid_ms[2],
 8004720:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004724:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6a1c      	ldr	r4, [r3, #32]
 800472c:	633c      	str	r4, [r7, #48]	@ 0x30
        enc->wheel_speed_rpm[3], (unsigned)enc->data_last_valid_ms[3],
 800472e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004732:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
    snprintf(
 800473a:	4618      	mov	r0, r3
 800473c:	f7fb ff2c 	bl	8000598 <__aeabi_f2d>
 8004740:	e9c7 0108 	strd	r0, r1, [r7, #32]
        enc->wheel_speed_rpm[3], (unsigned)enc->data_last_valid_ms[3],
 8004744:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004748:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8004750:	61fd      	str	r5, [r7, #28]

        (unsigned)bh->task_last_run_ms,
 8004752:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004756:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689e      	ldr	r6, [r3, #8]
 800475e:	61be      	str	r6, [r7, #24]
        bh->temperature_degC,
 8004760:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004764:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
    snprintf(
 800476c:	4618      	mov	r0, r3
 800476e:	f7fb ff13 	bl	8000598 <__aeabi_f2d>
 8004772:	4682      	mov	sl, r0
 8004774:	468b      	mov	fp, r1
        (unsigned)bh->temp_last_valid_ms,
 8004776:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800477a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68de      	ldr	r6, [r3, #12]
 8004782:	617e      	str	r6, [r7, #20]
        bh->battery_pct,
 8004784:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004788:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
    snprintf(
 8004790:	4618      	mov	r0, r3
 8004792:	f7fb ff01 	bl	8000598 <__aeabi_f2d>
 8004796:	4680      	mov	r8, r0
 8004798:	4689      	mov	r9, r1
        (unsigned)bh->batt_last_valid_ms,
 800479a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800479e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6919      	ldr	r1, [r3, #16]
 80047a6:	6139      	str	r1, [r7, #16]

        (unsigned)rx->task_last_run_ms,
 80047a8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047ac:	69dc      	ldr	r4, [r3, #28]
 80047ae:	60fc      	str	r4, [r7, #12]
        CommUnpackStatusToStr(rx->last_event),
 80047b0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047b4:	7e9b      	ldrb	r3, [r3, #26]
    snprintf(
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7ff fe0a 	bl	80043d0 <CommUnpackStatusToStr>
 80047bc:	60b8      	str	r0, [r7, #8]
        (unsigned)rx->data_last_valid_ms,
 80047be:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047c2:	6a1d      	ldr	r5, [r3, #32]
 80047c4:	607d      	str	r5, [r7, #4]

        rx->payload.x_norm,
 80047c6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047ca:	f8d3 300e 	ldr.w	r3, [r3, #14]
    snprintf(
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7fb fee2 	bl	8000598 <__aeabi_f2d>
 80047d4:	4604      	mov	r4, r0
 80047d6:	460d      	mov	r5, r1
        rx->payload.y_norm,
 80047d8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047dc:	f8d3 3012 	ldr.w	r3, [r3, #18]
    snprintf(
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fb fed9 	bl	8000598 <__aeabi_f2d>
        rx->payload.command,
 80047e6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047ea:	781b      	ldrb	r3, [r3, #0]
    snprintf(
 80047ec:	603b      	str	r3, [r7, #0]
		b2_crit,
		b2_degr,
        rx->payload.alive_counter,
 80047ee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047f2:	f8d3 2016 	ldr.w	r2, [r3, #22]
    snprintf(
 80047f6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80047fa:	f5a3 7c84 	sub.w	ip, r3, #264	@ 0x108
 80047fe:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004802:	f5a3 7682 	sub.w	r6, r3, #260	@ 0x104
 8004806:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800480a:	9323      	str	r3, [sp, #140]	@ 0x8c
 800480c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004810:	9322      	str	r3, [sp, #136]	@ 0x88
 8004812:	9221      	str	r2, [sp, #132]	@ 0x84
 8004814:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004818:	9320      	str	r3, [sp, #128]	@ 0x80
 800481a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800481e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	931e      	str	r3, [sp, #120]	@ 0x78
 8004824:	e9cd 011c 	strd	r0, r1, [sp, #112]	@ 0x70
 8004828:	e9cd 451a 	strd	r4, r5, [sp, #104]	@ 0x68
 800482c:	687d      	ldr	r5, [r7, #4]
 800482e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004830:	68bd      	ldr	r5, [r7, #8]
 8004832:	9518      	str	r5, [sp, #96]	@ 0x60
 8004834:	68fc      	ldr	r4, [r7, #12]
 8004836:	9417      	str	r4, [sp, #92]	@ 0x5c
 8004838:	6939      	ldr	r1, [r7, #16]
 800483a:	9116      	str	r1, [sp, #88]	@ 0x58
 800483c:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	9212      	str	r2, [sp, #72]	@ 0x48
 8004844:	e9cd ab10 	strd	sl, fp, [sp, #64]	@ 0x40
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800484c:	69fd      	ldr	r5, [r7, #28]
 800484e:	950e      	str	r5, [sp, #56]	@ 0x38
 8004850:	ed97 7b08 	vldr	d7, [r7, #32]
 8004854:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004858:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 800485a:	940a      	str	r4, [sp, #40]	@ 0x28
 800485c:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8004860:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004864:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004866:	9106      	str	r1, [sp, #24]
 8004868:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800486c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004870:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004872:	9202      	str	r2, [sp, #8]
 8004874:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8004878:	ed8d 7b00 	vstr	d7, [sp]
 800487c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800487e:	4a07      	ldr	r2, [pc, #28]	@ (800489c <Log_FormatSnapshot+0x2a0>)
 8004880:	f8dc 1000 	ldr.w	r1, [ip]
 8004884:	6830      	ldr	r0, [r6, #0]
 8004886:	f00d fb1f 	bl	8011ec8 <sniprintf>
 800488a:	e000      	b.n	800488e <Log_FormatSnapshot+0x292>
        return;
 800488c:	bf00      	nop
		b1_crit,
		b1_degr
    );

}
 800488e:	f507 77b2 	add.w	r7, r7, #356	@ 0x164
 8004892:	46bd      	mov	sp, r7
 8004894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004898:	200048e8 	.word	0x200048e8
 800489c:	08015e28 	.word	0x08015e28

080048a0 <_write>:
#include "log/wcet_monitor.h"

#define LOG_BUF_LEN          512

int _write(int file, char *ptr, int len)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	f04f 33ff 	mov.w	r3, #4294967295
 80048b4:	68b9      	ldr	r1, [r7, #8]
 80048b6:	4804      	ldr	r0, [pc, #16]	@ (80048c8 <_write+0x28>)
 80048b8:	f004 fbb2 	bl	8009020 <HAL_UART_Transmit>
    return len;
 80048bc:	687b      	ldr	r3, [r7, #4]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	20004450 	.word	0x20004450

080048cc <Log_TaskStep>:


void Log_TaskStep(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b09a      	sub	sp, #104	@ 0x68
 80048d0:	af02      	add	r7, sp, #8

    EncoderSnapshot_t enc;
    BoardHealthSnapshot_t bh;
    RxSnapshot_t rx;

    EncoderSnapshot_Read(&enc);
 80048d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80048d6:	4618      	mov	r0, r3
 80048d8:	f000 fa60 	bl	8004d9c <EncoderSnapshot_Read>
    BoardHealthSnapshot_Read(&bh);
 80048dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 f9fb 	bl	8004cdc <BoardHealthSnapshot_Read>
    RxSnapshot_Read(&rx);
 80048e6:	463b      	mov	r3, r7
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fab9 	bl	8004e60 <RxSnapshot_Read>

    Log_FormatSnapshot(log_buf, LOG_BUF_LEN,
 80048ee:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80048f2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80048f6:	463b      	mov	r3, r7
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	460b      	mov	r3, r1
 80048fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004900:	4806      	ldr	r0, [pc, #24]	@ (800491c <Log_TaskStep+0x50>)
 8004902:	f7ff fe7b 	bl	80045fc <Log_FormatSnapshot>
                       &enc, &bh, &rx);

    printf("%s", log_buf);
 8004906:	4905      	ldr	r1, [pc, #20]	@ (800491c <Log_TaskStep+0x50>)
 8004908:	4805      	ldr	r0, [pc, #20]	@ (8004920 <Log_TaskStep+0x54>)
 800490a:	f00d facb 	bl	8011ea4 <iprintf>
    WCET_Print();
 800490e:	f000 f823 	bl	8004958 <WCET_Print>
}
 8004912:	bf00      	nop
 8004914:	3760      	adds	r7, #96	@ 0x60
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	20004900 	.word	0x20004900
 8004920:	08015f60 	.word	0x08015f60

08004924 <WCET_Update>:
#define WCET_MAX(a,b)  (((a) > (b)) ? (a) : (b))

static uint32_t wcet_max[WCET_ID_MAX];

void WCET_Update(wcet_id_t id, uint32_t cycles)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	6039      	str	r1, [r7, #0]
 800492e:	71fb      	strb	r3, [r7, #7]
    if (cycles > wcet_max[id])
 8004930:	79fb      	ldrb	r3, [r7, #7]
 8004932:	4a08      	ldr	r2, [pc, #32]	@ (8004954 <WCET_Update+0x30>)
 8004934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d904      	bls.n	8004948 <WCET_Update+0x24>
        wcet_max[id] = cycles;
 800493e:	79fb      	ldrb	r3, [r7, #7]
 8004940:	4904      	ldr	r1, [pc, #16]	@ (8004954 <WCET_Update+0x30>)
 8004942:	683a      	ldr	r2, [r7, #0]
 8004944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	20004b00 	.word	0x20004b00

08004958 <WCET_Print>:
//DMA 3: TX

//interrupt per uart4
//interrupt per uart5
void WCET_Print(void)
{
 8004958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495c:	ed2d 8b04 	vpush	{d8-d9}
 8004960:	b09d      	sub	sp, #116	@ 0x74
 8004962:	af14      	add	r7, sp, #80	@ 0x50
    const double cyc2us = 1e6 / (double)SystemCoreClock;
 8004964:	4baa      	ldr	r3, [pc, #680]	@ (8004c10 <WCET_Print+0x2b8>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4618      	mov	r0, r3
 800496a:	f7fb fdf3 	bl	8000554 <__aeabi_ui2d>
 800496e:	4602      	mov	r2, r0
 8004970:	460b      	mov	r3, r1
 8004972:	a1a5      	add	r1, pc, #660	@ (adr r1, 8004c08 <WCET_Print+0x2b0>)
 8004974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004978:	f7fb ff90 	bl	800089c <__aeabi_ddiv>
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	e9c7 2306 	strd	r2, r3, [r7, #24]

    /* ================= TASK ================= */
    printf(
 8004984:	4ba3      	ldr	r3, [pc, #652]	@ (8004c14 <WCET_Print+0x2bc>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	617b      	str	r3, [r7, #20]
    	"ACTUATION=%lu (%.2fus) "
    	"TX=%lu (%.2fus) "
        "Mutex= %lu (%.2fus)\r\n ",

        wcet_max[WCET_TASK_ENCODER],
        wcet_max[WCET_TASK_ENCODER] * cyc2us,
 800498a:	4ba2      	ldr	r3, [pc, #648]	@ (8004c14 <WCET_Print+0x2bc>)
 800498c:	681b      	ldr	r3, [r3, #0]
    printf(
 800498e:	4618      	mov	r0, r3
 8004990:	f7fb fde0 	bl	8000554 <__aeabi_ui2d>
 8004994:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004998:	f7fb fe56 	bl	8000648 <__aeabi_dmul>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80049a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004c14 <WCET_Print+0x2bc>)
 80049a6:	685e      	ldr	r6, [r3, #4]
        wcet_max[WCET_TASK_BOARD_HEALTH],
        wcet_max[WCET_TASK_BOARD_HEALTH] * cyc2us,
 80049a8:	4b9a      	ldr	r3, [pc, #616]	@ (8004c14 <WCET_Print+0x2bc>)
 80049aa:	685b      	ldr	r3, [r3, #4]
    printf(
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7fb fdd1 	bl	8000554 <__aeabi_ui2d>
 80049b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049b6:	f7fb fe47 	bl	8000648 <__aeabi_dmul>
 80049ba:	4602      	mov	r2, r0
 80049bc:	460b      	mov	r3, r1
 80049be:	ec43 2b18 	vmov	d8, r2, r3
 80049c2:	4b94      	ldr	r3, [pc, #592]	@ (8004c14 <WCET_Print+0x2bc>)
 80049c4:	6958      	ldr	r0, [r3, #20]
 80049c6:	6138      	str	r0, [r7, #16]
        wcet_max[WCET_TASK_CONTROL],
        wcet_max[WCET_TASK_CONTROL] * cyc2us,
 80049c8:	4b92      	ldr	r3, [pc, #584]	@ (8004c14 <WCET_Print+0x2bc>)
 80049ca:	695b      	ldr	r3, [r3, #20]
    printf(
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7fb fdc1 	bl	8000554 <__aeabi_ui2d>
 80049d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049d6:	f7fb fe37 	bl	8000648 <__aeabi_dmul>
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
 80049de:	ec43 2b19 	vmov	d9, r2, r3
 80049e2:	4b8c      	ldr	r3, [pc, #560]	@ (8004c14 <WCET_Print+0x2bc>)
 80049e4:	699c      	ldr	r4, [r3, #24]
 80049e6:	607c      	str	r4, [r7, #4]
        wcet_max[WCET_TASK_ACTUATION],
        wcet_max[WCET_TASK_ACTUATION] * cyc2us,
 80049e8:	4b8a      	ldr	r3, [pc, #552]	@ (8004c14 <WCET_Print+0x2bc>)
 80049ea:	699b      	ldr	r3, [r3, #24]
    printf(
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7fb fdb1 	bl	8000554 <__aeabi_ui2d>
 80049f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049f6:	f7fb fe27 	bl	8000648 <__aeabi_dmul>
 80049fa:	4602      	mov	r2, r0
 80049fc:	460b      	mov	r3, r1
 80049fe:	4692      	mov	sl, r2
 8004a00:	469b      	mov	fp, r3
 8004a02:	4b84      	ldr	r3, [pc, #528]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a04:	689d      	ldr	r5, [r3, #8]
        wcet_max[WCET_TASK_TX],
        (wcet_max[WCET_TASK_TX]) * cyc2us,
 8004a06:	4b83      	ldr	r3, [pc, #524]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a08:	689b      	ldr	r3, [r3, #8]
    printf(
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fb fda2 	bl	8000554 <__aeabi_ui2d>
 8004a10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a14:	f7fb fe18 	bl	8000648 <__aeabi_dmul>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4690      	mov	r8, r2
 8004a1e:	4699      	mov	r9, r3
 8004a20:	4b7c      	ldr	r3, [pc, #496]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a22:	69dc      	ldr	r4, [r3, #28]
        wcet_max[WCET_MUTEX],
        (wcet_max[WCET_MUTEX]) * cyc2us
 8004a24:	4b7b      	ldr	r3, [pc, #492]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a26:	69db      	ldr	r3, [r3, #28]
    printf(
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7fb fd93 	bl	8000554 <__aeabi_ui2d>
 8004a2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a32:	f7fb fe09 	bl	8000648 <__aeabi_dmul>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8004a3e:	9410      	str	r4, [sp, #64]	@ 0x40
 8004a40:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8004a44:	950c      	str	r5, [sp, #48]	@ 0x30
 8004a46:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8004a4a:	687c      	ldr	r4, [r7, #4]
 8004a4c:	9408      	str	r4, [sp, #32]
 8004a4e:	ed8d 9b06 	vstr	d9, [sp, #24]
 8004a52:	6938      	ldr	r0, [r7, #16]
 8004a54:	9004      	str	r0, [sp, #16]
 8004a56:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004a5a:	9600      	str	r6, [sp, #0]
 8004a5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	486d      	ldr	r0, [pc, #436]	@ (8004c18 <WCET_Print+0x2c0>)
 8004a64:	f00d fa1e 	bl	8011ea4 <iprintf>
    );

    /* ================= I2C ISR ================= */
    printf(
 8004a68:	4b6a      	ldr	r3, [pc, #424]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a6a:	6a1d      	ldr	r5, [r3, #32]
        "WCET ISR I2C |"
        "UART4_IRQ=%lu (%.2fus) "
        "UART5_IRQ=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_UART_4],
        wcet_max[WCET_ISR_UART_4] * cyc2us,
 8004a6c:	4b69      	ldr	r3, [pc, #420]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
    printf(
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7fb fd6f 	bl	8000554 <__aeabi_ui2d>
 8004a76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a7a:	f7fb fde5 	bl	8000648 <__aeabi_dmul>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	4690      	mov	r8, r2
 8004a84:	4699      	mov	r9, r3
 8004a86:	4b63      	ldr	r3, [pc, #396]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a88:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
        wcet_max[WCET_ISR_UART_5],
        wcet_max[WCET_ISR_UART_5] * cyc2us
 8004a8a:	4b62      	ldr	r3, [pc, #392]	@ (8004c14 <WCET_Print+0x2bc>)
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf(
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fb fd60 	bl	8000554 <__aeabi_ui2d>
 8004a94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a98:	f7fb fdd6 	bl	8000648 <__aeabi_dmul>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004aa4:	9400      	str	r4, [sp, #0]
 8004aa6:	4642      	mov	r2, r8
 8004aa8:	464b      	mov	r3, r9
 8004aaa:	4629      	mov	r1, r5
 8004aac:	485b      	ldr	r0, [pc, #364]	@ (8004c1c <WCET_Print+0x2c4>)
 8004aae:	f00d f9f9 	bl	8011ea4 <iprintf>
    );

    /* ================= DMA ISR ================= */
    printf(
 8004ab2:	4b58      	ldr	r3, [pc, #352]	@ (8004c14 <WCET_Print+0x2bc>)
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab6:	617b      	str	r3, [r7, #20]
        "WCET ISR DMA |"
        "DMA1=%lu (%.2fus) "
        "DMA2=%lu (%.2fus) "
        "DMA3=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_DMA_1],
        wcet_max[WCET_ISR_DMA_1] * cyc2us,
 8004ab8:	4b56      	ldr	r3, [pc, #344]	@ (8004c14 <WCET_Print+0x2bc>)
 8004aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf(
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7fb fd49 	bl	8000554 <__aeabi_ui2d>
 8004ac2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ac6:	f7fb fdbf 	bl	8000648 <__aeabi_dmul>
 8004aca:	4602      	mov	r2, r0
 8004acc:	460b      	mov	r3, r1
 8004ace:	4690      	mov	r8, r2
 8004ad0:	4699      	mov	r9, r3
 8004ad2:	4b50      	ldr	r3, [pc, #320]	@ (8004c14 <WCET_Print+0x2bc>)
 8004ad4:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
        wcet_max[WCET_ISR_DMA_2],
        wcet_max[WCET_ISR_DMA_2] * cyc2us,
 8004ad6:	4b4f      	ldr	r3, [pc, #316]	@ (8004c14 <WCET_Print+0x2bc>)
 8004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    printf(
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fb fd3a 	bl	8000554 <__aeabi_ui2d>
 8004ae0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ae4:	f7fb fdb0 	bl	8000648 <__aeabi_dmul>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	4614      	mov	r4, r2
 8004aee:	461d      	mov	r5, r3
 8004af0:	4b48      	ldr	r3, [pc, #288]	@ (8004c14 <WCET_Print+0x2bc>)
 8004af2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004af4:	60ba      	str	r2, [r7, #8]
        wcet_max[WCET_ISR_DMA_3],
        wcet_max[WCET_ISR_DMA_3] * cyc2us
 8004af6:	4b47      	ldr	r3, [pc, #284]	@ (8004c14 <WCET_Print+0x2bc>)
 8004af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    printf(
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fb fd2a 	bl	8000554 <__aeabi_ui2d>
 8004b00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b04:	f7fb fda0 	bl	8000648 <__aeabi_dmul>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	9204      	str	r2, [sp, #16]
 8004b14:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004b18:	9600      	str	r6, [sp, #0]
 8004b1a:	4642      	mov	r2, r8
 8004b1c:	464b      	mov	r3, r9
 8004b1e:	6979      	ldr	r1, [r7, #20]
 8004b20:	483f      	ldr	r0, [pc, #252]	@ (8004c20 <WCET_Print+0x2c8>)
 8004b22:	f00d f9bf 	bl	8011ea4 <iprintf>
    );

    /* ================= FEATURE CPU COST (informativo) ================= */
    printf(
 8004b26:	4b3b      	ldr	r3, [pc, #236]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	617b      	str	r3, [r7, #20]
		"BOARD HEALTHU=%lu (%.2fus) "
    	"RX =%lu (%.2fus) "
    	"TX =%lu (%.2fus)\r\n\n\n",

        wcet_max[WCET_TASK_ENCODER],
        wcet_max[WCET_TASK_ENCODER] * cyc2us,
 8004b2c:	4b39      	ldr	r3, [pc, #228]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
    printf(
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7fb fd0f 	bl	8000554 <__aeabi_ui2d>
 8004b36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b3a:	f7fb fd85 	bl	8000648 <__aeabi_dmul>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	460b      	mov	r3, r1
 8004b42:	e9c7 2302 	strd	r2, r3, [r7, #8]

        wcet_max[WCET_TASK_BOARD_HEALTH] + wcet_max[WCET_ISR_DMA_1],
 8004b46:	4b33      	ldr	r3, [pc, #204]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	4b32      	ldr	r3, [pc, #200]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf(
 8004b4e:	18d6      	adds	r6, r2, r3
        (wcet_max[WCET_TASK_BOARD_HEALTH] + wcet_max[WCET_ISR_DMA_1]) * cyc2us,
 8004b50:	4b30      	ldr	r3, [pc, #192]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	4b2f      	ldr	r3, [pc, #188]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b58:	4413      	add	r3, r2
    printf(
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fb fcfa 	bl	8000554 <__aeabi_ui2d>
 8004b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b64:	f7fb fd70 	bl	8000648 <__aeabi_dmul>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	ec43 2b18 	vmov	d8, r2, r3
 8004b70:	4b28      	ldr	r3, [pc, #160]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b72:	6958      	ldr	r0, [r3, #20]
 8004b74:	6138      	str	r0, [r7, #16]

        wcet_max[WCET_TASK_CONTROL],
        (wcet_max[WCET_TASK_CONTROL]) * cyc2us,
 8004b76:	4b27      	ldr	r3, [pc, #156]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b78:	695b      	ldr	r3, [r3, #20]
    printf(
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fb fcea 	bl	8000554 <__aeabi_ui2d>
 8004b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b84:	f7fb fd60 	bl	8000648 <__aeabi_dmul>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	ec43 2b19 	vmov	d9, r2, r3

        wcet_max[WCET_TASK_ACTUATION] + wcet_max[WCET_ISR_UART_5],
 8004b90:	4b20      	ldr	r3, [pc, #128]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	4b1f      	ldr	r3, [pc, #124]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf(
 8004b98:	18d4      	adds	r4, r2, r3
 8004b9a:	607c      	str	r4, [r7, #4]
        (wcet_max[WCET_TASK_ACTUATION] + wcet_max[WCET_ISR_UART_5]) * cyc2us,
 8004b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8004c14 <WCET_Print+0x2bc>)
 8004b9e:	699a      	ldr	r2, [r3, #24]
 8004ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8004c14 <WCET_Print+0x2bc>)
 8004ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba4:	4413      	add	r3, r2
    printf(
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7fb fcd4 	bl	8000554 <__aeabi_ui2d>
 8004bac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bb0:	f7fb fd4a 	bl	8000648 <__aeabi_dmul>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	4692      	mov	sl, r2
 8004bba:	469b      	mov	fp, r3

        wcet_max[WCET_TASK_RX] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_UART_4],
 8004bbc:	4b15      	ldr	r3, [pc, #84]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bbe:	68da      	ldr	r2, [r3, #12]
 8004bc0:	4b14      	ldr	r3, [pc, #80]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc4:	441a      	add	r2, r3
 8004bc6:	4b13      	ldr	r3, [pc, #76]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
    printf(
 8004bca:	18d5      	adds	r5, r2, r3
        (wcet_max[WCET_TASK_RX] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_UART_4]) * cyc2us,
 8004bcc:	4b11      	ldr	r3, [pc, #68]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	4b10      	ldr	r3, [pc, #64]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd4:	441a      	add	r2, r3
 8004bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	4413      	add	r3, r2
    printf(
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7fb fcb9 	bl	8000554 <__aeabi_ui2d>
 8004be2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be6:	f7fb fd2f 	bl	8000648 <__aeabi_dmul>
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	4690      	mov	r8, r2
 8004bf0:	4699      	mov	r9, r3
 8004bf2:	4b08      	ldr	r3, [pc, #32]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bf4:	689c      	ldr	r4, [r3, #8]

        wcet_max[WCET_TASK_TX],
        (wcet_max[WCET_TASK_TX]) * cyc2us
 8004bf6:	4b07      	ldr	r3, [pc, #28]	@ (8004c14 <WCET_Print+0x2bc>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
    printf(
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fb fcaa 	bl	8000554 <__aeabi_ui2d>
 8004c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c04:	e00e      	b.n	8004c24 <WCET_Print+0x2cc>
 8004c06:	bf00      	nop
 8004c08:	00000000 	.word	0x00000000
 8004c0c:	412e8480 	.word	0x412e8480
 8004c10:	20000000 	.word	0x20000000
 8004c14:	20004b00 	.word	0x20004b00
 8004c18:	08015f64 	.word	0x08015f64
 8004c1c:	08015ff4 	.word	0x08015ff4
 8004c20:	08016034 	.word	0x08016034
 8004c24:	f7fb fd10 	bl	8000648 <__aeabi_dmul>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8004c30:	9410      	str	r4, [sp, #64]	@ 0x40
 8004c32:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8004c36:	950c      	str	r5, [sp, #48]	@ 0x30
 8004c38:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8004c3c:	687c      	ldr	r4, [r7, #4]
 8004c3e:	9408      	str	r4, [sp, #32]
 8004c40:	ed8d 9b06 	vstr	d9, [sp, #24]
 8004c44:	6938      	ldr	r0, [r7, #16]
 8004c46:	9004      	str	r0, [sp, #16]
 8004c48:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004c4c:	9600      	str	r6, [sp, #0]
 8004c4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c52:	6979      	ldr	r1, [r7, #20]
 8004c54:	4804      	ldr	r0, [pc, #16]	@ (8004c68 <WCET_Print+0x310>)
 8004c56:	f00d f925 	bl	8011ea4 <iprintf>
    );
}
 8004c5a:	bf00      	nop
 8004c5c:	3724      	adds	r7, #36	@ 0x24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	ecbd 8b04 	vpop	{d8-d9}
 8004c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c68:	0801607c 	.word	0x0801607c

08004c6c <BoardHealthSnapshot_MutexInit>:
static BoardHealthSnapshot_t snapshot;

/* Mutex */
static osMutexId_t snapshot_mutex;

void BoardHealthSnapshot_MutexInit(osMutexId_t mutex_handle){
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
	if(snapshot_mutex == NULL){
 8004c74:	4b06      	ldr	r3, [pc, #24]	@ (8004c90 <BoardHealthSnapshot_MutexInit+0x24>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d102      	bne.n	8004c82 <BoardHealthSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004c7c:	4a04      	ldr	r2, [pc, #16]	@ (8004c90 <BoardHealthSnapshot_MutexInit+0x24>)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6013      	str	r3, [r2, #0]
	}
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	20004b48 	.word	0x20004b48

08004c94 <BoardHealthSnapshot_Write>:

void BoardHealthSnapshot_Write(const BoardHealthSnapshot_t *src){
 8004c94:	b5b0      	push	{r4, r5, r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d014      	beq.n	8004ccc <BoardHealthSnapshot_Write+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd4 <BoardHealthSnapshot_Write+0x40>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f04f 31ff 	mov.w	r1, #4294967295
 8004caa:	4618      	mov	r0, r3
 8004cac:	f008 ff9b 	bl	800dbe6 <osMutexAcquire>
    snapshot = *src;    /* copia atomica della struttura */
 8004cb0:	4a09      	ldr	r2, [pc, #36]	@ (8004cd8 <BoardHealthSnapshot_Write+0x44>)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	461d      	mov	r5, r3
 8004cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cbc:	682b      	ldr	r3, [r5, #0]
 8004cbe:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004cc0:	4b04      	ldr	r3, [pc, #16]	@ (8004cd4 <BoardHealthSnapshot_Write+0x40>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f008 ffd9 	bl	800dc7c <osMutexRelease>
 8004cca:	e000      	b.n	8004cce <BoardHealthSnapshot_Write+0x3a>
        return;
 8004ccc:	bf00      	nop
}
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bdb0      	pop	{r4, r5, r7, pc}
 8004cd4:	20004b48 	.word	0x20004b48
 8004cd8:	20004b34 	.word	0x20004b34

08004cdc <BoardHealthSnapshot_Read>:

void BoardHealthSnapshot_Read(BoardHealthSnapshot_t *dst){
 8004cdc:	b5b0      	push	{r4, r5, r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d014      	beq.n	8004d14 <BoardHealthSnapshot_Read+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004cea:	4b0c      	ldr	r3, [pc, #48]	@ (8004d1c <BoardHealthSnapshot_Read+0x40>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f04f 31ff 	mov.w	r1, #4294967295
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f008 ff77 	bl	800dbe6 <osMutexAcquire>
    *dst = snapshot;    /* copia atomica della struttura */
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a09      	ldr	r2, [pc, #36]	@ (8004d20 <BoardHealthSnapshot_Read+0x44>)
 8004cfc:	461c      	mov	r4, r3
 8004cfe:	4615      	mov	r5, r2
 8004d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d04:	682b      	ldr	r3, [r5, #0]
 8004d06:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004d08:	4b04      	ldr	r3, [pc, #16]	@ (8004d1c <BoardHealthSnapshot_Read+0x40>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f008 ffb5 	bl	800dc7c <osMutexRelease>
 8004d12:	e000      	b.n	8004d16 <BoardHealthSnapshot_Read+0x3a>
        return;
 8004d14:	bf00      	nop
}
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bdb0      	pop	{r4, r5, r7, pc}
 8004d1c:	20004b48 	.word	0x20004b48
 8004d20:	20004b34 	.word	0x20004b34

08004d24 <EncoderSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void EncoderSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8004d2c:	4b06      	ldr	r3, [pc, #24]	@ (8004d48 <EncoderSnapshot_MutexInit+0x24>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d102      	bne.n	8004d3a <EncoderSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004d34:	4a04      	ldr	r2, [pc, #16]	@ (8004d48 <EncoderSnapshot_MutexInit+0x24>)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6013      	str	r3, [r2, #0]
	}
}
 8004d3a:	bf00      	nop
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	20004b74 	.word	0x20004b74

08004d4c <EncoderSnapshot_Write>:

/* ===== Writer API ===== */
void EncoderSnapshot_Write(const EncoderSnapshot_t *src)
{
 8004d4c:	b5b0      	push	{r4, r5, r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d018      	beq.n	8004d8c <EncoderSnapshot_Write+0x40>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8004d94 <EncoderSnapshot_Write+0x48>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f04f 31ff 	mov.w	r1, #4294967295
 8004d62:	4618      	mov	r0, r3
 8004d64:	f008 ff3f 	bl	800dbe6 <osMutexAcquire>
    snapshot = *src;    /* struct copy */
 8004d68:	4a0b      	ldr	r2, [pc, #44]	@ (8004d98 <EncoderSnapshot_Write+0x4c>)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4614      	mov	r4, r2
 8004d6e:	461d      	mov	r5, r3
 8004d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d78:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004d7c:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004d80:	4b04      	ldr	r3, [pc, #16]	@ (8004d94 <EncoderSnapshot_Write+0x48>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f008 ff79 	bl	800dc7c <osMutexRelease>
 8004d8a:	e000      	b.n	8004d8e <EncoderSnapshot_Write+0x42>
        return;
 8004d8c:	bf00      	nop

}
 8004d8e:	3708      	adds	r7, #8
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bdb0      	pop	{r4, r5, r7, pc}
 8004d94:	20004b74 	.word	0x20004b74
 8004d98:	20004b4c 	.word	0x20004b4c

08004d9c <EncoderSnapshot_Read>:

/* ===== Reader API ===== */
void EncoderSnapshot_Read(EncoderSnapshot_t *dst)
{
 8004d9c:	b5b0      	push	{r4, r5, r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d018      	beq.n	8004ddc <EncoderSnapshot_Read+0x40>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004daa:	4b0e      	ldr	r3, [pc, #56]	@ (8004de4 <EncoderSnapshot_Read+0x48>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f04f 31ff 	mov.w	r1, #4294967295
 8004db2:	4618      	mov	r0, r3
 8004db4:	f008 ff17 	bl	800dbe6 <osMutexAcquire>
    *dst = snapshot;    /* struct copy */
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a0b      	ldr	r2, [pc, #44]	@ (8004de8 <EncoderSnapshot_Read+0x4c>)
 8004dbc:	461c      	mov	r4, r3
 8004dbe:	4615      	mov	r5, r2
 8004dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dc8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004dcc:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004dd0:	4b04      	ldr	r3, [pc, #16]	@ (8004de4 <EncoderSnapshot_Read+0x48>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f008 ff51 	bl	800dc7c <osMutexRelease>
 8004dda:	e000      	b.n	8004dde <EncoderSnapshot_Read+0x42>
        return;
 8004ddc:	bf00      	nop

}
 8004dde:	3708      	adds	r7, #8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bdb0      	pop	{r4, r5, r7, pc}
 8004de4:	20004b74 	.word	0x20004b74
 8004de8:	20004b4c 	.word	0x20004b4c

08004dec <RxSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void RxSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8004df4:	4b06      	ldr	r3, [pc, #24]	@ (8004e10 <RxSnapshot_MutexInit+0x24>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <RxSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004dfc:	4a04      	ldr	r2, [pc, #16]	@ (8004e10 <RxSnapshot_MutexInit+0x24>)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6013      	str	r3, [r2, #0]
	}
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	20004b9c 	.word	0x20004b9c

08004e14 <RxSnapshot_Write>:

/* ===== Writer ===== */
void RxSnapshot_Write(const RxSnapshot_t *src)
{
 8004e14:	b5b0      	push	{r4, r5, r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d016      	beq.n	8004e50 <RxSnapshot_Write+0x3c>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004e22:	4b0d      	ldr	r3, [pc, #52]	@ (8004e58 <RxSnapshot_Write+0x44>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f04f 31ff 	mov.w	r1, #4294967295
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f008 fedb 	bl	800dbe6 <osMutexAcquire>
    snapshot = *src;    /* struct copy */
 8004e30:	4a0a      	ldr	r2, [pc, #40]	@ (8004e5c <RxSnapshot_Write+0x48>)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4614      	mov	r4, r2
 8004e36:	461d      	mov	r5, r3
 8004e38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e40:	682b      	ldr	r3, [r5, #0]
 8004e42:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004e44:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <RxSnapshot_Write+0x44>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f008 ff17 	bl	800dc7c <osMutexRelease>
 8004e4e:	e000      	b.n	8004e52 <RxSnapshot_Write+0x3e>
        return;
 8004e50:	bf00      	nop

}
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bdb0      	pop	{r4, r5, r7, pc}
 8004e58:	20004b9c 	.word	0x20004b9c
 8004e5c:	20004b78 	.word	0x20004b78

08004e60 <RxSnapshot_Read>:

/* ===== Reader ===== */
void RxSnapshot_Read(RxSnapshot_t *dst)
{
 8004e60:	b5b0      	push	{r4, r5, r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d016      	beq.n	8004e9c <RxSnapshot_Read+0x3c>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea4 <RxSnapshot_Read+0x44>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f04f 31ff 	mov.w	r1, #4294967295
 8004e76:	4618      	mov	r0, r3
 8004e78:	f008 feb5 	bl	800dbe6 <osMutexAcquire>
    *dst = snapshot;    /* struct copy */
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea8 <RxSnapshot_Read+0x48>)
 8004e80:	461c      	mov	r4, r3
 8004e82:	4615      	mov	r5, r2
 8004e84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e8c:	682b      	ldr	r3, [r5, #0]
 8004e8e:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004e90:	4b04      	ldr	r3, [pc, #16]	@ (8004ea4 <RxSnapshot_Read+0x44>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f008 fef1 	bl	800dc7c <osMutexRelease>
 8004e9a:	e000      	b.n	8004e9e <RxSnapshot_Read+0x3e>
        return;
 8004e9c:	bf00      	nop

}
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ea4:	20004b9c 	.word	0x20004b9c
 8004ea8:	20004b78 	.word	0x20004b78

08004eac <SupervisorSnapshot_MutexInit>:
static osMutexId_t snapshot_mutex;



void SupervisorSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
	if(snapshot_mutex == NULL)
 8004eb4:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <SupervisorSnapshot_MutexInit+0x24>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d102      	bne.n	8004ec2 <SupervisorSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004ebc:	4a04      	ldr	r2, [pc, #16]	@ (8004ed0 <SupervisorSnapshot_MutexInit+0x24>)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6013      	str	r3, [r2, #0]
}
 8004ec2:	bf00      	nop
 8004ec4:	370c      	adds	r7, #12
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	20004bb8 	.word	0x20004bb8

08004ed4 <SupervisorSnapshot_Write>:

/* ===== Writer API ===== */
void SupervisorSnapshot_Write(const SupervisorSnapshot_t *src)
{
 8004ed4:	b5b0      	push	{r4, r5, r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d016      	beq.n	8004f10 <SupervisorSnapshot_Write+0x3c>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f18 <SupervisorSnapshot_Write+0x44>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f04f 31ff 	mov.w	r1, #4294967295
 8004eea:	4618      	mov	r0, r3
 8004eec:	f008 fe7b 	bl	800dbe6 <osMutexAcquire>
    snapshot = *src;    /* struct copy */
 8004ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8004f1c <SupervisorSnapshot_Write+0x48>)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4614      	mov	r4, r2
 8004ef6:	461d      	mov	r5, r3
 8004ef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004efa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004efc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004f00:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004f04:	4b04      	ldr	r3, [pc, #16]	@ (8004f18 <SupervisorSnapshot_Write+0x44>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f008 feb7 	bl	800dc7c <osMutexRelease>
 8004f0e:	e000      	b.n	8004f12 <SupervisorSnapshot_Write+0x3e>
        return;
 8004f10:	bf00      	nop

}
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bdb0      	pop	{r4, r5, r7, pc}
 8004f18:	20004bb8 	.word	0x20004bb8
 8004f1c:	20004ba0 	.word	0x20004ba0

08004f20 <SupervisorSnapshot_Read>:

/* ===== Reader API ===== */
void SupervisorSnapshot_Read(SupervisorSnapshot_t *dst)
{
 8004f20:	b5b0      	push	{r4, r5, r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d016      	beq.n	8004f5c <SupervisorSnapshot_Read+0x3c>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f64 <SupervisorSnapshot_Read+0x44>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f04f 31ff 	mov.w	r1, #4294967295
 8004f36:	4618      	mov	r0, r3
 8004f38:	f008 fe55 	bl	800dbe6 <osMutexAcquire>
    *dst = snapshot;    /* struct copy */
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8004f68 <SupervisorSnapshot_Read+0x48>)
 8004f40:	461c      	mov	r4, r3
 8004f42:	4615      	mov	r5, r2
 8004f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f48:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004f4c:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004f50:	4b04      	ldr	r3, [pc, #16]	@ (8004f64 <SupervisorSnapshot_Read+0x44>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f008 fe91 	bl	800dc7c <osMutexRelease>
 8004f5a:	e000      	b.n	8004f5e <SupervisorSnapshot_Read+0x3e>
        return;
 8004f5c:	bf00      	nop

}
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bdb0      	pop	{r4, r5, r7, pc}
 8004f64:	20004bb8 	.word	0x20004bb8
 8004f68:	20004ba0 	.word	0x20004ba0

08004f6c <Supervisor_TaskInit>:
#include "supervisorB1.h"
#include "rtwtypes.h"
#include <stdbool.h>
#include "cmsis_os2.h"

void Supervisor_TaskInit(void){
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
	SupervisorB1_initialize();
 8004f70:	f008 fbf4 	bl	800d75c <SupervisorB1_initialize>
}
 8004f74:	bf00      	nop
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <Supervisor_TaskStep>:

void Supervisor_TaskStep(void)
{
 8004f78:	b5b0      	push	{r4, r5, r7, lr}
 8004f7a:	b088      	sub	sp, #32
 8004f7c:	af00      	add	r7, sp, #0
	static RxSnapshot_t rx;
	static SupervisorSnapshot_t sup;
	static uint8_t last_sup_counter ;
	static uint32_t last_sup_update_ms;

		BoardHealthSnapshot_Read(&bh);
 8004f7e:	4838      	ldr	r0, [pc, #224]	@ (8005060 <Supervisor_TaskStep+0xe8>)
 8004f80:	f7ff feac 	bl	8004cdc <BoardHealthSnapshot_Read>
		EncoderSnapshot_Read(&enc);
 8004f84:	4837      	ldr	r0, [pc, #220]	@ (8005064 <Supervisor_TaskStep+0xec>)
 8004f86:	f7ff ff09 	bl	8004d9c <EncoderSnapshot_Read>
		RxSnapshot_Read(&rx);
 8004f8a:	4837      	ldr	r0, [pc, #220]	@ (8005068 <Supervisor_TaskStep+0xf0>)
 8004f8c:	f7ff ff68 	bl	8004e60 <RxSnapshot_Read>

	uint32_t now = osKernelGetTickCount();
 8004f90:	f008 fcb4 	bl	800d8fc <osKernelGetTickCount>
 8004f94:	61f8      	str	r0, [r7, #28]

	CommPayloadB2_t payload = rx.payload;
 8004f96:	4b34      	ldr	r3, [pc, #208]	@ (8005068 <Supervisor_TaskStep+0xf0>)
 8004f98:	463c      	mov	r4, r7
 8004f9a:	461d      	mov	r5, r3
 8004f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fa0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004fa4:	c403      	stmia	r4!, {r0, r1}
 8004fa6:	8022      	strh	r2, [r4, #0]


	if (payload.alive_counter != last_sup_counter) {
 8004fa8:	f8d7 3016 	ldr.w	r3, [r7, #22]
 8004fac:	4a2f      	ldr	r2, [pc, #188]	@ (800506c <Supervisor_TaskStep+0xf4>)
 8004fae:	7812      	ldrb	r2, [r2, #0]
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d007      	beq.n	8004fc4 <Supervisor_TaskStep+0x4c>
	    last_sup_counter = payload.alive_counter;
 8004fb4:	f8d7 3016 	ldr.w	r3, [r7, #22]
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	4b2c      	ldr	r3, [pc, #176]	@ (800506c <Supervisor_TaskStep+0xf4>)
 8004fbc:	701a      	strb	r2, [r3, #0]
	    last_sup_update_ms = now;
 8004fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8005070 <Supervisor_TaskStep+0xf8>)
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	6013      	str	r3, [r2, #0]
	}



	SupervisorB1_U.Board2_Data = rx;
 8004fc4:	4a2b      	ldr	r2, [pc, #172]	@ (8005074 <Supervisor_TaskStep+0xfc>)
 8004fc6:	4b28      	ldr	r3, [pc, #160]	@ (8005068 <Supervisor_TaskStep+0xf0>)
 8004fc8:	4614      	mov	r4, r2
 8004fca:	461d      	mov	r5, r3
 8004fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fd4:	682b      	ldr	r3, [r5, #0]
 8004fd6:	6023      	str	r3, [r4, #0]
	SupervisorB1_U.Board_Health = bh;
 8004fd8:	4b26      	ldr	r3, [pc, #152]	@ (8005074 <Supervisor_TaskStep+0xfc>)
 8004fda:	4a21      	ldr	r2, [pc, #132]	@ (8005060 <Supervisor_TaskStep+0xe8>)
 8004fdc:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8004fe0:	4615      	mov	r5, r2
 8004fe2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fe4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fe6:	682b      	ldr	r3, [r5, #0]
 8004fe8:	6023      	str	r3, [r4, #0]
	SupervisorB1_U.Encoder = enc;
 8004fea:	4b22      	ldr	r3, [pc, #136]	@ (8005074 <Supervisor_TaskStep+0xfc>)
 8004fec:	4a1d      	ldr	r2, [pc, #116]	@ (8005064 <Supervisor_TaskStep+0xec>)
 8004fee:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8004ff2:	4615      	mov	r5, r2
 8004ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ffc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005000:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB1_U.last_valid_b2_ms = last_sup_update_ms;
 8005004:	4b1a      	ldr	r3, [pc, #104]	@ (8005070 <Supervisor_TaskStep+0xf8>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1a      	ldr	r2, [pc, #104]	@ (8005074 <Supervisor_TaskStep+0xfc>)
 800500a:	6653      	str	r3, [r2, #100]	@ 0x64
	SupervisorB1_U.now_ms = now;
 800500c:	4a19      	ldr	r2, [pc, #100]	@ (8005074 <Supervisor_TaskStep+0xfc>)
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	6613      	str	r3, [r2, #96]	@ 0x60

	SupervisorB1_step();
 8005012:	f007 fb21 	bl	800c658 <SupervisorB1_step>

	sup.critical_mask = SupervisorB1_Y.critical_mask;
 8005016:	4b18      	ldr	r3, [pc, #96]	@ (8005078 <Supervisor_TaskStep+0x100>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	4a18      	ldr	r2, [pc, #96]	@ (800507c <Supervisor_TaskStep+0x104>)
 800501c:	6093      	str	r3, [r2, #8]
	sup.degraded_mask = SupervisorB1_Y.degraded_mask;
 800501e:	4b16      	ldr	r3, [pc, #88]	@ (8005078 <Supervisor_TaskStep+0x100>)
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	4a16      	ldr	r2, [pc, #88]	@ (800507c <Supervisor_TaskStep+0x104>)
 8005024:	6053      	str	r3, [r2, #4]
	sup.speed_ref_rpm = SupervisorB1_Y.v_ref;
 8005026:	4b14      	ldr	r3, [pc, #80]	@ (8005078 <Supervisor_TaskStep+0x100>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a14      	ldr	r2, [pc, #80]	@ (800507c <Supervisor_TaskStep+0x104>)
 800502c:	60d3      	str	r3, [r2, #12]
	sup.steering_cmd = SupervisorB1_Y.omega_ref;
 800502e:	4b12      	ldr	r3, [pc, #72]	@ (8005078 <Supervisor_TaskStep+0x100>)
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	4a12      	ldr	r2, [pc, #72]	@ (800507c <Supervisor_TaskStep+0x104>)
 8005034:	6113      	str	r3, [r2, #16]

	sup.current_action = SupervisorB1_Y.current_action;
 8005036:	4b10      	ldr	r3, [pc, #64]	@ (8005078 <Supervisor_TaskStep+0x100>)
 8005038:	7c9a      	ldrb	r2, [r3, #18]
 800503a:	4b10      	ldr	r3, [pc, #64]	@ (800507c <Supervisor_TaskStep+0x104>)
 800503c:	751a      	strb	r2, [r3, #20]
	}
	else{
		//write pin alto del rel
	}

	sup.alive_counter ++;
 800503e:	4b0f      	ldr	r3, [pc, #60]	@ (800507c <Supervisor_TaskStep+0x104>)
 8005040:	7d5b      	ldrb	r3, [r3, #21]
 8005042:	3301      	adds	r3, #1
 8005044:	b2da      	uxtb	r2, r3
 8005046:	4b0d      	ldr	r3, [pc, #52]	@ (800507c <Supervisor_TaskStep+0x104>)
 8005048:	755a      	strb	r2, [r3, #21]
	sup.task_last_run_ms = now;
 800504a:	4a0c      	ldr	r2, [pc, #48]	@ (800507c <Supervisor_TaskStep+0x104>)
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	6013      	str	r3, [r2, #0]

	SupervisorSnapshot_Write(&sup);
 8005050:	480a      	ldr	r0, [pc, #40]	@ (800507c <Supervisor_TaskStep+0x104>)
 8005052:	f7ff ff3f 	bl	8004ed4 <SupervisorSnapshot_Write>

}
 8005056:	bf00      	nop
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bdb0      	pop	{r4, r5, r7, pc}
 800505e:	bf00      	nop
 8005060:	20004bbc 	.word	0x20004bbc
 8005064:	20004bd0 	.word	0x20004bd0
 8005068:	20004bf8 	.word	0x20004bf8
 800506c:	20004c1c 	.word	0x20004c1c
 8005070:	20004c20 	.word	0x20004c20
 8005074:	20004d18 	.word	0x20004d18
 8005078:	20004d80 	.word	0x20004d80
 800507c:	20004c24 	.word	0x20004c24

08005080 <Reset_Handler>:
 8005080:	480d      	ldr	r0, [pc, #52]	@ (80050b8 <LoopForever+0x2>)
 8005082:	4685      	mov	sp, r0
 8005084:	f7fd faf0 	bl	8002668 <SystemInit>
 8005088:	480c      	ldr	r0, [pc, #48]	@ (80050bc <LoopForever+0x6>)
 800508a:	490d      	ldr	r1, [pc, #52]	@ (80050c0 <LoopForever+0xa>)
 800508c:	4a0d      	ldr	r2, [pc, #52]	@ (80050c4 <LoopForever+0xe>)
 800508e:	2300      	movs	r3, #0
 8005090:	e002      	b.n	8005098 <LoopCopyDataInit>

08005092 <CopyDataInit>:
 8005092:	58d4      	ldr	r4, [r2, r3]
 8005094:	50c4      	str	r4, [r0, r3]
 8005096:	3304      	adds	r3, #4

08005098 <LoopCopyDataInit>:
 8005098:	18c4      	adds	r4, r0, r3
 800509a:	428c      	cmp	r4, r1
 800509c:	d3f9      	bcc.n	8005092 <CopyDataInit>
 800509e:	4a0a      	ldr	r2, [pc, #40]	@ (80050c8 <LoopForever+0x12>)
 80050a0:	4c0a      	ldr	r4, [pc, #40]	@ (80050cc <LoopForever+0x16>)
 80050a2:	2300      	movs	r3, #0
 80050a4:	e001      	b.n	80050aa <LoopFillZerobss>

080050a6 <FillZerobss>:
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	3204      	adds	r2, #4

080050aa <LoopFillZerobss>:
 80050aa:	42a2      	cmp	r2, r4
 80050ac:	d3fb      	bcc.n	80050a6 <FillZerobss>
 80050ae:	f00d f917 	bl	80122e0 <__libc_init_array>
 80050b2:	f7fd f891 	bl	80021d8 <main>

080050b6 <LoopForever>:
 80050b6:	e7fe      	b.n	80050b6 <LoopForever>
 80050b8:	20020000 	.word	0x20020000
 80050bc:	20000000 	.word	0x20000000
 80050c0:	2000023c 	.word	0x2000023c
 80050c4:	08016724 	.word	0x08016724
 80050c8:	20000240 	.word	0x20000240
 80050cc:	20005ed0 	.word	0x20005ed0

080050d0 <ADC1_2_IRQHandler>:
 80050d0:	e7fe      	b.n	80050d0 <ADC1_2_IRQHandler>

080050d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b082      	sub	sp, #8
 80050d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80050d8:	2300      	movs	r3, #0
 80050da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050dc:	2003      	movs	r0, #3
 80050de:	f001 fc40 	bl	8006962 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80050e2:	200f      	movs	r0, #15
 80050e4:	f7fd f92c 	bl	8002340 <HAL_InitTick>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	71fb      	strb	r3, [r7, #7]
 80050f2:	e001      	b.n	80050f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80050f4:	f7fd f8fa 	bl	80022ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80050f8:	79fb      	ldrb	r3, [r7, #7]

}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3708      	adds	r7, #8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
	...

08005104 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005104:	b480      	push	{r7}
 8005106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005108:	4b05      	ldr	r3, [pc, #20]	@ (8005120 <HAL_IncTick+0x1c>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	4b05      	ldr	r3, [pc, #20]	@ (8005124 <HAL_IncTick+0x20>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4413      	add	r3, r2
 8005112:	4a03      	ldr	r2, [pc, #12]	@ (8005120 <HAL_IncTick+0x1c>)
 8005114:	6013      	str	r3, [r2, #0]
}
 8005116:	bf00      	nop
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	20004c3c 	.word	0x20004c3c
 8005124:	20000068 	.word	0x20000068

08005128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  return uwTick;
 800512c:	4b03      	ldr	r3, [pc, #12]	@ (800513c <HAL_GetTick+0x14>)
 800512e:	681b      	ldr	r3, [r3, #0]
}
 8005130:	4618      	mov	r0, r3
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	20004c3c 	.word	0x20004c3c

08005140 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	431a      	orrs	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	609a      	str	r2, [r3, #8]
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
 800516e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	609a      	str	r2, [r3, #8]
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800519c:	4618      	mov	r0, r3
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	3360      	adds	r3, #96	@ 0x60
 80051ba:	461a      	mov	r2, r3
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	4b08      	ldr	r3, [pc, #32]	@ (80051ec <LL_ADC_SetOffset+0x44>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	430a      	orrs	r2, r1
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80051e0:	bf00      	nop
 80051e2:	371c      	adds	r7, #28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	03fff000 	.word	0x03fff000

080051f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	3360      	adds	r3, #96	@ 0x60
 80051fe:	461a      	mov	r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	3360      	adds	r3, #96	@ 0x60
 800522c:	461a      	mov	r2, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	431a      	orrs	r2, r3
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005246:	bf00      	nop
 8005248:	371c      	adds	r7, #28
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005252:	b480      	push	{r7}
 8005254:	b087      	sub	sp, #28
 8005256:	af00      	add	r7, sp, #0
 8005258:	60f8      	str	r0, [r7, #12]
 800525a:	60b9      	str	r1, [r7, #8]
 800525c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	3360      	adds	r3, #96	@ 0x60
 8005262:	461a      	mov	r2, r3
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	431a      	orrs	r2, r3
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800527c:	bf00      	nop
 800527e:	371c      	adds	r7, #28
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005288:	b480      	push	{r7}
 800528a:	b087      	sub	sp, #28
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3360      	adds	r3, #96	@ 0x60
 8005298:	461a      	mov	r2, r3
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4413      	add	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	431a      	orrs	r2, r3
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80052b2:	bf00      	nop
 80052b4:	371c      	adds	r7, #28
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
 80052c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	431a      	orrs	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	615a      	str	r2, [r3, #20]
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d101      	bne.n	80052fc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80052f8:	2301      	movs	r3, #1
 80052fa:	e000      	b.n	80052fe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800530a:	b480      	push	{r7}
 800530c:	b087      	sub	sp, #28
 800530e:	af00      	add	r7, sp, #0
 8005310:	60f8      	str	r0, [r7, #12]
 8005312:	60b9      	str	r1, [r7, #8]
 8005314:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	3330      	adds	r3, #48	@ 0x30
 800531a:	461a      	mov	r2, r3
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	0a1b      	lsrs	r3, r3, #8
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	f003 030c 	and.w	r3, r3, #12
 8005326:	4413      	add	r3, r2
 8005328:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	211f      	movs	r1, #31
 8005336:	fa01 f303 	lsl.w	r3, r1, r3
 800533a:	43db      	mvns	r3, r3
 800533c:	401a      	ands	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	0e9b      	lsrs	r3, r3, #26
 8005342:	f003 011f 	and.w	r1, r3, #31
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f003 031f 	and.w	r3, r3, #31
 800534c:	fa01 f303 	lsl.w	r3, r1, r3
 8005350:	431a      	orrs	r2, r3
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005356:	bf00      	nop
 8005358:	371c      	adds	r7, #28
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005362:	b480      	push	{r7}
 8005364:	b087      	sub	sp, #28
 8005366:	af00      	add	r7, sp, #0
 8005368:	60f8      	str	r0, [r7, #12]
 800536a:	60b9      	str	r1, [r7, #8]
 800536c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	3314      	adds	r3, #20
 8005372:	461a      	mov	r2, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	0e5b      	lsrs	r3, r3, #25
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	4413      	add	r3, r2
 8005380:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	0d1b      	lsrs	r3, r3, #20
 800538a:	f003 031f 	and.w	r3, r3, #31
 800538e:	2107      	movs	r1, #7
 8005390:	fa01 f303 	lsl.w	r3, r1, r3
 8005394:	43db      	mvns	r3, r3
 8005396:	401a      	ands	r2, r3
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	0d1b      	lsrs	r3, r3, #20
 800539c:	f003 031f 	and.w	r3, r3, #31
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	fa01 f303 	lsl.w	r3, r1, r3
 80053a6:	431a      	orrs	r2, r3
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80053ac:	bf00      	nop
 80053ae:	371c      	adds	r7, #28
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	60b9      	str	r1, [r7, #8]
 80053c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053d0:	43db      	mvns	r3, r3
 80053d2:	401a      	ands	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f003 0318 	and.w	r3, r3, #24
 80053da:	4908      	ldr	r1, [pc, #32]	@ (80053fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80053dc:	40d9      	lsrs	r1, r3
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	400b      	ands	r3, r1
 80053e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053e6:	431a      	orrs	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80053ee:	bf00      	nop
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	0007ffff 	.word	0x0007ffff

08005400 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 031f 	and.w	r3, r3, #31
}
 8005410:	4618      	mov	r0, r3
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800542c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6093      	str	r3, [r2, #8]
}
 8005434:	bf00      	nop
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005450:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005454:	d101      	bne.n	800545a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800547c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054a4:	d101      	bne.n	80054aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80054cc:	f043 0201 	orr.w	r2, r3, #1
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d101      	bne.n	80054f8 <LL_ADC_IsEnabled+0x18>
 80054f4:	2301      	movs	r3, #1
 80054f6:	e000      	b.n	80054fa <LL_ADC_IsEnabled+0x1a>
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	370c      	adds	r7, #12
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr

08005506 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005506:	b480      	push	{r7}
 8005508:	b083      	sub	sp, #12
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005516:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800551a:	f043 0204 	orr.w	r2, r3, #4
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005522:	bf00      	nop
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr

0800552e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800552e:	b480      	push	{r7}
 8005530:	b083      	sub	sp, #12
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b04      	cmp	r3, #4
 8005540:	d101      	bne.n	8005546 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005542:	2301      	movs	r3, #1
 8005544:	e000      	b.n	8005548 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b08      	cmp	r3, #8
 8005566:	d101      	bne.n	800556c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
	...

0800557c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800557c:	b590      	push	{r4, r7, lr}
 800557e:	b089      	sub	sp, #36	@ 0x24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005584:	2300      	movs	r3, #0
 8005586:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005588:	2300      	movs	r3, #0
 800558a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e1a9      	b.n	80058ea <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d109      	bne.n	80055b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7fc fb11 	bl	8001bcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff ff3f 	bl	8005440 <LL_ADC_IsDeepPowerDownEnabled>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d004      	beq.n	80055d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7ff ff25 	bl	800541c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff ff5a 	bl	8005490 <LL_ADC_IsInternalRegulatorEnabled>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d115      	bne.n	800560e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff ff3e 	bl	8005468 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005860 <HAL_ADC_Init+0x2e4>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	099b      	lsrs	r3, r3, #6
 80055f2:	4a9c      	ldr	r2, [pc, #624]	@ (8005864 <HAL_ADC_Init+0x2e8>)
 80055f4:	fba2 2303 	umull	r2, r3, r2, r3
 80055f8:	099b      	lsrs	r3, r3, #6
 80055fa:	3301      	adds	r3, #1
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005600:	e002      	b.n	8005608 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	3b01      	subs	r3, #1
 8005606:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1f9      	bne.n	8005602 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff ff3c 	bl	8005490 <LL_ADC_IsInternalRegulatorEnabled>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10d      	bne.n	800563a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005622:	f043 0210 	orr.w	r2, r3, #16
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800562e:	f043 0201 	orr.w	r2, r3, #1
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff ff75 	bl	800552e <LL_ADC_REG_IsConversionOngoing>
 8005644:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	2b00      	cmp	r3, #0
 8005650:	f040 8142 	bne.w	80058d8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f040 813e 	bne.w	80058d8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005660:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005664:	f043 0202 	orr.w	r2, r3, #2
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f7ff ff35 	bl	80054e0 <LL_ADC_IsEnabled>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d141      	bne.n	8005700 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005684:	d004      	beq.n	8005690 <HAL_ADC_Init+0x114>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a77      	ldr	r2, [pc, #476]	@ (8005868 <HAL_ADC_Init+0x2ec>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d10f      	bne.n	80056b0 <HAL_ADC_Init+0x134>
 8005690:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005694:	f7ff ff24 	bl	80054e0 <LL_ADC_IsEnabled>
 8005698:	4604      	mov	r4, r0
 800569a:	4873      	ldr	r0, [pc, #460]	@ (8005868 <HAL_ADC_Init+0x2ec>)
 800569c:	f7ff ff20 	bl	80054e0 <LL_ADC_IsEnabled>
 80056a0:	4603      	mov	r3, r0
 80056a2:	4323      	orrs	r3, r4
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	bf0c      	ite	eq
 80056a8:	2301      	moveq	r3, #1
 80056aa:	2300      	movne	r3, #0
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	e012      	b.n	80056d6 <HAL_ADC_Init+0x15a>
 80056b0:	486e      	ldr	r0, [pc, #440]	@ (800586c <HAL_ADC_Init+0x2f0>)
 80056b2:	f7ff ff15 	bl	80054e0 <LL_ADC_IsEnabled>
 80056b6:	4604      	mov	r4, r0
 80056b8:	486d      	ldr	r0, [pc, #436]	@ (8005870 <HAL_ADC_Init+0x2f4>)
 80056ba:	f7ff ff11 	bl	80054e0 <LL_ADC_IsEnabled>
 80056be:	4603      	mov	r3, r0
 80056c0:	431c      	orrs	r4, r3
 80056c2:	486c      	ldr	r0, [pc, #432]	@ (8005874 <HAL_ADC_Init+0x2f8>)
 80056c4:	f7ff ff0c 	bl	80054e0 <LL_ADC_IsEnabled>
 80056c8:	4603      	mov	r3, r0
 80056ca:	4323      	orrs	r3, r4
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	bf0c      	ite	eq
 80056d0:	2301      	moveq	r3, #1
 80056d2:	2300      	movne	r3, #0
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d012      	beq.n	8005700 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056e2:	d004      	beq.n	80056ee <HAL_ADC_Init+0x172>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a5f      	ldr	r2, [pc, #380]	@ (8005868 <HAL_ADC_Init+0x2ec>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d101      	bne.n	80056f2 <HAL_ADC_Init+0x176>
 80056ee:	4a62      	ldr	r2, [pc, #392]	@ (8005878 <HAL_ADC_Init+0x2fc>)
 80056f0:	e000      	b.n	80056f4 <HAL_ADC_Init+0x178>
 80056f2:	4a62      	ldr	r2, [pc, #392]	@ (800587c <HAL_ADC_Init+0x300>)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4619      	mov	r1, r3
 80056fa:	4610      	mov	r0, r2
 80056fc:	f7ff fd20 	bl	8005140 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	7f5b      	ldrb	r3, [r3, #29]
 8005704:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800570a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005710:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005716:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800571e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005720:	4313      	orrs	r3, r2
 8005722:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800572a:	2b01      	cmp	r3, #1
 800572c:	d106      	bne.n	800573c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005732:	3b01      	subs	r3, #1
 8005734:	045b      	lsls	r3, r3, #17
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	4313      	orrs	r3, r2
 800573a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005740:	2b00      	cmp	r3, #0
 8005742:	d009      	beq.n	8005758 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005748:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005750:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005752:	69ba      	ldr	r2, [r7, #24]
 8005754:	4313      	orrs	r3, r2
 8005756:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	4b48      	ldr	r3, [pc, #288]	@ (8005880 <HAL_ADC_Init+0x304>)
 8005760:	4013      	ands	r3, r2
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	69b9      	ldr	r1, [r7, #24]
 8005768:	430b      	orrs	r3, r1
 800576a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f7ff fee4 	bl	8005554 <LL_ADC_INJ_IsConversionOngoing>
 800578c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d17f      	bne.n	8005894 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d17c      	bne.n	8005894 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800579e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80057a6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80057a8:	4313      	orrs	r3, r2
 80057aa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057b6:	f023 0302 	bic.w	r3, r3, #2
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	6812      	ldr	r2, [r2, #0]
 80057be:	69b9      	ldr	r1, [r7, #24]
 80057c0:	430b      	orrs	r3, r1
 80057c2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d017      	beq.n	80057fc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	691a      	ldr	r2, [r3, #16]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80057da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80057e4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80057e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6911      	ldr	r1, [r2, #16]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6812      	ldr	r2, [r2, #0]
 80057f4:	430b      	orrs	r3, r1
 80057f6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80057fa:	e013      	b.n	8005824 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800580a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	6812      	ldr	r2, [r2, #0]
 8005818:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800581c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005820:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800582a:	2b01      	cmp	r3, #1
 800582c:	d12a      	bne.n	8005884 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005838:	f023 0304 	bic.w	r3, r3, #4
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005844:	4311      	orrs	r1, r2
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800584a:	4311      	orrs	r1, r2
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005850:	430a      	orrs	r2, r1
 8005852:	431a      	orrs	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f042 0201 	orr.w	r2, r2, #1
 800585c:	611a      	str	r2, [r3, #16]
 800585e:	e019      	b.n	8005894 <HAL_ADC_Init+0x318>
 8005860:	20000000 	.word	0x20000000
 8005864:	053e2d63 	.word	0x053e2d63
 8005868:	50000100 	.word	0x50000100
 800586c:	50000400 	.word	0x50000400
 8005870:	50000500 	.word	0x50000500
 8005874:	50000600 	.word	0x50000600
 8005878:	50000300 	.word	0x50000300
 800587c:	50000700 	.word	0x50000700
 8005880:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	691a      	ldr	r2, [r3, #16]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f022 0201 	bic.w	r2, r2, #1
 8005892:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d10c      	bne.n	80058b6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a2:	f023 010f 	bic.w	r1, r3, #15
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	1e5a      	subs	r2, r3, #1
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80058b4:	e007      	b.n	80058c6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 020f 	bic.w	r2, r2, #15
 80058c4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ca:	f023 0303 	bic.w	r3, r3, #3
 80058ce:	f043 0201 	orr.w	r2, r3, #1
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80058d6:	e007      	b.n	80058e8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058dc:	f043 0210 	orr.w	r2, r3, #16
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80058e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3724      	adds	r7, #36	@ 0x24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd90      	pop	{r4, r7, pc}
 80058f2:	bf00      	nop

080058f4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005908:	d004      	beq.n	8005914 <HAL_ADC_Start_DMA+0x20>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a5a      	ldr	r2, [pc, #360]	@ (8005a78 <HAL_ADC_Start_DMA+0x184>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d101      	bne.n	8005918 <HAL_ADC_Start_DMA+0x24>
 8005914:	4b59      	ldr	r3, [pc, #356]	@ (8005a7c <HAL_ADC_Start_DMA+0x188>)
 8005916:	e000      	b.n	800591a <HAL_ADC_Start_DMA+0x26>
 8005918:	4b59      	ldr	r3, [pc, #356]	@ (8005a80 <HAL_ADC_Start_DMA+0x18c>)
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff fd70 	bl	8005400 <LL_ADC_GetMultimode>
 8005920:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4618      	mov	r0, r3
 8005928:	f7ff fe01 	bl	800552e <LL_ADC_REG_IsConversionOngoing>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	f040 809b 	bne.w	8005a6a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800593a:	2b01      	cmp	r3, #1
 800593c:	d101      	bne.n	8005942 <HAL_ADC_Start_DMA+0x4e>
 800593e:	2302      	movs	r3, #2
 8005940:	e096      	b.n	8005a70 <HAL_ADC_Start_DMA+0x17c>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a4d      	ldr	r2, [pc, #308]	@ (8005a84 <HAL_ADC_Start_DMA+0x190>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d008      	beq.n	8005966 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d005      	beq.n	8005966 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	2b05      	cmp	r3, #5
 800595e:	d002      	beq.n	8005966 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	2b09      	cmp	r3, #9
 8005964:	d17a      	bne.n	8005a5c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 fcf6 	bl	8006358 <ADC_Enable>
 800596c:	4603      	mov	r3, r0
 800596e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005970:	7dfb      	ldrb	r3, [r7, #23]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d16d      	bne.n	8005a52 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800597a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800597e:	f023 0301 	bic.w	r3, r3, #1
 8005982:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a3a      	ldr	r2, [pc, #232]	@ (8005a78 <HAL_ADC_Start_DMA+0x184>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d009      	beq.n	80059a8 <HAL_ADC_Start_DMA+0xb4>
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a3b      	ldr	r2, [pc, #236]	@ (8005a88 <HAL_ADC_Start_DMA+0x194>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d002      	beq.n	80059a4 <HAL_ADC_Start_DMA+0xb0>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	e003      	b.n	80059ac <HAL_ADC_Start_DMA+0xb8>
 80059a4:	4b39      	ldr	r3, [pc, #228]	@ (8005a8c <HAL_ADC_Start_DMA+0x198>)
 80059a6:	e001      	b.n	80059ac <HAL_ADC_Start_DMA+0xb8>
 80059a8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	6812      	ldr	r2, [r2, #0]
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d002      	beq.n	80059ba <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d105      	bne.n	80059c6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059be:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d006      	beq.n	80059e0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059d6:	f023 0206 	bic.w	r2, r3, #6
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	661a      	str	r2, [r3, #96]	@ 0x60
 80059de:	e002      	b.n	80059e6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ea:	4a29      	ldr	r2, [pc, #164]	@ (8005a90 <HAL_ADC_Start_DMA+0x19c>)
 80059ec:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f2:	4a28      	ldr	r2, [pc, #160]	@ (8005a94 <HAL_ADC_Start_DMA+0x1a0>)
 80059f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	4a27      	ldr	r2, [pc, #156]	@ (8005a98 <HAL_ADC_Start_DMA+0x1a4>)
 80059fc:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	221c      	movs	r2, #28
 8005a04:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f042 0210 	orr.w	r2, r2, #16
 8005a1c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68da      	ldr	r2, [r3, #12]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f042 0201 	orr.w	r2, r2, #1
 8005a2c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3340      	adds	r3, #64	@ 0x40
 8005a38:	4619      	mov	r1, r3
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f001 f86b 	bl	8006b18 <HAL_DMA_Start_IT>
 8005a42:	4603      	mov	r3, r0
 8005a44:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff fd5b 	bl	8005506 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005a50:	e00d      	b.n	8005a6e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005a5a:	e008      	b.n	8005a6e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005a68:	e001      	b.n	8005a6e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3718      	adds	r7, #24
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	50000100 	.word	0x50000100
 8005a7c:	50000300 	.word	0x50000300
 8005a80:	50000700 	.word	0x50000700
 8005a84:	50000600 	.word	0x50000600
 8005a88:	50000500 	.word	0x50000500
 8005a8c:	50000400 	.word	0x50000400
 8005a90:	08006485 	.word	0x08006485
 8005a94:	0800655d 	.word	0x0800655d
 8005a98:	08006579 	.word	0x08006579

08005a9c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b0b6      	sub	sp, #216	@ 0xd8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d102      	bne.n	8005afc <HAL_ADC_ConfigChannel+0x24>
 8005af6:	2302      	movs	r3, #2
 8005af8:	f000 bc13 	b.w	8006322 <HAL_ADC_ConfigChannel+0x84a>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7ff fd10 	bl	800552e <LL_ADC_REG_IsConversionOngoing>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f040 83f3 	bne.w	80062fc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6859      	ldr	r1, [r3, #4]
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	f7ff fbf1 	bl	800530a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7ff fcfe 	bl	800552e <LL_ADC_REG_IsConversionOngoing>
 8005b32:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff fd0a 	bl	8005554 <LL_ADC_INJ_IsConversionOngoing>
 8005b40:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b44:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f040 81d9 	bne.w	8005f00 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f040 81d4 	bne.w	8005f00 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b60:	d10f      	bne.n	8005b82 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6818      	ldr	r0, [r3, #0]
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	f7ff fbf8 	bl	8005362 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff fb9f 	bl	80052be <LL_ADC_SetSamplingTimeCommonConfig>
 8005b80:	e00e      	b.n	8005ba0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6818      	ldr	r0, [r3, #0]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	6819      	ldr	r1, [r3, #0]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f7ff fbe7 	bl	8005362 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2100      	movs	r1, #0
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7ff fb8f 	bl	80052be <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	695a      	ldr	r2, [r3, #20]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	08db      	lsrs	r3, r3, #3
 8005bac:	f003 0303 	and.w	r3, r3, #3
 8005bb0:	005b      	lsls	r3, r3, #1
 8005bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d022      	beq.n	8005c08 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6919      	ldr	r1, [r3, #16]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005bd2:	f7ff fae9 	bl	80051a8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	6919      	ldr	r1, [r3, #16]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	461a      	mov	r2, r3
 8005be4:	f7ff fb35 	bl	8005252 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6818      	ldr	r0, [r3, #0]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d102      	bne.n	8005bfe <HAL_ADC_ConfigChannel+0x126>
 8005bf8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005bfc:	e000      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x128>
 8005bfe:	2300      	movs	r3, #0
 8005c00:	461a      	mov	r2, r3
 8005c02:	f7ff fb41 	bl	8005288 <LL_ADC_SetOffsetSaturation>
 8005c06:	e17b      	b.n	8005f00 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7ff faee 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005c14:	4603      	mov	r3, r0
 8005c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10a      	bne.n	8005c34 <HAL_ADC_ConfigChannel+0x15c>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2100      	movs	r1, #0
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff fae3 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	0e9b      	lsrs	r3, r3, #26
 8005c2e:	f003 021f 	and.w	r2, r3, #31
 8005c32:	e01e      	b.n	8005c72 <HAL_ADC_ConfigChannel+0x19a>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2100      	movs	r1, #0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff fad8 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005c40:	4603      	mov	r3, r0
 8005c42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005c4a:	fa93 f3a3 	rbit	r3, r3
 8005c4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005c52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005c56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005c5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005c62:	2320      	movs	r3, #32
 8005c64:	e004      	b.n	8005c70 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005c66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c6a:	fab3 f383 	clz	r3, r3
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d105      	bne.n	8005c8a <HAL_ADC_ConfigChannel+0x1b2>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	0e9b      	lsrs	r3, r3, #26
 8005c84:	f003 031f 	and.w	r3, r3, #31
 8005c88:	e018      	b.n	8005cbc <HAL_ADC_ConfigChannel+0x1e4>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c96:	fa93 f3a3 	rbit	r3, r3
 8005c9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ca2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005ca6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005cae:	2320      	movs	r3, #32
 8005cb0:	e004      	b.n	8005cbc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005cb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005cb6:	fab3 f383 	clz	r3, r3
 8005cba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d106      	bne.n	8005cce <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7ff faa7 	bl	800521c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f7ff fa8b 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10a      	bne.n	8005cfa <HAL_ADC_ConfigChannel+0x222>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2101      	movs	r1, #1
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7ff fa80 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	0e9b      	lsrs	r3, r3, #26
 8005cf4:	f003 021f 	and.w	r2, r3, #31
 8005cf8:	e01e      	b.n	8005d38 <HAL_ADC_ConfigChannel+0x260>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2101      	movs	r1, #1
 8005d00:	4618      	mov	r0, r3
 8005d02:	f7ff fa75 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005d06:	4603      	mov	r3, r0
 8005d08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005d10:	fa93 f3a3 	rbit	r3, r3
 8005d14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005d18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005d20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d101      	bne.n	8005d2c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005d28:	2320      	movs	r3, #32
 8005d2a:	e004      	b.n	8005d36 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005d2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d30:	fab3 f383 	clz	r3, r3
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d105      	bne.n	8005d50 <HAL_ADC_ConfigChannel+0x278>
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	0e9b      	lsrs	r3, r3, #26
 8005d4a:	f003 031f 	and.w	r3, r3, #31
 8005d4e:	e018      	b.n	8005d82 <HAL_ADC_ConfigChannel+0x2aa>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d5c:	fa93 f3a3 	rbit	r3, r3
 8005d60:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005d64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005d68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005d6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005d74:	2320      	movs	r3, #32
 8005d76:	e004      	b.n	8005d82 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005d78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d7c:	fab3 f383 	clz	r3, r3
 8005d80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d106      	bne.n	8005d94 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7ff fa44 	bl	800521c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2102      	movs	r1, #2
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f7ff fa28 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005da0:	4603      	mov	r3, r0
 8005da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10a      	bne.n	8005dc0 <HAL_ADC_ConfigChannel+0x2e8>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2102      	movs	r1, #2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7ff fa1d 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005db6:	4603      	mov	r3, r0
 8005db8:	0e9b      	lsrs	r3, r3, #26
 8005dba:	f003 021f 	and.w	r2, r3, #31
 8005dbe:	e01e      	b.n	8005dfe <HAL_ADC_ConfigChannel+0x326>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2102      	movs	r1, #2
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7ff fa12 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005dd6:	fa93 f3a3 	rbit	r3, r3
 8005dda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005de2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005dee:	2320      	movs	r3, #32
 8005df0:	e004      	b.n	8005dfc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005df2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005df6:	fab3 f383 	clz	r3, r3
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d105      	bne.n	8005e16 <HAL_ADC_ConfigChannel+0x33e>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	0e9b      	lsrs	r3, r3, #26
 8005e10:	f003 031f 	and.w	r3, r3, #31
 8005e14:	e016      	b.n	8005e44 <HAL_ADC_ConfigChannel+0x36c>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e22:	fa93 f3a3 	rbit	r3, r3
 8005e26:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005e28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005e2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005e2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005e36:	2320      	movs	r3, #32
 8005e38:	e004      	b.n	8005e44 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005e3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e3e:	fab3 f383 	clz	r3, r3
 8005e42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d106      	bne.n	8005e56 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	2102      	movs	r1, #2
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff f9e3 	bl	800521c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2103      	movs	r1, #3
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7ff f9c7 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10a      	bne.n	8005e82 <HAL_ADC_ConfigChannel+0x3aa>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2103      	movs	r1, #3
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7ff f9bc 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	0e9b      	lsrs	r3, r3, #26
 8005e7c:	f003 021f 	and.w	r2, r3, #31
 8005e80:	e017      	b.n	8005eb2 <HAL_ADC_ConfigChannel+0x3da>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2103      	movs	r1, #3
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff f9b1 	bl	80051f0 <LL_ADC_GetOffsetChannel>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e94:	fa93 f3a3 	rbit	r3, r3
 8005e98:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005e9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e9c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005e9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005ea4:	2320      	movs	r3, #32
 8005ea6:	e003      	b.n	8005eb0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005ea8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005eaa:	fab3 f383 	clz	r3, r3
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d105      	bne.n	8005eca <HAL_ADC_ConfigChannel+0x3f2>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	0e9b      	lsrs	r3, r3, #26
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	e011      	b.n	8005eee <HAL_ADC_ConfigChannel+0x416>
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ed2:	fa93 f3a3 	rbit	r3, r3
 8005ed6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005ed8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005ee2:	2320      	movs	r3, #32
 8005ee4:	e003      	b.n	8005eee <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005ee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ee8:	fab3 f383 	clz	r3, r3
 8005eec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d106      	bne.n	8005f00 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	2103      	movs	r1, #3
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7ff f98e 	bl	800521c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7ff faeb 	bl	80054e0 <LL_ADC_IsEnabled>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f040 813d 	bne.w	800618c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6818      	ldr	r0, [r3, #0]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	6819      	ldr	r1, [r3, #0]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f7ff fa4a 	bl	80053b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	4aa2      	ldr	r2, [pc, #648]	@ (80061b4 <HAL_ADC_ConfigChannel+0x6dc>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	f040 812e 	bne.w	800618c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <HAL_ADC_ConfigChannel+0x480>
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	0e9b      	lsrs	r3, r3, #26
 8005f46:	3301      	adds	r3, #1
 8005f48:	f003 031f 	and.w	r3, r3, #31
 8005f4c:	2b09      	cmp	r3, #9
 8005f4e:	bf94      	ite	ls
 8005f50:	2301      	movls	r3, #1
 8005f52:	2300      	movhi	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	e019      	b.n	8005f8c <HAL_ADC_ConfigChannel+0x4b4>
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f60:	fa93 f3a3 	rbit	r3, r3
 8005f64:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005f66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f68:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005f6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005f70:	2320      	movs	r3, #32
 8005f72:	e003      	b.n	8005f7c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005f74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f76:	fab3 f383 	clz	r3, r3
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	f003 031f 	and.w	r3, r3, #31
 8005f82:	2b09      	cmp	r3, #9
 8005f84:	bf94      	ite	ls
 8005f86:	2301      	movls	r3, #1
 8005f88:	2300      	movhi	r3, #0
 8005f8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d079      	beq.n	8006084 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d107      	bne.n	8005fac <HAL_ADC_ConfigChannel+0x4d4>
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	0e9b      	lsrs	r3, r3, #26
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	069b      	lsls	r3, r3, #26
 8005fa6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005faa:	e015      	b.n	8005fd8 <HAL_ADC_ConfigChannel+0x500>
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fb4:	fa93 f3a3 	rbit	r3, r3
 8005fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fbc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005fc4:	2320      	movs	r3, #32
 8005fc6:	e003      	b.n	8005fd0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005fc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fca:	fab3 f383 	clz	r3, r3
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	069b      	lsls	r3, r3, #26
 8005fd4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d109      	bne.n	8005ff8 <HAL_ADC_ConfigChannel+0x520>
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	0e9b      	lsrs	r3, r3, #26
 8005fea:	3301      	adds	r3, #1
 8005fec:	f003 031f 	and.w	r3, r3, #31
 8005ff0:	2101      	movs	r1, #1
 8005ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ff6:	e017      	b.n	8006028 <HAL_ADC_ConfigChannel+0x550>
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006000:	fa93 f3a3 	rbit	r3, r3
 8006004:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006006:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006008:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800600a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800600c:	2b00      	cmp	r3, #0
 800600e:	d101      	bne.n	8006014 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006010:	2320      	movs	r3, #32
 8006012:	e003      	b.n	800601c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006014:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006016:	fab3 f383 	clz	r3, r3
 800601a:	b2db      	uxtb	r3, r3
 800601c:	3301      	adds	r3, #1
 800601e:	f003 031f 	and.w	r3, r3, #31
 8006022:	2101      	movs	r1, #1
 8006024:	fa01 f303 	lsl.w	r3, r1, r3
 8006028:	ea42 0103 	orr.w	r1, r2, r3
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10a      	bne.n	800604e <HAL_ADC_ConfigChannel+0x576>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	0e9b      	lsrs	r3, r3, #26
 800603e:	3301      	adds	r3, #1
 8006040:	f003 021f 	and.w	r2, r3, #31
 8006044:	4613      	mov	r3, r2
 8006046:	005b      	lsls	r3, r3, #1
 8006048:	4413      	add	r3, r2
 800604a:	051b      	lsls	r3, r3, #20
 800604c:	e018      	b.n	8006080 <HAL_ADC_ConfigChannel+0x5a8>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006056:	fa93 f3a3 	rbit	r3, r3
 800605a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800605c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800605e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8006066:	2320      	movs	r3, #32
 8006068:	e003      	b.n	8006072 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800606a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800606c:	fab3 f383 	clz	r3, r3
 8006070:	b2db      	uxtb	r3, r3
 8006072:	3301      	adds	r3, #1
 8006074:	f003 021f 	and.w	r2, r3, #31
 8006078:	4613      	mov	r3, r2
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	4413      	add	r3, r2
 800607e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006080:	430b      	orrs	r3, r1
 8006082:	e07e      	b.n	8006182 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800608c:	2b00      	cmp	r3, #0
 800608e:	d107      	bne.n	80060a0 <HAL_ADC_ConfigChannel+0x5c8>
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	0e9b      	lsrs	r3, r3, #26
 8006096:	3301      	adds	r3, #1
 8006098:	069b      	lsls	r3, r3, #26
 800609a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800609e:	e015      	b.n	80060cc <HAL_ADC_ConfigChannel+0x5f4>
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a8:	fa93 f3a3 	rbit	r3, r3
 80060ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80060ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80060b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d101      	bne.n	80060bc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80060b8:	2320      	movs	r3, #32
 80060ba:	e003      	b.n	80060c4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80060bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060be:	fab3 f383 	clz	r3, r3
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	3301      	adds	r3, #1
 80060c6:	069b      	lsls	r3, r3, #26
 80060c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d109      	bne.n	80060ec <HAL_ADC_ConfigChannel+0x614>
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	0e9b      	lsrs	r3, r3, #26
 80060de:	3301      	adds	r3, #1
 80060e0:	f003 031f 	and.w	r3, r3, #31
 80060e4:	2101      	movs	r1, #1
 80060e6:	fa01 f303 	lsl.w	r3, r1, r3
 80060ea:	e017      	b.n	800611c <HAL_ADC_ConfigChannel+0x644>
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f2:	6a3b      	ldr	r3, [r7, #32]
 80060f4:	fa93 f3a3 	rbit	r3, r3
 80060f8:	61fb      	str	r3, [r7, #28]
  return result;
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80060fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006104:	2320      	movs	r3, #32
 8006106:	e003      	b.n	8006110 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610a:	fab3 f383 	clz	r3, r3
 800610e:	b2db      	uxtb	r3, r3
 8006110:	3301      	adds	r3, #1
 8006112:	f003 031f 	and.w	r3, r3, #31
 8006116:	2101      	movs	r1, #1
 8006118:	fa01 f303 	lsl.w	r3, r1, r3
 800611c:	ea42 0103 	orr.w	r1, r2, r3
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10d      	bne.n	8006148 <HAL_ADC_ConfigChannel+0x670>
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	0e9b      	lsrs	r3, r3, #26
 8006132:	3301      	adds	r3, #1
 8006134:	f003 021f 	and.w	r2, r3, #31
 8006138:	4613      	mov	r3, r2
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	4413      	add	r3, r2
 800613e:	3b1e      	subs	r3, #30
 8006140:	051b      	lsls	r3, r3, #20
 8006142:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006146:	e01b      	b.n	8006180 <HAL_ADC_ConfigChannel+0x6a8>
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	fa93 f3a3 	rbit	r3, r3
 8006154:	613b      	str	r3, [r7, #16]
  return result;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006160:	2320      	movs	r3, #32
 8006162:	e003      	b.n	800616c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	fab3 f383 	clz	r3, r3
 800616a:	b2db      	uxtb	r3, r3
 800616c:	3301      	adds	r3, #1
 800616e:	f003 021f 	and.w	r2, r3, #31
 8006172:	4613      	mov	r3, r2
 8006174:	005b      	lsls	r3, r3, #1
 8006176:	4413      	add	r3, r2
 8006178:	3b1e      	subs	r3, #30
 800617a:	051b      	lsls	r3, r3, #20
 800617c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006180:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006186:	4619      	mov	r1, r3
 8006188:	f7ff f8eb 	bl	8005362 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	4b09      	ldr	r3, [pc, #36]	@ (80061b8 <HAL_ADC_ConfigChannel+0x6e0>)
 8006192:	4013      	ands	r3, r2
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 80be 	beq.w	8006316 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061a2:	d004      	beq.n	80061ae <HAL_ADC_ConfigChannel+0x6d6>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a04      	ldr	r2, [pc, #16]	@ (80061bc <HAL_ADC_ConfigChannel+0x6e4>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d10a      	bne.n	80061c4 <HAL_ADC_ConfigChannel+0x6ec>
 80061ae:	4b04      	ldr	r3, [pc, #16]	@ (80061c0 <HAL_ADC_ConfigChannel+0x6e8>)
 80061b0:	e009      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x6ee>
 80061b2:	bf00      	nop
 80061b4:	407f0000 	.word	0x407f0000
 80061b8:	80080000 	.word	0x80080000
 80061bc:	50000100 	.word	0x50000100
 80061c0:	50000300 	.word	0x50000300
 80061c4:	4b59      	ldr	r3, [pc, #356]	@ (800632c <HAL_ADC_ConfigChannel+0x854>)
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fe ffe0 	bl	800518c <LL_ADC_GetCommonPathInternalCh>
 80061cc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a56      	ldr	r2, [pc, #344]	@ (8006330 <HAL_ADC_ConfigChannel+0x858>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d004      	beq.n	80061e4 <HAL_ADC_ConfigChannel+0x70c>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a55      	ldr	r2, [pc, #340]	@ (8006334 <HAL_ADC_ConfigChannel+0x85c>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d13a      	bne.n	800625a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80061e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80061e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d134      	bne.n	800625a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061f8:	d005      	beq.n	8006206 <HAL_ADC_ConfigChannel+0x72e>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a4e      	ldr	r2, [pc, #312]	@ (8006338 <HAL_ADC_ConfigChannel+0x860>)
 8006200:	4293      	cmp	r3, r2
 8006202:	f040 8085 	bne.w	8006310 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800620e:	d004      	beq.n	800621a <HAL_ADC_ConfigChannel+0x742>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a49      	ldr	r2, [pc, #292]	@ (800633c <HAL_ADC_ConfigChannel+0x864>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d101      	bne.n	800621e <HAL_ADC_ConfigChannel+0x746>
 800621a:	4a49      	ldr	r2, [pc, #292]	@ (8006340 <HAL_ADC_ConfigChannel+0x868>)
 800621c:	e000      	b.n	8006220 <HAL_ADC_ConfigChannel+0x748>
 800621e:	4a43      	ldr	r2, [pc, #268]	@ (800632c <HAL_ADC_ConfigChannel+0x854>)
 8006220:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006224:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006228:	4619      	mov	r1, r3
 800622a:	4610      	mov	r0, r2
 800622c:	f7fe ff9b 	bl	8005166 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006230:	4b44      	ldr	r3, [pc, #272]	@ (8006344 <HAL_ADC_ConfigChannel+0x86c>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	099b      	lsrs	r3, r3, #6
 8006236:	4a44      	ldr	r2, [pc, #272]	@ (8006348 <HAL_ADC_ConfigChannel+0x870>)
 8006238:	fba2 2303 	umull	r2, r3, r2, r3
 800623c:	099b      	lsrs	r3, r3, #6
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	4613      	mov	r3, r2
 8006242:	005b      	lsls	r3, r3, #1
 8006244:	4413      	add	r3, r2
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800624a:	e002      	b.n	8006252 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	3b01      	subs	r3, #1
 8006250:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1f9      	bne.n	800624c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006258:	e05a      	b.n	8006310 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a3b      	ldr	r2, [pc, #236]	@ (800634c <HAL_ADC_ConfigChannel+0x874>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d125      	bne.n	80062b0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006264:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006268:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d11f      	bne.n	80062b0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a31      	ldr	r2, [pc, #196]	@ (800633c <HAL_ADC_ConfigChannel+0x864>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d104      	bne.n	8006284 <HAL_ADC_ConfigChannel+0x7ac>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a34      	ldr	r2, [pc, #208]	@ (8006350 <HAL_ADC_ConfigChannel+0x878>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d047      	beq.n	8006314 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800628c:	d004      	beq.n	8006298 <HAL_ADC_ConfigChannel+0x7c0>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a2a      	ldr	r2, [pc, #168]	@ (800633c <HAL_ADC_ConfigChannel+0x864>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d101      	bne.n	800629c <HAL_ADC_ConfigChannel+0x7c4>
 8006298:	4a29      	ldr	r2, [pc, #164]	@ (8006340 <HAL_ADC_ConfigChannel+0x868>)
 800629a:	e000      	b.n	800629e <HAL_ADC_ConfigChannel+0x7c6>
 800629c:	4a23      	ldr	r2, [pc, #140]	@ (800632c <HAL_ADC_ConfigChannel+0x854>)
 800629e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062a6:	4619      	mov	r1, r3
 80062a8:	4610      	mov	r0, r2
 80062aa:	f7fe ff5c 	bl	8005166 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80062ae:	e031      	b.n	8006314 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a27      	ldr	r2, [pc, #156]	@ (8006354 <HAL_ADC_ConfigChannel+0x87c>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d12d      	bne.n	8006316 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80062ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d127      	bne.n	8006316 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a1c      	ldr	r2, [pc, #112]	@ (800633c <HAL_ADC_ConfigChannel+0x864>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d022      	beq.n	8006316 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062d8:	d004      	beq.n	80062e4 <HAL_ADC_ConfigChannel+0x80c>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a17      	ldr	r2, [pc, #92]	@ (800633c <HAL_ADC_ConfigChannel+0x864>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d101      	bne.n	80062e8 <HAL_ADC_ConfigChannel+0x810>
 80062e4:	4a16      	ldr	r2, [pc, #88]	@ (8006340 <HAL_ADC_ConfigChannel+0x868>)
 80062e6:	e000      	b.n	80062ea <HAL_ADC_ConfigChannel+0x812>
 80062e8:	4a10      	ldr	r2, [pc, #64]	@ (800632c <HAL_ADC_ConfigChannel+0x854>)
 80062ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80062f2:	4619      	mov	r1, r3
 80062f4:	4610      	mov	r0, r2
 80062f6:	f7fe ff36 	bl	8005166 <LL_ADC_SetCommonPathInternalCh>
 80062fa:	e00c      	b.n	8006316 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006300:	f043 0220 	orr.w	r2, r3, #32
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800630e:	e002      	b.n	8006316 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006310:	bf00      	nop
 8006312:	e000      	b.n	8006316 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006314:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800631e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006322:	4618      	mov	r0, r3
 8006324:	37d8      	adds	r7, #216	@ 0xd8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	50000700 	.word	0x50000700
 8006330:	c3210000 	.word	0xc3210000
 8006334:	90c00010 	.word	0x90c00010
 8006338:	50000600 	.word	0x50000600
 800633c:	50000100 	.word	0x50000100
 8006340:	50000300 	.word	0x50000300
 8006344:	20000000 	.word	0x20000000
 8006348:	053e2d63 	.word	0x053e2d63
 800634c:	c7520000 	.word	0xc7520000
 8006350:	50000500 	.word	0x50000500
 8006354:	cb840000 	.word	0xcb840000

08006358 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006360:	2300      	movs	r3, #0
 8006362:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4618      	mov	r0, r3
 800636a:	f7ff f8b9 	bl	80054e0 <LL_ADC_IsEnabled>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d176      	bne.n	8006462 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689a      	ldr	r2, [r3, #8]
 800637a:	4b3c      	ldr	r3, [pc, #240]	@ (800646c <ADC_Enable+0x114>)
 800637c:	4013      	ands	r3, r2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00d      	beq.n	800639e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006386:	f043 0210 	orr.w	r2, r3, #16
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006392:	f043 0201 	orr.w	r2, r3, #1
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e062      	b.n	8006464 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff f888 	bl	80054b8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063b0:	d004      	beq.n	80063bc <ADC_Enable+0x64>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a2e      	ldr	r2, [pc, #184]	@ (8006470 <ADC_Enable+0x118>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d101      	bne.n	80063c0 <ADC_Enable+0x68>
 80063bc:	4b2d      	ldr	r3, [pc, #180]	@ (8006474 <ADC_Enable+0x11c>)
 80063be:	e000      	b.n	80063c2 <ADC_Enable+0x6a>
 80063c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006478 <ADC_Enable+0x120>)
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7fe fee2 	bl	800518c <LL_ADC_GetCommonPathInternalCh>
 80063c8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80063ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d013      	beq.n	80063fa <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80063d2:	4b2a      	ldr	r3, [pc, #168]	@ (800647c <ADC_Enable+0x124>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	099b      	lsrs	r3, r3, #6
 80063d8:	4a29      	ldr	r2, [pc, #164]	@ (8006480 <ADC_Enable+0x128>)
 80063da:	fba2 2303 	umull	r2, r3, r2, r3
 80063de:	099b      	lsrs	r3, r3, #6
 80063e0:	1c5a      	adds	r2, r3, #1
 80063e2:	4613      	mov	r3, r2
 80063e4:	005b      	lsls	r3, r3, #1
 80063e6:	4413      	add	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80063ec:	e002      	b.n	80063f4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	3b01      	subs	r3, #1
 80063f2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f9      	bne.n	80063ee <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80063fa:	f7fe fe95 	bl	8005128 <HAL_GetTick>
 80063fe:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006400:	e028      	b.n	8006454 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff f86a 	bl	80054e0 <LL_ADC_IsEnabled>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d104      	bne.n	800641c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff f84e 	bl	80054b8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800641c:	f7fe fe84 	bl	8005128 <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	2b02      	cmp	r3, #2
 8006428:	d914      	bls.n	8006454 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0301 	and.w	r3, r3, #1
 8006434:	2b01      	cmp	r3, #1
 8006436:	d00d      	beq.n	8006454 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800643c:	f043 0210 	orr.w	r2, r3, #16
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006448:	f043 0201 	orr.w	r2, r3, #1
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e007      	b.n	8006464 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b01      	cmp	r3, #1
 8006460:	d1cf      	bne.n	8006402 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006462:	2300      	movs	r3, #0
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	8000003f 	.word	0x8000003f
 8006470:	50000100 	.word	0x50000100
 8006474:	50000300 	.word	0x50000300
 8006478:	50000700 	.word	0x50000700
 800647c:	20000000 	.word	0x20000000
 8006480:	053e2d63 	.word	0x053e2d63

08006484 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006490:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006496:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800649a:	2b00      	cmp	r3, #0
 800649c:	d14b      	bne.n	8006536 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064a2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0308 	and.w	r3, r3, #8
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d021      	beq.n	80064fc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fe ff11 	bl	80052e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d032      	beq.n	800652e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d12b      	bne.n	800652e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064da:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d11f      	bne.n	800652e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064f2:	f043 0201 	orr.w	r2, r3, #1
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80064fa:	e018      	b.n	800652e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d111      	bne.n	800652e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800650e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800651a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d105      	bne.n	800652e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006526:	f043 0201 	orr.w	r2, r3, #1
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800652e:	68f8      	ldr	r0, [r7, #12]
 8006530:	f7ff fab4 	bl	8005a9c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006534:	e00e      	b.n	8006554 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800653a:	f003 0310 	and.w	r3, r3, #16
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f7ff fabe 	bl	8005ac4 <HAL_ADC_ErrorCallback>
}
 8006548:	e004      	b.n	8006554 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800654e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	4798      	blx	r3
}
 8006554:	bf00      	nop
 8006556:	3710      	adds	r7, #16
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006568:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f7ff faa0 	bl	8005ab0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006570:	bf00      	nop
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006584:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800658a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006596:	f043 0204 	orr.w	r2, r3, #4
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f7ff fa90 	bl	8005ac4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80065a4:	bf00      	nop
 80065a6:	3710      	adds	r7, #16
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <LL_ADC_IsEnabled>:
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <LL_ADC_IsEnabled+0x18>
 80065c0:	2301      	movs	r3, #1
 80065c2:	e000      	b.n	80065c6 <LL_ADC_IsEnabled+0x1a>
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d101      	bne.n	80065ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80065e6:	2301      	movs	r3, #1
 80065e8:	e000      	b.n	80065ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80065f8:	b590      	push	{r4, r7, lr}
 80065fa:	b0a1      	sub	sp, #132	@ 0x84
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006602:	2300      	movs	r3, #0
 8006604:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800660e:	2b01      	cmp	r3, #1
 8006610:	d101      	bne.n	8006616 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006612:	2302      	movs	r3, #2
 8006614:	e0e7      	b.n	80067e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800661e:	2300      	movs	r3, #0
 8006620:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006622:	2300      	movs	r3, #0
 8006624:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800662e:	d102      	bne.n	8006636 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006630:	4b6f      	ldr	r3, [pc, #444]	@ (80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006632:	60bb      	str	r3, [r7, #8]
 8006634:	e009      	b.n	800664a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a6e      	ldr	r2, [pc, #440]	@ (80067f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d102      	bne.n	8006646 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006640:	4b6d      	ldr	r3, [pc, #436]	@ (80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006642:	60bb      	str	r3, [r7, #8]
 8006644:	e001      	b.n	800664a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006646:	2300      	movs	r3, #0
 8006648:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10b      	bne.n	8006668 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006654:	f043 0220 	orr.w	r2, r3, #32
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e0be      	b.n	80067e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4618      	mov	r0, r3
 800666c:	f7ff ffb1 	bl	80065d2 <LL_ADC_REG_IsConversionOngoing>
 8006670:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4618      	mov	r0, r3
 8006678:	f7ff ffab 	bl	80065d2 <LL_ADC_REG_IsConversionOngoing>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	f040 80a0 	bne.w	80067c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006684:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006686:	2b00      	cmp	r3, #0
 8006688:	f040 809c 	bne.w	80067c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006694:	d004      	beq.n	80066a0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a55      	ldr	r2, [pc, #340]	@ (80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d101      	bne.n	80066a4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80066a0:	4b56      	ldr	r3, [pc, #344]	@ (80067fc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80066a2:	e000      	b.n	80066a6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80066a4:	4b56      	ldr	r3, [pc, #344]	@ (8006800 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80066a6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d04b      	beq.n	8006748 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80066b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	6859      	ldr	r1, [r3, #4]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80066c2:	035b      	lsls	r3, r3, #13
 80066c4:	430b      	orrs	r3, r1
 80066c6:	431a      	orrs	r2, r3
 80066c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066ca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066d4:	d004      	beq.n	80066e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a45      	ldr	r2, [pc, #276]	@ (80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d10f      	bne.n	8006700 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80066e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80066e4:	f7ff ff62 	bl	80065ac <LL_ADC_IsEnabled>
 80066e8:	4604      	mov	r4, r0
 80066ea:	4841      	ldr	r0, [pc, #260]	@ (80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80066ec:	f7ff ff5e 	bl	80065ac <LL_ADC_IsEnabled>
 80066f0:	4603      	mov	r3, r0
 80066f2:	4323      	orrs	r3, r4
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	bf0c      	ite	eq
 80066f8:	2301      	moveq	r3, #1
 80066fa:	2300      	movne	r3, #0
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	e012      	b.n	8006726 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006700:	483c      	ldr	r0, [pc, #240]	@ (80067f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006702:	f7ff ff53 	bl	80065ac <LL_ADC_IsEnabled>
 8006706:	4604      	mov	r4, r0
 8006708:	483b      	ldr	r0, [pc, #236]	@ (80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800670a:	f7ff ff4f 	bl	80065ac <LL_ADC_IsEnabled>
 800670e:	4603      	mov	r3, r0
 8006710:	431c      	orrs	r4, r3
 8006712:	483c      	ldr	r0, [pc, #240]	@ (8006804 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006714:	f7ff ff4a 	bl	80065ac <LL_ADC_IsEnabled>
 8006718:	4603      	mov	r3, r0
 800671a:	4323      	orrs	r3, r4
 800671c:	2b00      	cmp	r3, #0
 800671e:	bf0c      	ite	eq
 8006720:	2301      	moveq	r3, #1
 8006722:	2300      	movne	r3, #0
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d056      	beq.n	80067d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800672a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006732:	f023 030f 	bic.w	r3, r3, #15
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	6811      	ldr	r1, [r2, #0]
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	6892      	ldr	r2, [r2, #8]
 800673e:	430a      	orrs	r2, r1
 8006740:	431a      	orrs	r2, r3
 8006742:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006744:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006746:	e047      	b.n	80067d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006748:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006750:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006752:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800675c:	d004      	beq.n	8006768 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a23      	ldr	r2, [pc, #140]	@ (80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d10f      	bne.n	8006788 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006768:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800676c:	f7ff ff1e 	bl	80065ac <LL_ADC_IsEnabled>
 8006770:	4604      	mov	r4, r0
 8006772:	481f      	ldr	r0, [pc, #124]	@ (80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006774:	f7ff ff1a 	bl	80065ac <LL_ADC_IsEnabled>
 8006778:	4603      	mov	r3, r0
 800677a:	4323      	orrs	r3, r4
 800677c:	2b00      	cmp	r3, #0
 800677e:	bf0c      	ite	eq
 8006780:	2301      	moveq	r3, #1
 8006782:	2300      	movne	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	e012      	b.n	80067ae <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006788:	481a      	ldr	r0, [pc, #104]	@ (80067f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800678a:	f7ff ff0f 	bl	80065ac <LL_ADC_IsEnabled>
 800678e:	4604      	mov	r4, r0
 8006790:	4819      	ldr	r0, [pc, #100]	@ (80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006792:	f7ff ff0b 	bl	80065ac <LL_ADC_IsEnabled>
 8006796:	4603      	mov	r3, r0
 8006798:	431c      	orrs	r4, r3
 800679a:	481a      	ldr	r0, [pc, #104]	@ (8006804 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800679c:	f7ff ff06 	bl	80065ac <LL_ADC_IsEnabled>
 80067a0:	4603      	mov	r3, r0
 80067a2:	4323      	orrs	r3, r4
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	bf0c      	ite	eq
 80067a8:	2301      	moveq	r3, #1
 80067aa:	2300      	movne	r3, #0
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d012      	beq.n	80067d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80067b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80067ba:	f023 030f 	bic.w	r3, r3, #15
 80067be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80067c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067c2:	e009      	b.n	80067d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067c8:	f043 0220 	orr.w	r2, r3, #32
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80067d6:	e000      	b.n	80067da <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80067e2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3784      	adds	r7, #132	@ 0x84
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd90      	pop	{r4, r7, pc}
 80067ee:	bf00      	nop
 80067f0:	50000100 	.word	0x50000100
 80067f4:	50000400 	.word	0x50000400
 80067f8:	50000500 	.word	0x50000500
 80067fc:	50000300 	.word	0x50000300
 8006800:	50000700 	.word	0x50000700
 8006804:	50000600 	.word	0x50000600

08006808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f003 0307 	and.w	r3, r3, #7
 8006816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006818:	4b0c      	ldr	r3, [pc, #48]	@ (800684c <__NVIC_SetPriorityGrouping+0x44>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800681e:	68ba      	ldr	r2, [r7, #8]
 8006820:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006824:	4013      	ands	r3, r2
 8006826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006830:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800683a:	4a04      	ldr	r2, [pc, #16]	@ (800684c <__NVIC_SetPriorityGrouping+0x44>)
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	60d3      	str	r3, [r2, #12]
}
 8006840:	bf00      	nop
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr
 800684c:	e000ed00 	.word	0xe000ed00

08006850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006850:	b480      	push	{r7}
 8006852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006854:	4b04      	ldr	r3, [pc, #16]	@ (8006868 <__NVIC_GetPriorityGrouping+0x18>)
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	0a1b      	lsrs	r3, r3, #8
 800685a:	f003 0307 	and.w	r3, r3, #7
}
 800685e:	4618      	mov	r0, r3
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	e000ed00 	.word	0xe000ed00

0800686c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800687a:	2b00      	cmp	r3, #0
 800687c:	db0b      	blt.n	8006896 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800687e:	79fb      	ldrb	r3, [r7, #7]
 8006880:	f003 021f 	and.w	r2, r3, #31
 8006884:	4907      	ldr	r1, [pc, #28]	@ (80068a4 <__NVIC_EnableIRQ+0x38>)
 8006886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688a:	095b      	lsrs	r3, r3, #5
 800688c:	2001      	movs	r0, #1
 800688e:	fa00 f202 	lsl.w	r2, r0, r2
 8006892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006896:	bf00      	nop
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	e000e100 	.word	0xe000e100

080068a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	4603      	mov	r3, r0
 80068b0:	6039      	str	r1, [r7, #0]
 80068b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	db0a      	blt.n	80068d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	b2da      	uxtb	r2, r3
 80068c0:	490c      	ldr	r1, [pc, #48]	@ (80068f4 <__NVIC_SetPriority+0x4c>)
 80068c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068c6:	0112      	lsls	r2, r2, #4
 80068c8:	b2d2      	uxtb	r2, r2
 80068ca:	440b      	add	r3, r1
 80068cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80068d0:	e00a      	b.n	80068e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	4908      	ldr	r1, [pc, #32]	@ (80068f8 <__NVIC_SetPriority+0x50>)
 80068d8:	79fb      	ldrb	r3, [r7, #7]
 80068da:	f003 030f 	and.w	r3, r3, #15
 80068de:	3b04      	subs	r3, #4
 80068e0:	0112      	lsls	r2, r2, #4
 80068e2:	b2d2      	uxtb	r2, r2
 80068e4:	440b      	add	r3, r1
 80068e6:	761a      	strb	r2, [r3, #24]
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	e000e100 	.word	0xe000e100
 80068f8:	e000ed00 	.word	0xe000ed00

080068fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b089      	sub	sp, #36	@ 0x24
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	f1c3 0307 	rsb	r3, r3, #7
 8006916:	2b04      	cmp	r3, #4
 8006918:	bf28      	it	cs
 800691a:	2304      	movcs	r3, #4
 800691c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	3304      	adds	r3, #4
 8006922:	2b06      	cmp	r3, #6
 8006924:	d902      	bls.n	800692c <NVIC_EncodePriority+0x30>
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	3b03      	subs	r3, #3
 800692a:	e000      	b.n	800692e <NVIC_EncodePriority+0x32>
 800692c:	2300      	movs	r3, #0
 800692e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006930:	f04f 32ff 	mov.w	r2, #4294967295
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	fa02 f303 	lsl.w	r3, r2, r3
 800693a:	43da      	mvns	r2, r3
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	401a      	ands	r2, r3
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006944:	f04f 31ff 	mov.w	r1, #4294967295
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	fa01 f303 	lsl.w	r3, r1, r3
 800694e:	43d9      	mvns	r1, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006954:	4313      	orrs	r3, r2
         );
}
 8006956:	4618      	mov	r0, r3
 8006958:	3724      	adds	r7, #36	@ 0x24
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr

08006962 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b082      	sub	sp, #8
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7ff ff4c 	bl	8006808 <__NVIC_SetPriorityGrouping>
}
 8006970:	bf00      	nop
 8006972:	3708      	adds	r7, #8
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af00      	add	r7, sp, #0
 800697e:	4603      	mov	r3, r0
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
 8006984:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006986:	f7ff ff63 	bl	8006850 <__NVIC_GetPriorityGrouping>
 800698a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	68b9      	ldr	r1, [r7, #8]
 8006990:	6978      	ldr	r0, [r7, #20]
 8006992:	f7ff ffb3 	bl	80068fc <NVIC_EncodePriority>
 8006996:	4602      	mov	r2, r0
 8006998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800699c:	4611      	mov	r1, r2
 800699e:	4618      	mov	r0, r3
 80069a0:	f7ff ff82 	bl	80068a8 <__NVIC_SetPriority>
}
 80069a4:	bf00      	nop
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069ba:	4618      	mov	r0, r3
 80069bc:	f7ff ff56 	bl	800686c <__NVIC_EnableIRQ>
}
 80069c0:	bf00      	nop
 80069c2:	3708      	adds	r7, #8
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e08d      	b.n	8006af6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	461a      	mov	r2, r3
 80069e0:	4b47      	ldr	r3, [pc, #284]	@ (8006b00 <HAL_DMA_Init+0x138>)
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d80f      	bhi.n	8006a06 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	4b45      	ldr	r3, [pc, #276]	@ (8006b04 <HAL_DMA_Init+0x13c>)
 80069ee:	4413      	add	r3, r2
 80069f0:	4a45      	ldr	r2, [pc, #276]	@ (8006b08 <HAL_DMA_Init+0x140>)
 80069f2:	fba2 2303 	umull	r2, r3, r2, r3
 80069f6:	091b      	lsrs	r3, r3, #4
 80069f8:	009a      	lsls	r2, r3, #2
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a42      	ldr	r2, [pc, #264]	@ (8006b0c <HAL_DMA_Init+0x144>)
 8006a02:	641a      	str	r2, [r3, #64]	@ 0x40
 8006a04:	e00e      	b.n	8006a24 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	4b40      	ldr	r3, [pc, #256]	@ (8006b10 <HAL_DMA_Init+0x148>)
 8006a0e:	4413      	add	r3, r2
 8006a10:	4a3d      	ldr	r2, [pc, #244]	@ (8006b08 <HAL_DMA_Init+0x140>)
 8006a12:	fba2 2303 	umull	r2, r3, r2, r3
 8006a16:	091b      	lsrs	r3, r3, #4
 8006a18:	009a      	lsls	r2, r3, #2
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a3c      	ldr	r2, [pc, #240]	@ (8006b14 <HAL_DMA_Init+0x14c>)
 8006a22:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006a48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 fa76 	bl	8006f68 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a84:	d102      	bne.n	8006a8c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006aa0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d010      	beq.n	8006acc <HAL_DMA_Init+0x104>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d80c      	bhi.n	8006acc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 fa96 	bl	8006fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006abc:	2200      	movs	r2, #0
 8006abe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006ac8:	605a      	str	r2, [r3, #4]
 8006aca:	e008      	b.n	8006ade <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	40020407 	.word	0x40020407
 8006b04:	bffdfff8 	.word	0xbffdfff8
 8006b08:	cccccccd 	.word	0xcccccccd
 8006b0c:	40020000 	.word	0x40020000
 8006b10:	bffdfbf8 	.word	0xbffdfbf8
 8006b14:	40020400 	.word	0x40020400

08006b18 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
 8006b24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b26:	2300      	movs	r3, #0
 8006b28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d101      	bne.n	8006b38 <HAL_DMA_Start_IT+0x20>
 8006b34:	2302      	movs	r3, #2
 8006b36:	e066      	b.n	8006c06 <HAL_DMA_Start_IT+0xee>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d155      	bne.n	8006bf8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2202      	movs	r2, #2
 8006b50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 0201 	bic.w	r2, r2, #1
 8006b68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	68b9      	ldr	r1, [r7, #8]
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f000 f9bb 	bl	8006eec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d008      	beq.n	8006b90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f042 020e 	orr.w	r2, r2, #14
 8006b8c:	601a      	str	r2, [r3, #0]
 8006b8e:	e00f      	b.n	8006bb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 0204 	bic.w	r2, r2, #4
 8006b9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 020a 	orr.w	r2, r2, #10
 8006bae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d007      	beq.n	8006bce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bcc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d007      	beq.n	8006be6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006be4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	e005      	b.n	8006c04 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006c00:	2302      	movs	r3, #2
 8006c02:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006c04:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3718      	adds	r7, #24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b085      	sub	sp, #20
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c16:	2300      	movs	r3, #0
 8006c18:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d005      	beq.n	8006c32 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2204      	movs	r2, #4
 8006c2a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	73fb      	strb	r3, [r7, #15]
 8006c30:	e037      	b.n	8006ca2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 020e 	bic.w	r2, r2, #14
 8006c40:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c50:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0201 	bic.w	r2, r2, #1
 8006c60:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c66:	f003 021f 	and.w	r2, r3, #31
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6e:	2101      	movs	r1, #1
 8006c70:	fa01 f202 	lsl.w	r2, r1, r2
 8006c74:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006c7e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00c      	beq.n	8006ca2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c96:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006ca0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d00d      	beq.n	8006cf4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2204      	movs	r2, #4
 8006cdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	73fb      	strb	r3, [r7, #15]
 8006cf2:	e047      	b.n	8006d84 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f022 020e 	bic.w	r2, r2, #14
 8006d02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f022 0201 	bic.w	r2, r2, #1
 8006d12:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d28:	f003 021f 	and.w	r2, r3, #31
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d30:	2101      	movs	r1, #1
 8006d32:	fa01 f202 	lsl.w	r2, r1, r2
 8006d36:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d40:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00c      	beq.n	8006d64 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d58:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d62:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d003      	beq.n	8006d84 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	4798      	blx	r3
    }
  }
  return status;
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006daa:	f003 031f 	and.w	r3, r3, #31
 8006dae:	2204      	movs	r2, #4
 8006db0:	409a      	lsls	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	4013      	ands	r3, r2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d026      	beq.n	8006e08 <HAL_DMA_IRQHandler+0x7a>
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f003 0304 	and.w	r3, r3, #4
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d021      	beq.n	8006e08 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d107      	bne.n	8006de2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f022 0204 	bic.w	r2, r2, #4
 8006de0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	f003 021f 	and.w	r2, r3, #31
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dee:	2104      	movs	r1, #4
 8006df0:	fa01 f202 	lsl.w	r2, r1, r2
 8006df4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d071      	beq.n	8006ee2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006e06:	e06c      	b.n	8006ee2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e0c:	f003 031f 	and.w	r3, r3, #31
 8006e10:	2202      	movs	r2, #2
 8006e12:	409a      	lsls	r2, r3
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	4013      	ands	r3, r2
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d02e      	beq.n	8006e7a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	f003 0302 	and.w	r3, r3, #2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d029      	beq.n	8006e7a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0320 	and.w	r3, r3, #32
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10b      	bne.n	8006e4c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f022 020a 	bic.w	r2, r2, #10
 8006e42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e50:	f003 021f 	and.w	r2, r3, #31
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e58:	2102      	movs	r1, #2
 8006e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8006e5e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d038      	beq.n	8006ee2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006e78:	e033      	b.n	8006ee2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e7e:	f003 031f 	and.w	r3, r3, #31
 8006e82:	2208      	movs	r2, #8
 8006e84:	409a      	lsls	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	4013      	ands	r3, r2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d02a      	beq.n	8006ee4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	f003 0308 	and.w	r3, r3, #8
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d025      	beq.n	8006ee4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f022 020e 	bic.w	r2, r2, #14
 8006ea6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eac:	f003 021f 	and.w	r2, r3, #31
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb4:	2101      	movs	r1, #1
 8006eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8006eba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d004      	beq.n	8006ee4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006ee2:	bf00      	nop
 8006ee4:	bf00      	nop
}
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
 8006ef8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f02:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d004      	beq.n	8006f16 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f10:	68fa      	ldr	r2, [r7, #12]
 8006f12:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006f14:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f1a:	f003 021f 	and.w	r2, r3, #31
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f22:	2101      	movs	r1, #1
 8006f24:	fa01 f202 	lsl.w	r2, r1, r2
 8006f28:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	2b10      	cmp	r3, #16
 8006f38:	d108      	bne.n	8006f4c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006f4a:	e007      	b.n	8006f5c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68ba      	ldr	r2, [r7, #8]
 8006f52:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	60da      	str	r2, [r3, #12]
}
 8006f5c:	bf00      	nop
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	4b16      	ldr	r3, [pc, #88]	@ (8006fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d802      	bhi.n	8006f82 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006f7c:	4b15      	ldr	r3, [pc, #84]	@ (8006fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006f7e:	617b      	str	r3, [r7, #20]
 8006f80:	e001      	b.n	8006f86 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006f82:	4b15      	ldr	r3, [pc, #84]	@ (8006fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006f84:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	3b08      	subs	r3, #8
 8006f92:	4a12      	ldr	r2, [pc, #72]	@ (8006fdc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006f94:	fba2 2303 	umull	r2, r3, r2, r3
 8006f98:	091b      	lsrs	r3, r3, #4
 8006f9a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa0:	089b      	lsrs	r3, r3, #2
 8006fa2:	009a      	lsls	r2, r3, #2
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	461a      	mov	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a0b      	ldr	r2, [pc, #44]	@ (8006fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006fb2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f003 031f 	and.w	r3, r3, #31
 8006fba:	2201      	movs	r2, #1
 8006fbc:	409a      	lsls	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006fc2:	bf00      	nop
 8006fc4:	371c      	adds	r7, #28
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	40020407 	.word	0x40020407
 8006fd4:	40020800 	.word	0x40020800
 8006fd8:	40020820 	.word	0x40020820
 8006fdc:	cccccccd 	.word	0xcccccccd
 8006fe0:	40020880 	.word	0x40020880

08006fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8007024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006ff8:	4413      	add	r3, r2
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a08      	ldr	r2, [pc, #32]	@ (8007028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007006:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	3b01      	subs	r3, #1
 800700c:	f003 031f 	and.w	r3, r3, #31
 8007010:	2201      	movs	r2, #1
 8007012:	409a      	lsls	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007018:	bf00      	nop
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	1000823f 	.word	0x1000823f
 8007028:	40020940 	.word	0x40020940

0800702c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007036:	2300      	movs	r3, #0
 8007038:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800703a:	e15a      	b.n	80072f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	2101      	movs	r1, #1
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	fa01 f303 	lsl.w	r3, r1, r3
 8007048:	4013      	ands	r3, r2
 800704a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 814c 	beq.w	80072ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f003 0303 	and.w	r3, r3, #3
 800705c:	2b01      	cmp	r3, #1
 800705e:	d005      	beq.n	800706c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007068:	2b02      	cmp	r3, #2
 800706a:	d130      	bne.n	80070ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	005b      	lsls	r3, r3, #1
 8007076:	2203      	movs	r2, #3
 8007078:	fa02 f303 	lsl.w	r3, r2, r3
 800707c:	43db      	mvns	r3, r3
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	4013      	ands	r3, r2
 8007082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	fa02 f303 	lsl.w	r3, r2, r3
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	4313      	orrs	r3, r2
 8007094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070a2:	2201      	movs	r2, #1
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	fa02 f303 	lsl.w	r3, r2, r3
 80070aa:	43db      	mvns	r3, r3
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	4013      	ands	r3, r2
 80070b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	091b      	lsrs	r3, r3, #4
 80070b8:	f003 0201 	and.w	r2, r3, #1
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	fa02 f303 	lsl.w	r3, r2, r3
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	f003 0303 	and.w	r3, r3, #3
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d017      	beq.n	800710a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	005b      	lsls	r3, r3, #1
 80070e4:	2203      	movs	r2, #3
 80070e6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ea:	43db      	mvns	r3, r3
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	4013      	ands	r3, r2
 80070f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	689a      	ldr	r2, [r3, #8]
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	005b      	lsls	r3, r3, #1
 80070fa:	fa02 f303 	lsl.w	r3, r2, r3
 80070fe:	693a      	ldr	r2, [r7, #16]
 8007100:	4313      	orrs	r3, r2
 8007102:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	693a      	ldr	r2, [r7, #16]
 8007108:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f003 0303 	and.w	r3, r3, #3
 8007112:	2b02      	cmp	r3, #2
 8007114:	d123      	bne.n	800715e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	08da      	lsrs	r2, r3, #3
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	3208      	adds	r2, #8
 800711e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007122:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f003 0307 	and.w	r3, r3, #7
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	220f      	movs	r2, #15
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	43db      	mvns	r3, r3
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	4013      	ands	r3, r2
 8007138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	691a      	ldr	r2, [r3, #16]
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	4313      	orrs	r3, r2
 800714e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	08da      	lsrs	r2, r3, #3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	3208      	adds	r2, #8
 8007158:	6939      	ldr	r1, [r7, #16]
 800715a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	005b      	lsls	r3, r3, #1
 8007168:	2203      	movs	r2, #3
 800716a:	fa02 f303 	lsl.w	r3, r2, r3
 800716e:	43db      	mvns	r3, r3
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4013      	ands	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f003 0203 	and.w	r2, r3, #3
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	005b      	lsls	r3, r3, #1
 8007182:	fa02 f303 	lsl.w	r3, r2, r3
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	4313      	orrs	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800719a:	2b00      	cmp	r3, #0
 800719c:	f000 80a6 	beq.w	80072ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071a0:	4b5b      	ldr	r3, [pc, #364]	@ (8007310 <HAL_GPIO_Init+0x2e4>)
 80071a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071a4:	4a5a      	ldr	r2, [pc, #360]	@ (8007310 <HAL_GPIO_Init+0x2e4>)
 80071a6:	f043 0301 	orr.w	r3, r3, #1
 80071aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80071ac:	4b58      	ldr	r3, [pc, #352]	@ (8007310 <HAL_GPIO_Init+0x2e4>)
 80071ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	60bb      	str	r3, [r7, #8]
 80071b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80071b8:	4a56      	ldr	r2, [pc, #344]	@ (8007314 <HAL_GPIO_Init+0x2e8>)
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	089b      	lsrs	r3, r3, #2
 80071be:	3302      	adds	r3, #2
 80071c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f003 0303 	and.w	r3, r3, #3
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	220f      	movs	r2, #15
 80071d0:	fa02 f303 	lsl.w	r3, r2, r3
 80071d4:	43db      	mvns	r3, r3
 80071d6:	693a      	ldr	r2, [r7, #16]
 80071d8:	4013      	ands	r3, r2
 80071da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80071e2:	d01f      	beq.n	8007224 <HAL_GPIO_Init+0x1f8>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a4c      	ldr	r2, [pc, #304]	@ (8007318 <HAL_GPIO_Init+0x2ec>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d019      	beq.n	8007220 <HAL_GPIO_Init+0x1f4>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a4b      	ldr	r2, [pc, #300]	@ (800731c <HAL_GPIO_Init+0x2f0>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d013      	beq.n	800721c <HAL_GPIO_Init+0x1f0>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a4a      	ldr	r2, [pc, #296]	@ (8007320 <HAL_GPIO_Init+0x2f4>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d00d      	beq.n	8007218 <HAL_GPIO_Init+0x1ec>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a49      	ldr	r2, [pc, #292]	@ (8007324 <HAL_GPIO_Init+0x2f8>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d007      	beq.n	8007214 <HAL_GPIO_Init+0x1e8>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a48      	ldr	r2, [pc, #288]	@ (8007328 <HAL_GPIO_Init+0x2fc>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d101      	bne.n	8007210 <HAL_GPIO_Init+0x1e4>
 800720c:	2305      	movs	r3, #5
 800720e:	e00a      	b.n	8007226 <HAL_GPIO_Init+0x1fa>
 8007210:	2306      	movs	r3, #6
 8007212:	e008      	b.n	8007226 <HAL_GPIO_Init+0x1fa>
 8007214:	2304      	movs	r3, #4
 8007216:	e006      	b.n	8007226 <HAL_GPIO_Init+0x1fa>
 8007218:	2303      	movs	r3, #3
 800721a:	e004      	b.n	8007226 <HAL_GPIO_Init+0x1fa>
 800721c:	2302      	movs	r3, #2
 800721e:	e002      	b.n	8007226 <HAL_GPIO_Init+0x1fa>
 8007220:	2301      	movs	r3, #1
 8007222:	e000      	b.n	8007226 <HAL_GPIO_Init+0x1fa>
 8007224:	2300      	movs	r3, #0
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	f002 0203 	and.w	r2, r2, #3
 800722c:	0092      	lsls	r2, r2, #2
 800722e:	4093      	lsls	r3, r2
 8007230:	693a      	ldr	r2, [r7, #16]
 8007232:	4313      	orrs	r3, r2
 8007234:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007236:	4937      	ldr	r1, [pc, #220]	@ (8007314 <HAL_GPIO_Init+0x2e8>)
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	089b      	lsrs	r3, r3, #2
 800723c:	3302      	adds	r3, #2
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007244:	4b39      	ldr	r3, [pc, #228]	@ (800732c <HAL_GPIO_Init+0x300>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	43db      	mvns	r3, r3
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	4013      	ands	r3, r2
 8007252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d003      	beq.n	8007268 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	4313      	orrs	r3, r2
 8007266:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007268:	4a30      	ldr	r2, [pc, #192]	@ (800732c <HAL_GPIO_Init+0x300>)
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800726e:	4b2f      	ldr	r3, [pc, #188]	@ (800732c <HAL_GPIO_Init+0x300>)
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	43db      	mvns	r3, r3
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	4013      	ands	r3, r2
 800727c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d003      	beq.n	8007292 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	4313      	orrs	r3, r2
 8007290:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007292:	4a26      	ldr	r2, [pc, #152]	@ (800732c <HAL_GPIO_Init+0x300>)
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007298:	4b24      	ldr	r3, [pc, #144]	@ (800732c <HAL_GPIO_Init+0x300>)
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	43db      	mvns	r3, r3
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	4013      	ands	r3, r2
 80072a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d003      	beq.n	80072bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80072bc:	4a1b      	ldr	r2, [pc, #108]	@ (800732c <HAL_GPIO_Init+0x300>)
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80072c2:	4b1a      	ldr	r3, [pc, #104]	@ (800732c <HAL_GPIO_Init+0x300>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	43db      	mvns	r3, r3
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	4013      	ands	r3, r2
 80072d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80072e6:	4a11      	ldr	r2, [pc, #68]	@ (800732c <HAL_GPIO_Init+0x300>)
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	3301      	adds	r3, #1
 80072f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	fa22 f303 	lsr.w	r3, r2, r3
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f47f ae9d 	bne.w	800703c <HAL_GPIO_Init+0x10>
  }
}
 8007302:	bf00      	nop
 8007304:	bf00      	nop
 8007306:	371c      	adds	r7, #28
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	40021000 	.word	0x40021000
 8007314:	40010000 	.word	0x40010000
 8007318:	48000400 	.word	0x48000400
 800731c:	48000800 	.word	0x48000800
 8007320:	48000c00 	.word	0x48000c00
 8007324:	48001000 	.word	0x48001000
 8007328:	48001400 	.word	0x48001400
 800732c:	40010400 	.word	0x40010400

08007330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	460b      	mov	r3, r1
 800733a:	807b      	strh	r3, [r7, #2]
 800733c:	4613      	mov	r3, r2
 800733e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007340:	787b      	ldrb	r3, [r7, #1]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d003      	beq.n	800734e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007346:	887a      	ldrh	r2, [r7, #2]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800734c:	e002      	b.n	8007354 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800734e:	887a      	ldrh	r2, [r7, #2]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007360:	b480      	push	{r7}
 8007362:	b085      	sub	sp, #20
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	460b      	mov	r3, r1
 800736a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	695b      	ldr	r3, [r3, #20]
 8007370:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007372:	887a      	ldrh	r2, [r7, #2]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	4013      	ands	r3, r2
 8007378:	041a      	lsls	r2, r3, #16
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	43d9      	mvns	r1, r3
 800737e:	887b      	ldrh	r3, [r7, #2]
 8007380:	400b      	ands	r3, r1
 8007382:	431a      	orrs	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	619a      	str	r2, [r3, #24]
}
 8007388:	bf00      	nop
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d141      	bne.n	8007426 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80073a2:	4b4b      	ldr	r3, [pc, #300]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80073aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ae:	d131      	bne.n	8007414 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073b0:	4b47      	ldr	r3, [pc, #284]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073b6:	4a46      	ldr	r2, [pc, #280]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80073c0:	4b43      	ldr	r3, [pc, #268]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80073c8:	4a41      	ldr	r2, [pc, #260]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80073ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80073d0:	4b40      	ldr	r3, [pc, #256]	@ (80074d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2232      	movs	r2, #50	@ 0x32
 80073d6:	fb02 f303 	mul.w	r3, r2, r3
 80073da:	4a3f      	ldr	r2, [pc, #252]	@ (80074d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80073dc:	fba2 2303 	umull	r2, r3, r2, r3
 80073e0:	0c9b      	lsrs	r3, r3, #18
 80073e2:	3301      	adds	r3, #1
 80073e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073e6:	e002      	b.n	80073ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	3b01      	subs	r3, #1
 80073ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073ee:	4b38      	ldr	r3, [pc, #224]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073fa:	d102      	bne.n	8007402 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1f2      	bne.n	80073e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007402:	4b33      	ldr	r3, [pc, #204]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800740a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800740e:	d158      	bne.n	80074c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e057      	b.n	80074c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007414:	4b2e      	ldr	r3, [pc, #184]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800741a:	4a2d      	ldr	r2, [pc, #180]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800741c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007420:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007424:	e04d      	b.n	80074c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800742c:	d141      	bne.n	80074b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800742e:	4b28      	ldr	r3, [pc, #160]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800743a:	d131      	bne.n	80074a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800743c:	4b24      	ldr	r3, [pc, #144]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800743e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007442:	4a23      	ldr	r2, [pc, #140]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007448:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800744c:	4b20      	ldr	r3, [pc, #128]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007454:	4a1e      	ldr	r2, [pc, #120]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007456:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800745a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800745c:	4b1d      	ldr	r3, [pc, #116]	@ (80074d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2232      	movs	r2, #50	@ 0x32
 8007462:	fb02 f303 	mul.w	r3, r2, r3
 8007466:	4a1c      	ldr	r2, [pc, #112]	@ (80074d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007468:	fba2 2303 	umull	r2, r3, r2, r3
 800746c:	0c9b      	lsrs	r3, r3, #18
 800746e:	3301      	adds	r3, #1
 8007470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007472:	e002      	b.n	800747a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	3b01      	subs	r3, #1
 8007478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800747a:	4b15      	ldr	r3, [pc, #84]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007486:	d102      	bne.n	800748e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1f2      	bne.n	8007474 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800748e:	4b10      	ldr	r3, [pc, #64]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800749a:	d112      	bne.n	80074c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800749c:	2303      	movs	r3, #3
 800749e:	e011      	b.n	80074c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80074a0:	4b0b      	ldr	r3, [pc, #44]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074a6:	4a0a      	ldr	r2, [pc, #40]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80074b0:	e007      	b.n	80074c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80074b2:	4b07      	ldr	r3, [pc, #28]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80074ba:	4a05      	ldr	r2, [pc, #20]	@ (80074d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80074c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3714      	adds	r7, #20
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr
 80074d0:	40007000 	.word	0x40007000
 80074d4:	20000000 	.word	0x20000000
 80074d8:	431bde83 	.word	0x431bde83

080074dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80074dc:	b480      	push	{r7}
 80074de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80074e0:	4b05      	ldr	r3, [pc, #20]	@ (80074f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	4a04      	ldr	r2, [pc, #16]	@ (80074f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80074e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074ea:	6093      	str	r3, [r2, #8]
}
 80074ec:	bf00      	nop
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	40007000 	.word	0x40007000

080074fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b088      	sub	sp, #32
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e2fe      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d075      	beq.n	8007606 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800751a:	4b97      	ldr	r3, [pc, #604]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	f003 030c 	and.w	r3, r3, #12
 8007522:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007524:	4b94      	ldr	r3, [pc, #592]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f003 0303 	and.w	r3, r3, #3
 800752c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	2b0c      	cmp	r3, #12
 8007532:	d102      	bne.n	800753a <HAL_RCC_OscConfig+0x3e>
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	2b03      	cmp	r3, #3
 8007538:	d002      	beq.n	8007540 <HAL_RCC_OscConfig+0x44>
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	2b08      	cmp	r3, #8
 800753e:	d10b      	bne.n	8007558 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007540:	4b8d      	ldr	r3, [pc, #564]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007548:	2b00      	cmp	r3, #0
 800754a:	d05b      	beq.n	8007604 <HAL_RCC_OscConfig+0x108>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d157      	bne.n	8007604 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e2d9      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007560:	d106      	bne.n	8007570 <HAL_RCC_OscConfig+0x74>
 8007562:	4b85      	ldr	r3, [pc, #532]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a84      	ldr	r2, [pc, #528]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800756c:	6013      	str	r3, [r2, #0]
 800756e:	e01d      	b.n	80075ac <HAL_RCC_OscConfig+0xb0>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007578:	d10c      	bne.n	8007594 <HAL_RCC_OscConfig+0x98>
 800757a:	4b7f      	ldr	r3, [pc, #508]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a7e      	ldr	r2, [pc, #504]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007584:	6013      	str	r3, [r2, #0]
 8007586:	4b7c      	ldr	r3, [pc, #496]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a7b      	ldr	r2, [pc, #492]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800758c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	e00b      	b.n	80075ac <HAL_RCC_OscConfig+0xb0>
 8007594:	4b78      	ldr	r3, [pc, #480]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a77      	ldr	r2, [pc, #476]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800759a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	4b75      	ldr	r3, [pc, #468]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a74      	ldr	r2, [pc, #464]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80075a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80075aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d013      	beq.n	80075dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075b4:	f7fd fdb8 	bl	8005128 <HAL_GetTick>
 80075b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075ba:	e008      	b.n	80075ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075bc:	f7fd fdb4 	bl	8005128 <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	2b64      	cmp	r3, #100	@ 0x64
 80075c8:	d901      	bls.n	80075ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e29e      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075ce:	4b6a      	ldr	r3, [pc, #424]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d0f0      	beq.n	80075bc <HAL_RCC_OscConfig+0xc0>
 80075da:	e014      	b.n	8007606 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075dc:	f7fd fda4 	bl	8005128 <HAL_GetTick>
 80075e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075e2:	e008      	b.n	80075f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075e4:	f7fd fda0 	bl	8005128 <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	2b64      	cmp	r3, #100	@ 0x64
 80075f0:	d901      	bls.n	80075f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e28a      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075f6:	4b60      	ldr	r3, [pc, #384]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1f0      	bne.n	80075e4 <HAL_RCC_OscConfig+0xe8>
 8007602:	e000      	b.n	8007606 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 0302 	and.w	r3, r3, #2
 800760e:	2b00      	cmp	r3, #0
 8007610:	d075      	beq.n	80076fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007612:	4b59      	ldr	r3, [pc, #356]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 030c 	and.w	r3, r3, #12
 800761a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800761c:	4b56      	ldr	r3, [pc, #344]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	f003 0303 	and.w	r3, r3, #3
 8007624:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	2b0c      	cmp	r3, #12
 800762a:	d102      	bne.n	8007632 <HAL_RCC_OscConfig+0x136>
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	2b02      	cmp	r3, #2
 8007630:	d002      	beq.n	8007638 <HAL_RCC_OscConfig+0x13c>
 8007632:	69bb      	ldr	r3, [r7, #24]
 8007634:	2b04      	cmp	r3, #4
 8007636:	d11f      	bne.n	8007678 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007638:	4b4f      	ldr	r3, [pc, #316]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007640:	2b00      	cmp	r3, #0
 8007642:	d005      	beq.n	8007650 <HAL_RCC_OscConfig+0x154>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d101      	bne.n	8007650 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	e25d      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007650:	4b49      	ldr	r3, [pc, #292]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	691b      	ldr	r3, [r3, #16]
 800765c:	061b      	lsls	r3, r3, #24
 800765e:	4946      	ldr	r1, [pc, #280]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007660:	4313      	orrs	r3, r2
 8007662:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007664:	4b45      	ldr	r3, [pc, #276]	@ (800777c <HAL_RCC_OscConfig+0x280>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4618      	mov	r0, r3
 800766a:	f7fa fe69 	bl	8002340 <HAL_InitTick>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d043      	beq.n	80076fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e249      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d023      	beq.n	80076c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007680:	4b3d      	ldr	r3, [pc, #244]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a3c      	ldr	r2, [pc, #240]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800768a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800768c:	f7fd fd4c 	bl	8005128 <HAL_GetTick>
 8007690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007692:	e008      	b.n	80076a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007694:	f7fd fd48 	bl	8005128 <HAL_GetTick>
 8007698:	4602      	mov	r2, r0
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d901      	bls.n	80076a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80076a2:	2303      	movs	r3, #3
 80076a4:	e232      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076a6:	4b34      	ldr	r3, [pc, #208]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d0f0      	beq.n	8007694 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076b2:	4b31      	ldr	r3, [pc, #196]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	061b      	lsls	r3, r3, #24
 80076c0:	492d      	ldr	r1, [pc, #180]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	604b      	str	r3, [r1, #4]
 80076c6:	e01a      	b.n	80076fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076c8:	4b2b      	ldr	r3, [pc, #172]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a2a      	ldr	r2, [pc, #168]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80076ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076d4:	f7fd fd28 	bl	8005128 <HAL_GetTick>
 80076d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80076da:	e008      	b.n	80076ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076dc:	f7fd fd24 	bl	8005128 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e20e      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80076ee:	4b22      	ldr	r3, [pc, #136]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1f0      	bne.n	80076dc <HAL_RCC_OscConfig+0x1e0>
 80076fa:	e000      	b.n	80076fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 0308 	and.w	r3, r3, #8
 8007706:	2b00      	cmp	r3, #0
 8007708:	d041      	beq.n	800778e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d01c      	beq.n	800774c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007712:	4b19      	ldr	r3, [pc, #100]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007718:	4a17      	ldr	r2, [pc, #92]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800771a:	f043 0301 	orr.w	r3, r3, #1
 800771e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007722:	f7fd fd01 	bl	8005128 <HAL_GetTick>
 8007726:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007728:	e008      	b.n	800773c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800772a:	f7fd fcfd 	bl	8005128 <HAL_GetTick>
 800772e:	4602      	mov	r2, r0
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	1ad3      	subs	r3, r2, r3
 8007734:	2b02      	cmp	r3, #2
 8007736:	d901      	bls.n	800773c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007738:	2303      	movs	r3, #3
 800773a:	e1e7      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800773c:	4b0e      	ldr	r3, [pc, #56]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800773e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007742:	f003 0302 	and.w	r3, r3, #2
 8007746:	2b00      	cmp	r3, #0
 8007748:	d0ef      	beq.n	800772a <HAL_RCC_OscConfig+0x22e>
 800774a:	e020      	b.n	800778e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800774c:	4b0a      	ldr	r3, [pc, #40]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 800774e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007752:	4a09      	ldr	r2, [pc, #36]	@ (8007778 <HAL_RCC_OscConfig+0x27c>)
 8007754:	f023 0301 	bic.w	r3, r3, #1
 8007758:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800775c:	f7fd fce4 	bl	8005128 <HAL_GetTick>
 8007760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007762:	e00d      	b.n	8007780 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007764:	f7fd fce0 	bl	8005128 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	2b02      	cmp	r3, #2
 8007770:	d906      	bls.n	8007780 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e1ca      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
 8007776:	bf00      	nop
 8007778:	40021000 	.word	0x40021000
 800777c:	20000064 	.word	0x20000064
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007780:	4b8c      	ldr	r3, [pc, #560]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007786:	f003 0302 	and.w	r3, r3, #2
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1ea      	bne.n	8007764 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 0304 	and.w	r3, r3, #4
 8007796:	2b00      	cmp	r3, #0
 8007798:	f000 80a6 	beq.w	80078e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800779c:	2300      	movs	r3, #0
 800779e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80077a0:	4b84      	ldr	r3, [pc, #528]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80077a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d101      	bne.n	80077b0 <HAL_RCC_OscConfig+0x2b4>
 80077ac:	2301      	movs	r3, #1
 80077ae:	e000      	b.n	80077b2 <HAL_RCC_OscConfig+0x2b6>
 80077b0:	2300      	movs	r3, #0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00d      	beq.n	80077d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077b6:	4b7f      	ldr	r3, [pc, #508]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80077b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ba:	4a7e      	ldr	r2, [pc, #504]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80077bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80077c2:	4b7c      	ldr	r3, [pc, #496]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80077c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077ca:	60fb      	str	r3, [r7, #12]
 80077cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80077ce:	2301      	movs	r3, #1
 80077d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077d2:	4b79      	ldr	r3, [pc, #484]	@ (80079b8 <HAL_RCC_OscConfig+0x4bc>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d118      	bne.n	8007810 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077de:	4b76      	ldr	r3, [pc, #472]	@ (80079b8 <HAL_RCC_OscConfig+0x4bc>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a75      	ldr	r2, [pc, #468]	@ (80079b8 <HAL_RCC_OscConfig+0x4bc>)
 80077e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077ea:	f7fd fc9d 	bl	8005128 <HAL_GetTick>
 80077ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077f0:	e008      	b.n	8007804 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077f2:	f7fd fc99 	bl	8005128 <HAL_GetTick>
 80077f6:	4602      	mov	r2, r0
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	2b02      	cmp	r3, #2
 80077fe:	d901      	bls.n	8007804 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e183      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007804:	4b6c      	ldr	r3, [pc, #432]	@ (80079b8 <HAL_RCC_OscConfig+0x4bc>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800780c:	2b00      	cmp	r3, #0
 800780e:	d0f0      	beq.n	80077f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	2b01      	cmp	r3, #1
 8007816:	d108      	bne.n	800782a <HAL_RCC_OscConfig+0x32e>
 8007818:	4b66      	ldr	r3, [pc, #408]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800781a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800781e:	4a65      	ldr	r2, [pc, #404]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007820:	f043 0301 	orr.w	r3, r3, #1
 8007824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007828:	e024      	b.n	8007874 <HAL_RCC_OscConfig+0x378>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	2b05      	cmp	r3, #5
 8007830:	d110      	bne.n	8007854 <HAL_RCC_OscConfig+0x358>
 8007832:	4b60      	ldr	r3, [pc, #384]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007838:	4a5e      	ldr	r2, [pc, #376]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800783a:	f043 0304 	orr.w	r3, r3, #4
 800783e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007842:	4b5c      	ldr	r3, [pc, #368]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007848:	4a5a      	ldr	r2, [pc, #360]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800784a:	f043 0301 	orr.w	r3, r3, #1
 800784e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007852:	e00f      	b.n	8007874 <HAL_RCC_OscConfig+0x378>
 8007854:	4b57      	ldr	r3, [pc, #348]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800785a:	4a56      	ldr	r2, [pc, #344]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800785c:	f023 0301 	bic.w	r3, r3, #1
 8007860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007864:	4b53      	ldr	r3, [pc, #332]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800786a:	4a52      	ldr	r2, [pc, #328]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800786c:	f023 0304 	bic.w	r3, r3, #4
 8007870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d016      	beq.n	80078aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800787c:	f7fd fc54 	bl	8005128 <HAL_GetTick>
 8007880:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007882:	e00a      	b.n	800789a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007884:	f7fd fc50 	bl	8005128 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007892:	4293      	cmp	r3, r2
 8007894:	d901      	bls.n	800789a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e138      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800789a:	4b46      	ldr	r3, [pc, #280]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800789c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a0:	f003 0302 	and.w	r3, r3, #2
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d0ed      	beq.n	8007884 <HAL_RCC_OscConfig+0x388>
 80078a8:	e015      	b.n	80078d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078aa:	f7fd fc3d 	bl	8005128 <HAL_GetTick>
 80078ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078b0:	e00a      	b.n	80078c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078b2:	f7fd fc39 	bl	8005128 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d901      	bls.n	80078c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e121      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078c8:	4b3a      	ldr	r3, [pc, #232]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80078ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1ed      	bne.n	80078b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80078d6:	7ffb      	ldrb	r3, [r7, #31]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d105      	bne.n	80078e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078dc:	4b35      	ldr	r3, [pc, #212]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80078de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e0:	4a34      	ldr	r2, [pc, #208]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80078e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0320 	and.w	r3, r3, #32
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d03c      	beq.n	800796e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d01c      	beq.n	8007936 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80078fc:	4b2d      	ldr	r3, [pc, #180]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 80078fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007902:	4a2c      	ldr	r2, [pc, #176]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007904:	f043 0301 	orr.w	r3, r3, #1
 8007908:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800790c:	f7fd fc0c 	bl	8005128 <HAL_GetTick>
 8007910:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007912:	e008      	b.n	8007926 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007914:	f7fd fc08 	bl	8005128 <HAL_GetTick>
 8007918:	4602      	mov	r2, r0
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	1ad3      	subs	r3, r2, r3
 800791e:	2b02      	cmp	r3, #2
 8007920:	d901      	bls.n	8007926 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	e0f2      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007926:	4b23      	ldr	r3, [pc, #140]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007928:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800792c:	f003 0302 	and.w	r3, r3, #2
 8007930:	2b00      	cmp	r3, #0
 8007932:	d0ef      	beq.n	8007914 <HAL_RCC_OscConfig+0x418>
 8007934:	e01b      	b.n	800796e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007936:	4b1f      	ldr	r3, [pc, #124]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007938:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800793c:	4a1d      	ldr	r2, [pc, #116]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800793e:	f023 0301 	bic.w	r3, r3, #1
 8007942:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007946:	f7fd fbef 	bl	8005128 <HAL_GetTick>
 800794a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800794c:	e008      	b.n	8007960 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800794e:	f7fd fbeb 	bl	8005128 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	d901      	bls.n	8007960 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e0d5      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007960:	4b14      	ldr	r3, [pc, #80]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007962:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007966:	f003 0302 	and.w	r3, r3, #2
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1ef      	bne.n	800794e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 80c9 	beq.w	8007b0a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007978:	4b0e      	ldr	r3, [pc, #56]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f003 030c 	and.w	r3, r3, #12
 8007980:	2b0c      	cmp	r3, #12
 8007982:	f000 8083 	beq.w	8007a8c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	2b02      	cmp	r3, #2
 800798c:	d15e      	bne.n	8007a4c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800798e:	4b09      	ldr	r3, [pc, #36]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a08      	ldr	r2, [pc, #32]	@ (80079b4 <HAL_RCC_OscConfig+0x4b8>)
 8007994:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800799a:	f7fd fbc5 	bl	8005128 <HAL_GetTick>
 800799e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079a0:	e00c      	b.n	80079bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079a2:	f7fd fbc1 	bl	8005128 <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d905      	bls.n	80079bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e0ab      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
 80079b4:	40021000 	.word	0x40021000
 80079b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079bc:	4b55      	ldr	r3, [pc, #340]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1ec      	bne.n	80079a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079c8:	4b52      	ldr	r3, [pc, #328]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 80079ca:	68da      	ldr	r2, [r3, #12]
 80079cc:	4b52      	ldr	r3, [pc, #328]	@ (8007b18 <HAL_RCC_OscConfig+0x61c>)
 80079ce:	4013      	ands	r3, r2
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	6a11      	ldr	r1, [r2, #32]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079d8:	3a01      	subs	r2, #1
 80079da:	0112      	lsls	r2, r2, #4
 80079dc:	4311      	orrs	r1, r2
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079e2:	0212      	lsls	r2, r2, #8
 80079e4:	4311      	orrs	r1, r2
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80079ea:	0852      	lsrs	r2, r2, #1
 80079ec:	3a01      	subs	r2, #1
 80079ee:	0552      	lsls	r2, r2, #21
 80079f0:	4311      	orrs	r1, r2
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80079f6:	0852      	lsrs	r2, r2, #1
 80079f8:	3a01      	subs	r2, #1
 80079fa:	0652      	lsls	r2, r2, #25
 80079fc:	4311      	orrs	r1, r2
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007a02:	06d2      	lsls	r2, r2, #27
 8007a04:	430a      	orrs	r2, r1
 8007a06:	4943      	ldr	r1, [pc, #268]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a0c:	4b41      	ldr	r3, [pc, #260]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a40      	ldr	r2, [pc, #256]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a16:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a18:	4b3e      	ldr	r3, [pc, #248]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	4a3d      	ldr	r2, [pc, #244]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a24:	f7fd fb80 	bl	8005128 <HAL_GetTick>
 8007a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a2a:	e008      	b.n	8007a3e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a2c:	f7fd fb7c 	bl	8005128 <HAL_GetTick>
 8007a30:	4602      	mov	r2, r0
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d901      	bls.n	8007a3e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	e066      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a3e:	4b35      	ldr	r3, [pc, #212]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d0f0      	beq.n	8007a2c <HAL_RCC_OscConfig+0x530>
 8007a4a:	e05e      	b.n	8007b0a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a4c:	4b31      	ldr	r3, [pc, #196]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a30      	ldr	r2, [pc, #192]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a58:	f7fd fb66 	bl	8005128 <HAL_GetTick>
 8007a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a5e:	e008      	b.n	8007a72 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a60:	f7fd fb62 	bl	8005128 <HAL_GetTick>
 8007a64:	4602      	mov	r2, r0
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	1ad3      	subs	r3, r2, r3
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d901      	bls.n	8007a72 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	e04c      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a72:	4b28      	ldr	r3, [pc, #160]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1f0      	bne.n	8007a60 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007a7e:	4b25      	ldr	r3, [pc, #148]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	4924      	ldr	r1, [pc, #144]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a84:	4b25      	ldr	r3, [pc, #148]	@ (8007b1c <HAL_RCC_OscConfig+0x620>)
 8007a86:	4013      	ands	r3, r2
 8007a88:	60cb      	str	r3, [r1, #12]
 8007a8a:	e03e      	b.n	8007b0a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e039      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007a98:	4b1e      	ldr	r3, [pc, #120]	@ (8007b14 <HAL_RCC_OscConfig+0x618>)
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	f003 0203 	and.w	r2, r3, #3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a1b      	ldr	r3, [r3, #32]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d12c      	bne.n	8007b06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ab6:	3b01      	subs	r3, #1
 8007ab8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d123      	bne.n	8007b06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d11b      	bne.n	8007b06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d113      	bne.n	8007b06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ae8:	085b      	lsrs	r3, r3, #1
 8007aea:	3b01      	subs	r3, #1
 8007aec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d109      	bne.n	8007b06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007afc:	085b      	lsrs	r3, r3, #1
 8007afe:	3b01      	subs	r3, #1
 8007b00:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d001      	beq.n	8007b0a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e000      	b.n	8007b0c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007b0a:	2300      	movs	r3, #0
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3720      	adds	r7, #32
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	40021000 	.word	0x40021000
 8007b18:	019f800c 	.word	0x019f800c
 8007b1c:	feeefffc 	.word	0xfeeefffc

08007b20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e11e      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b38:	4b91      	ldr	r3, [pc, #580]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 030f 	and.w	r3, r3, #15
 8007b40:	683a      	ldr	r2, [r7, #0]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d910      	bls.n	8007b68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b46:	4b8e      	ldr	r3, [pc, #568]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f023 020f 	bic.w	r2, r3, #15
 8007b4e:	498c      	ldr	r1, [pc, #560]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b56:	4b8a      	ldr	r3, [pc, #552]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 030f 	and.w	r3, r3, #15
 8007b5e:	683a      	ldr	r2, [r7, #0]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d001      	beq.n	8007b68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e106      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0301 	and.w	r3, r3, #1
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d073      	beq.n	8007c5c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	2b03      	cmp	r3, #3
 8007b7a:	d129      	bne.n	8007bd0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b7c:	4b81      	ldr	r3, [pc, #516]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d101      	bne.n	8007b8c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e0f4      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007b8c:	f000 f9d0 	bl	8007f30 <RCC_GetSysClockFreqFromPLLSource>
 8007b90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	4a7c      	ldr	r2, [pc, #496]	@ (8007d88 <HAL_RCC_ClockConfig+0x268>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d93f      	bls.n	8007c1a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007b9a:	4b7a      	ldr	r3, [pc, #488]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d009      	beq.n	8007bba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d033      	beq.n	8007c1a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d12f      	bne.n	8007c1a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007bba:	4b72      	ldr	r3, [pc, #456]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bc2:	4a70      	ldr	r2, [pc, #448]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bc8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007bca:	2380      	movs	r3, #128	@ 0x80
 8007bcc:	617b      	str	r3, [r7, #20]
 8007bce:	e024      	b.n	8007c1a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	2b02      	cmp	r3, #2
 8007bd6:	d107      	bne.n	8007be8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007bd8:	4b6a      	ldr	r3, [pc, #424]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d109      	bne.n	8007bf8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e0c6      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007be8:	4b66      	ldr	r3, [pc, #408]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d101      	bne.n	8007bf8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e0be      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007bf8:	f000 f8ce 	bl	8007d98 <HAL_RCC_GetSysClockFreq>
 8007bfc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	4a61      	ldr	r2, [pc, #388]	@ (8007d88 <HAL_RCC_ClockConfig+0x268>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d909      	bls.n	8007c1a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c06:	4b5f      	ldr	r3, [pc, #380]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c0e:	4a5d      	ldr	r2, [pc, #372]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c14:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007c16:	2380      	movs	r3, #128	@ 0x80
 8007c18:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c1a:	4b5a      	ldr	r3, [pc, #360]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f023 0203 	bic.w	r2, r3, #3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	4957      	ldr	r1, [pc, #348]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c2c:	f7fd fa7c 	bl	8005128 <HAL_GetTick>
 8007c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c32:	e00a      	b.n	8007c4a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c34:	f7fd fa78 	bl	8005128 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e095      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c4a:	4b4e      	ldr	r3, [pc, #312]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f003 020c 	and.w	r2, r3, #12
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d1eb      	bne.n	8007c34 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0302 	and.w	r3, r3, #2
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d023      	beq.n	8007cb0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 0304 	and.w	r3, r3, #4
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d005      	beq.n	8007c80 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c74:	4b43      	ldr	r3, [pc, #268]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	4a42      	ldr	r2, [pc, #264]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c7e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0308 	and.w	r3, r3, #8
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d007      	beq.n	8007c9c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007c8c:	4b3d      	ldr	r3, [pc, #244]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007c94:	4a3b      	ldr	r2, [pc, #236]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c9a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c9c:	4b39      	ldr	r3, [pc, #228]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	4936      	ldr	r1, [pc, #216]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007caa:	4313      	orrs	r3, r2
 8007cac:	608b      	str	r3, [r1, #8]
 8007cae:	e008      	b.n	8007cc2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2b80      	cmp	r3, #128	@ 0x80
 8007cb4:	d105      	bne.n	8007cc2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007cb6:	4b33      	ldr	r3, [pc, #204]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	4a32      	ldr	r2, [pc, #200]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007cbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cc0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007cc2:	4b2f      	ldr	r3, [pc, #188]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 030f 	and.w	r3, r3, #15
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d21d      	bcs.n	8007d0c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f023 020f 	bic.w	r2, r3, #15
 8007cd8:	4929      	ldr	r1, [pc, #164]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ce0:	f7fd fa22 	bl	8005128 <HAL_GetTick>
 8007ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ce6:	e00a      	b.n	8007cfe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ce8:	f7fd fa1e 	bl	8005128 <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d901      	bls.n	8007cfe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007cfa:	2303      	movs	r3, #3
 8007cfc:	e03b      	b.n	8007d76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cfe:	4b20      	ldr	r3, [pc, #128]	@ (8007d80 <HAL_RCC_ClockConfig+0x260>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 030f 	and.w	r3, r3, #15
 8007d06:	683a      	ldr	r2, [r7, #0]
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d1ed      	bne.n	8007ce8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0304 	and.w	r3, r3, #4
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d008      	beq.n	8007d2a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d18:	4b1a      	ldr	r3, [pc, #104]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	4917      	ldr	r1, [pc, #92]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 0308 	and.w	r3, r3, #8
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d009      	beq.n	8007d4a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d36:	4b13      	ldr	r3, [pc, #76]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	490f      	ldr	r1, [pc, #60]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007d4a:	f000 f825 	bl	8007d98 <HAL_RCC_GetSysClockFreq>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	4b0c      	ldr	r3, [pc, #48]	@ (8007d84 <HAL_RCC_ClockConfig+0x264>)
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	091b      	lsrs	r3, r3, #4
 8007d56:	f003 030f 	and.w	r3, r3, #15
 8007d5a:	490c      	ldr	r1, [pc, #48]	@ (8007d8c <HAL_RCC_ClockConfig+0x26c>)
 8007d5c:	5ccb      	ldrb	r3, [r1, r3]
 8007d5e:	f003 031f 	and.w	r3, r3, #31
 8007d62:	fa22 f303 	lsr.w	r3, r2, r3
 8007d66:	4a0a      	ldr	r2, [pc, #40]	@ (8007d90 <HAL_RCC_ClockConfig+0x270>)
 8007d68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d94 <HAL_RCC_ClockConfig+0x274>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fa fae6 	bl	8002340 <HAL_InitTick>
 8007d74:	4603      	mov	r3, r0
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	40022000 	.word	0x40022000
 8007d84:	40021000 	.word	0x40021000
 8007d88:	04c4b400 	.word	0x04c4b400
 8007d8c:	080162a4 	.word	0x080162a4
 8007d90:	20000000 	.word	0x20000000
 8007d94:	20000064 	.word	0x20000064

08007d98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b087      	sub	sp, #28
 8007d9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	f003 030c 	and.w	r3, r3, #12
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d102      	bne.n	8007db0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007daa:	4b2a      	ldr	r3, [pc, #168]	@ (8007e54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007dac:	613b      	str	r3, [r7, #16]
 8007dae:	e047      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007db0:	4b27      	ldr	r3, [pc, #156]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f003 030c 	and.w	r3, r3, #12
 8007db8:	2b08      	cmp	r3, #8
 8007dba:	d102      	bne.n	8007dc2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007dbc:	4b26      	ldr	r3, [pc, #152]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	e03e      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007dc2:	4b23      	ldr	r3, [pc, #140]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f003 030c 	and.w	r3, r3, #12
 8007dca:	2b0c      	cmp	r3, #12
 8007dcc:	d136      	bne.n	8007e3c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007dce:	4b20      	ldr	r3, [pc, #128]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	f003 0303 	and.w	r3, r3, #3
 8007dd6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	091b      	lsrs	r3, r3, #4
 8007dde:	f003 030f 	and.w	r3, r3, #15
 8007de2:	3301      	adds	r3, #1
 8007de4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2b03      	cmp	r3, #3
 8007dea:	d10c      	bne.n	8007e06 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007dec:	4a1a      	ldr	r2, [pc, #104]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df4:	4a16      	ldr	r2, [pc, #88]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007df6:	68d2      	ldr	r2, [r2, #12]
 8007df8:	0a12      	lsrs	r2, r2, #8
 8007dfa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007dfe:	fb02 f303 	mul.w	r3, r2, r3
 8007e02:	617b      	str	r3, [r7, #20]
      break;
 8007e04:	e00c      	b.n	8007e20 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e06:	4a13      	ldr	r2, [pc, #76]	@ (8007e54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e0e:	4a10      	ldr	r2, [pc, #64]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e10:	68d2      	ldr	r2, [r2, #12]
 8007e12:	0a12      	lsrs	r2, r2, #8
 8007e14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007e18:	fb02 f303 	mul.w	r3, r2, r3
 8007e1c:	617b      	str	r3, [r7, #20]
      break;
 8007e1e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007e20:	4b0b      	ldr	r3, [pc, #44]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	0e5b      	lsrs	r3, r3, #25
 8007e26:	f003 0303 	and.w	r3, r3, #3
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	005b      	lsls	r3, r3, #1
 8007e2e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e38:	613b      	str	r3, [r7, #16]
 8007e3a:	e001      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007e40:	693b      	ldr	r3, [r7, #16]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	371c      	adds	r7, #28
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40021000 	.word	0x40021000
 8007e54:	00f42400 	.word	0x00f42400
 8007e58:	007a1200 	.word	0x007a1200

08007e5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e60:	4b03      	ldr	r3, [pc, #12]	@ (8007e70 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e62:	681b      	ldr	r3, [r3, #0]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	20000000 	.word	0x20000000

08007e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007e78:	f7ff fff0 	bl	8007e5c <HAL_RCC_GetHCLKFreq>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	4b06      	ldr	r3, [pc, #24]	@ (8007e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	0a1b      	lsrs	r3, r3, #8
 8007e84:	f003 0307 	and.w	r3, r3, #7
 8007e88:	4904      	ldr	r1, [pc, #16]	@ (8007e9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e8a:	5ccb      	ldrb	r3, [r1, r3]
 8007e8c:	f003 031f 	and.w	r3, r3, #31
 8007e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	40021000 	.word	0x40021000
 8007e9c:	080162b4 	.word	0x080162b4

08007ea0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007ea4:	f7ff ffda 	bl	8007e5c <HAL_RCC_GetHCLKFreq>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	4b06      	ldr	r3, [pc, #24]	@ (8007ec4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	0adb      	lsrs	r3, r3, #11
 8007eb0:	f003 0307 	and.w	r3, r3, #7
 8007eb4:	4904      	ldr	r1, [pc, #16]	@ (8007ec8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007eb6:	5ccb      	ldrb	r3, [r1, r3]
 8007eb8:	f003 031f 	and.w	r3, r3, #31
 8007ebc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	40021000 	.word	0x40021000
 8007ec8:	080162b4 	.word	0x080162b4

08007ecc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	220f      	movs	r2, #15
 8007eda:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007edc:	4b12      	ldr	r3, [pc, #72]	@ (8007f28 <HAL_RCC_GetClockConfig+0x5c>)
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f003 0203 	and.w	r2, r3, #3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8007f28 <HAL_RCC_GetClockConfig+0x5c>)
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8007f28 <HAL_RCC_GetClockConfig+0x5c>)
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007f00:	4b09      	ldr	r3, [pc, #36]	@ (8007f28 <HAL_RCC_GetClockConfig+0x5c>)
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	08db      	lsrs	r3, r3, #3
 8007f06:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007f0e:	4b07      	ldr	r3, [pc, #28]	@ (8007f2c <HAL_RCC_GetClockConfig+0x60>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 020f 	and.w	r2, r3, #15
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	601a      	str	r2, [r3, #0]
}
 8007f1a:	bf00      	nop
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	40021000 	.word	0x40021000
 8007f2c:	40022000 	.word	0x40022000

08007f30 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b087      	sub	sp, #28
 8007f34:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f36:	4b1e      	ldr	r3, [pc, #120]	@ (8007fb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	f003 0303 	and.w	r3, r3, #3
 8007f3e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f40:	4b1b      	ldr	r3, [pc, #108]	@ (8007fb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	091b      	lsrs	r3, r3, #4
 8007f46:	f003 030f 	and.w	r3, r3, #15
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	2b03      	cmp	r3, #3
 8007f52:	d10c      	bne.n	8007f6e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f54:	4a17      	ldr	r2, [pc, #92]	@ (8007fb4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f5c:	4a14      	ldr	r2, [pc, #80]	@ (8007fb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f5e:	68d2      	ldr	r2, [r2, #12]
 8007f60:	0a12      	lsrs	r2, r2, #8
 8007f62:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f66:	fb02 f303 	mul.w	r3, r2, r3
 8007f6a:	617b      	str	r3, [r7, #20]
    break;
 8007f6c:	e00c      	b.n	8007f88 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f6e:	4a12      	ldr	r2, [pc, #72]	@ (8007fb8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f76:	4a0e      	ldr	r2, [pc, #56]	@ (8007fb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f78:	68d2      	ldr	r2, [r2, #12]
 8007f7a:	0a12      	lsrs	r2, r2, #8
 8007f7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f80:	fb02 f303 	mul.w	r3, r2, r3
 8007f84:	617b      	str	r3, [r7, #20]
    break;
 8007f86:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f88:	4b09      	ldr	r3, [pc, #36]	@ (8007fb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	0e5b      	lsrs	r3, r3, #25
 8007f8e:	f003 0303 	and.w	r3, r3, #3
 8007f92:	3301      	adds	r3, #1
 8007f94:	005b      	lsls	r3, r3, #1
 8007f96:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007fa2:	687b      	ldr	r3, [r7, #4]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	371c      	adds	r7, #28
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	40021000 	.word	0x40021000
 8007fb4:	007a1200 	.word	0x007a1200
 8007fb8:	00f42400 	.word	0x00f42400

08007fbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b086      	sub	sp, #24
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007fc8:	2300      	movs	r3, #0
 8007fca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8098 	beq.w	800810a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007fde:	4b43      	ldr	r3, [pc, #268]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10d      	bne.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fea:	4b40      	ldr	r3, [pc, #256]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fee:	4a3f      	ldr	r2, [pc, #252]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ffe:	60bb      	str	r3, [r7, #8]
 8008000:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008002:	2301      	movs	r3, #1
 8008004:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008006:	4b3a      	ldr	r3, [pc, #232]	@ (80080f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a39      	ldr	r2, [pc, #228]	@ (80080f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800800c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008010:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008012:	f7fd f889 	bl	8005128 <HAL_GetTick>
 8008016:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008018:	e009      	b.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800801a:	f7fd f885 	bl	8005128 <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	2b02      	cmp	r3, #2
 8008026:	d902      	bls.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	74fb      	strb	r3, [r7, #19]
        break;
 800802c:	e005      	b.n	800803a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800802e:	4b30      	ldr	r3, [pc, #192]	@ (80080f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008036:	2b00      	cmp	r3, #0
 8008038:	d0ef      	beq.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800803a:	7cfb      	ldrb	r3, [r7, #19]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d159      	bne.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008040:	4b2a      	ldr	r3, [pc, #168]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008046:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800804a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d01e      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	429a      	cmp	r2, r3
 800805a:	d019      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800805c:	4b23      	ldr	r3, [pc, #140]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800805e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008066:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008068:	4b20      	ldr	r3, [pc, #128]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800806a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800806e:	4a1f      	ldr	r2, [pc, #124]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008078:	4b1c      	ldr	r3, [pc, #112]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800807a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800807e:	4a1b      	ldr	r2, [pc, #108]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008080:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008088:	4a18      	ldr	r2, [pc, #96]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b00      	cmp	r3, #0
 8008098:	d016      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800809a:	f7fd f845 	bl	8005128 <HAL_GetTick>
 800809e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080a0:	e00b      	b.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080a2:	f7fd f841 	bl	8005128 <HAL_GetTick>
 80080a6:	4602      	mov	r2, r0
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d902      	bls.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80080b4:	2303      	movs	r3, #3
 80080b6:	74fb      	strb	r3, [r7, #19]
            break;
 80080b8:	e006      	b.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080ba:	4b0c      	ldr	r3, [pc, #48]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d0ec      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80080c8:	7cfb      	ldrb	r3, [r7, #19]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10b      	bne.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80080ce:	4b07      	ldr	r3, [pc, #28]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080dc:	4903      	ldr	r1, [pc, #12]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080de:	4313      	orrs	r3, r2
 80080e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80080e4:	e008      	b.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80080e6:	7cfb      	ldrb	r3, [r7, #19]
 80080e8:	74bb      	strb	r3, [r7, #18]
 80080ea:	e005      	b.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80080ec:	40021000 	.word	0x40021000
 80080f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080f4:	7cfb      	ldrb	r3, [r7, #19]
 80080f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80080f8:	7c7b      	ldrb	r3, [r7, #17]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d105      	bne.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080fe:	4ba7      	ldr	r3, [pc, #668]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008102:	4aa6      	ldr	r2, [pc, #664]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008104:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008108:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0301 	and.w	r3, r3, #1
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00a      	beq.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008116:	4ba1      	ldr	r3, [pc, #644]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800811c:	f023 0203 	bic.w	r2, r3, #3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	499d      	ldr	r1, [pc, #628]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008126:	4313      	orrs	r3, r2
 8008128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0302 	and.w	r3, r3, #2
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00a      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008138:	4b98      	ldr	r3, [pc, #608]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800813a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813e:	f023 020c 	bic.w	r2, r3, #12
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	4995      	ldr	r1, [pc, #596]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008148:	4313      	orrs	r3, r2
 800814a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f003 0304 	and.w	r3, r3, #4
 8008156:	2b00      	cmp	r3, #0
 8008158:	d00a      	beq.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800815a:	4b90      	ldr	r3, [pc, #576]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800815c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008160:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	498c      	ldr	r1, [pc, #560]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800816a:	4313      	orrs	r3, r2
 800816c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0308 	and.w	r3, r3, #8
 8008178:	2b00      	cmp	r3, #0
 800817a:	d00a      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800817c:	4b87      	ldr	r3, [pc, #540]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800817e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008182:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	4984      	ldr	r1, [pc, #528]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800818c:	4313      	orrs	r3, r2
 800818e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 0310 	and.w	r3, r3, #16
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00a      	beq.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800819e:	4b7f      	ldr	r3, [pc, #508]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	695b      	ldr	r3, [r3, #20]
 80081ac:	497b      	ldr	r1, [pc, #492]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081ae:	4313      	orrs	r3, r2
 80081b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 0320 	and.w	r3, r3, #32
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00a      	beq.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80081c0:	4b76      	ldr	r3, [pc, #472]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	699b      	ldr	r3, [r3, #24]
 80081ce:	4973      	ldr	r1, [pc, #460]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00a      	beq.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081e2:	4b6e      	ldr	r3, [pc, #440]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	69db      	ldr	r3, [r3, #28]
 80081f0:	496a      	ldr	r1, [pc, #424]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081f2:	4313      	orrs	r3, r2
 80081f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00a      	beq.n	800821a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008204:	4b65      	ldr	r3, [pc, #404]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800820a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a1b      	ldr	r3, [r3, #32]
 8008212:	4962      	ldr	r1, [pc, #392]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008214:	4313      	orrs	r3, r2
 8008216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008222:	2b00      	cmp	r3, #0
 8008224:	d00a      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008226:	4b5d      	ldr	r3, [pc, #372]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800822c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	4959      	ldr	r1, [pc, #356]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008236:	4313      	orrs	r3, r2
 8008238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00a      	beq.n	800825e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008248:	4b54      	ldr	r3, [pc, #336]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800824a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800824e:	f023 0203 	bic.w	r2, r3, #3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008256:	4951      	ldr	r1, [pc, #324]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008258:	4313      	orrs	r3, r2
 800825a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00a      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800826a:	4b4c      	ldr	r3, [pc, #304]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800826c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008270:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008278:	4948      	ldr	r1, [pc, #288]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800827a:	4313      	orrs	r3, r2
 800827c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008288:	2b00      	cmp	r3, #0
 800828a:	d015      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800828c:	4b43      	ldr	r3, [pc, #268]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800828e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008292:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800829a:	4940      	ldr	r1, [pc, #256]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800829c:	4313      	orrs	r3, r2
 800829e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082aa:	d105      	bne.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082ac:	4b3b      	ldr	r3, [pc, #236]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	4a3a      	ldr	r2, [pc, #232]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082b6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d015      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80082c4:	4b35      	ldr	r3, [pc, #212]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082d2:	4932      	ldr	r1, [pc, #200]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082d4:	4313      	orrs	r3, r2
 80082d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80082e2:	d105      	bne.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082e4:	4b2d      	ldr	r3, [pc, #180]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	4a2c      	ldr	r2, [pc, #176]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082ee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d015      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80082fc:	4b27      	ldr	r3, [pc, #156]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008302:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830a:	4924      	ldr	r1, [pc, #144]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800830c:	4313      	orrs	r3, r2
 800830e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008316:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800831a:	d105      	bne.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800831c:	4b1f      	ldr	r3, [pc, #124]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	4a1e      	ldr	r2, [pc, #120]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008326:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d015      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008334:	4b19      	ldr	r3, [pc, #100]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800833a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008342:	4916      	ldr	r1, [pc, #88]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008344:	4313      	orrs	r3, r2
 8008346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800834e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008352:	d105      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008354:	4b11      	ldr	r3, [pc, #68]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	4a10      	ldr	r2, [pc, #64]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800835a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800835e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d019      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800836c:	4b0b      	ldr	r3, [pc, #44]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800836e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008372:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837a:	4908      	ldr	r1, [pc, #32]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800837c:	4313      	orrs	r3, r2
 800837e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800838a:	d109      	bne.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800838c:	4b03      	ldr	r3, [pc, #12]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	4a02      	ldr	r2, [pc, #8]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008396:	60d3      	str	r3, [r2, #12]
 8008398:	e002      	b.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800839a:	bf00      	nop
 800839c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d015      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80083ac:	4b29      	ldr	r3, [pc, #164]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ba:	4926      	ldr	r1, [pc, #152]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083bc:	4313      	orrs	r3, r2
 80083be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083ca:	d105      	bne.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80083cc:	4b21      	ldr	r3, [pc, #132]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	4a20      	ldr	r2, [pc, #128]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083d6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d015      	beq.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80083e4:	4b1b      	ldr	r3, [pc, #108]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ea:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083f2:	4918      	ldr	r1, [pc, #96]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008402:	d105      	bne.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008404:	4b13      	ldr	r3, [pc, #76]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	4a12      	ldr	r2, [pc, #72]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800840a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800840e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d015      	beq.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800841c:	4b0d      	ldr	r3, [pc, #52]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800841e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008422:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800842a:	490a      	ldr	r1, [pc, #40]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800842c:	4313      	orrs	r3, r2
 800842e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008436:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800843a:	d105      	bne.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800843c:	4b05      	ldr	r3, [pc, #20]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	4a04      	ldr	r2, [pc, #16]	@ (8008454 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008446:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008448:	7cbb      	ldrb	r3, [r7, #18]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3718      	adds	r7, #24
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	40021000 	.word	0x40021000

08008458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d101      	bne.n	800846a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e049      	b.n	80084fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008470:	b2db      	uxtb	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d106      	bne.n	8008484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f841 	bl	8008506 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	3304      	adds	r3, #4
 8008494:	4619      	mov	r1, r3
 8008496:	4610      	mov	r0, r2
 8008498:	f000 fb64 	bl	8008b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3708      	adds	r7, #8
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008506:	b480      	push	{r7}
 8008508:	b083      	sub	sp, #12
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800850e:	bf00      	nop
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr
	...

0800851c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800852a:	b2db      	uxtb	r3, r3
 800852c:	2b01      	cmp	r3, #1
 800852e:	d001      	beq.n	8008534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008530:	2301      	movs	r3, #1
 8008532:	e054      	b.n	80085de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2202      	movs	r2, #2
 8008538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68da      	ldr	r2, [r3, #12]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f042 0201 	orr.w	r2, r2, #1
 800854a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a26      	ldr	r2, [pc, #152]	@ (80085ec <HAL_TIM_Base_Start_IT+0xd0>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d022      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800855e:	d01d      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a22      	ldr	r2, [pc, #136]	@ (80085f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d018      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a21      	ldr	r2, [pc, #132]	@ (80085f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d013      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a1f      	ldr	r2, [pc, #124]	@ (80085f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d00e      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a1e      	ldr	r2, [pc, #120]	@ (80085fc <HAL_TIM_Base_Start_IT+0xe0>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d009      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a1c      	ldr	r2, [pc, #112]	@ (8008600 <HAL_TIM_Base_Start_IT+0xe4>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d004      	beq.n	800859c <HAL_TIM_Base_Start_IT+0x80>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a1b      	ldr	r2, [pc, #108]	@ (8008604 <HAL_TIM_Base_Start_IT+0xe8>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d115      	bne.n	80085c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689a      	ldr	r2, [r3, #8]
 80085a2:	4b19      	ldr	r3, [pc, #100]	@ (8008608 <HAL_TIM_Base_Start_IT+0xec>)
 80085a4:	4013      	ands	r3, r2
 80085a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2b06      	cmp	r3, #6
 80085ac:	d015      	beq.n	80085da <HAL_TIM_Base_Start_IT+0xbe>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085b4:	d011      	beq.n	80085da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f042 0201 	orr.w	r2, r2, #1
 80085c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085c6:	e008      	b.n	80085da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f042 0201 	orr.w	r2, r2, #1
 80085d6:	601a      	str	r2, [r3, #0]
 80085d8:	e000      	b.n	80085dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3714      	adds	r7, #20
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr
 80085ea:	bf00      	nop
 80085ec:	40012c00 	.word	0x40012c00
 80085f0:	40000400 	.word	0x40000400
 80085f4:	40000800 	.word	0x40000800
 80085f8:	40000c00 	.word	0x40000c00
 80085fc:	40013400 	.word	0x40013400
 8008600:	40014000 	.word	0x40014000
 8008604:	40015000 	.word	0x40015000
 8008608:	00010007 	.word	0x00010007

0800860c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e097      	b.n	8008750 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008626:	b2db      	uxtb	r3, r3
 8008628:	2b00      	cmp	r3, #0
 800862a:	d106      	bne.n	800863a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f7fa f983 	bl	8002940 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2202      	movs	r2, #2
 800863e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	6812      	ldr	r2, [r2, #0]
 800864c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8008650:	f023 0307 	bic.w	r3, r3, #7
 8008654:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	3304      	adds	r3, #4
 800865e:	4619      	mov	r1, r3
 8008660:	4610      	mov	r0, r2
 8008662:	f000 fa7f 	bl	8008b64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6a1b      	ldr	r3, [r3, #32]
 800867c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	4313      	orrs	r3, r2
 8008686:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800868e:	f023 0303 	bic.w	r3, r3, #3
 8008692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	689a      	ldr	r2, [r3, #8]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	021b      	lsls	r3, r3, #8
 800869e:	4313      	orrs	r3, r2
 80086a0:	693a      	ldr	r2, [r7, #16]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80086ac:	f023 030c 	bic.w	r3, r3, #12
 80086b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80086b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	68da      	ldr	r2, [r3, #12]
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	69db      	ldr	r3, [r3, #28]
 80086c6:	021b      	lsls	r3, r3, #8
 80086c8:	4313      	orrs	r3, r2
 80086ca:	693a      	ldr	r2, [r7, #16]
 80086cc:	4313      	orrs	r3, r2
 80086ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	691b      	ldr	r3, [r3, #16]
 80086d4:	011a      	lsls	r2, r3, #4
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	031b      	lsls	r3, r3, #12
 80086dc:	4313      	orrs	r3, r2
 80086de:	693a      	ldr	r2, [r7, #16]
 80086e0:	4313      	orrs	r3, r2
 80086e2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80086ea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80086f2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	685a      	ldr	r2, [r3, #4]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	011b      	lsls	r3, r3, #4
 80086fe:	4313      	orrs	r3, r2
 8008700:	68fa      	ldr	r2, [r7, #12]
 8008702:	4313      	orrs	r3, r2
 8008704:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	693a      	ldr	r2, [r7, #16]
 8008714:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68fa      	ldr	r2, [r7, #12]
 800871c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2201      	movs	r2, #1
 8008722:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2201      	movs	r2, #1
 800873a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800874e:	2300      	movs	r3, #0
}
 8008750:	4618      	mov	r0, r3
 8008752:	3718      	adds	r7, #24
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008768:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008770:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008778:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008780:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d110      	bne.n	80087aa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008788:	7bfb      	ldrb	r3, [r7, #15]
 800878a:	2b01      	cmp	r3, #1
 800878c:	d102      	bne.n	8008794 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800878e:	7b7b      	ldrb	r3, [r7, #13]
 8008790:	2b01      	cmp	r3, #1
 8008792:	d001      	beq.n	8008798 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	e069      	b.n	800886c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2202      	movs	r2, #2
 800879c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2202      	movs	r2, #2
 80087a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087a8:	e031      	b.n	800880e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2b04      	cmp	r3, #4
 80087ae:	d110      	bne.n	80087d2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80087b0:	7bbb      	ldrb	r3, [r7, #14]
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d102      	bne.n	80087bc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80087b6:	7b3b      	ldrb	r3, [r7, #12]
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d001      	beq.n	80087c0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e055      	b.n	800886c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2202      	movs	r2, #2
 80087c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2202      	movs	r2, #2
 80087cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087d0:	e01d      	b.n	800880e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d108      	bne.n	80087ea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80087d8:	7bbb      	ldrb	r3, [r7, #14]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d105      	bne.n	80087ea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087de:	7b7b      	ldrb	r3, [r7, #13]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d102      	bne.n	80087ea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80087e4:	7b3b      	ldrb	r3, [r7, #12]
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d001      	beq.n	80087ee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e03e      	b.n	800886c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2202      	movs	r2, #2
 80087f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2202      	movs	r2, #2
 80087fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2202      	movs	r2, #2
 8008802:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2202      	movs	r2, #2
 800880a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d003      	beq.n	800881c <HAL_TIM_Encoder_Start+0xc4>
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	2b04      	cmp	r3, #4
 8008818:	d008      	beq.n	800882c <HAL_TIM_Encoder_Start+0xd4>
 800881a:	e00f      	b.n	800883c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2201      	movs	r2, #1
 8008822:	2100      	movs	r1, #0
 8008824:	4618      	mov	r0, r3
 8008826:	f000 fa51 	bl	8008ccc <TIM_CCxChannelCmd>
      break;
 800882a:	e016      	b.n	800885a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2201      	movs	r2, #1
 8008832:	2104      	movs	r1, #4
 8008834:	4618      	mov	r0, r3
 8008836:	f000 fa49 	bl	8008ccc <TIM_CCxChannelCmd>
      break;
 800883a:	e00e      	b.n	800885a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2201      	movs	r2, #1
 8008842:	2100      	movs	r1, #0
 8008844:	4618      	mov	r0, r3
 8008846:	f000 fa41 	bl	8008ccc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	2201      	movs	r2, #1
 8008850:	2104      	movs	r1, #4
 8008852:	4618      	mov	r0, r3
 8008854:	f000 fa3a 	bl	8008ccc <TIM_CCxChannelCmd>
      break;
 8008858:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f042 0201 	orr.w	r2, r2, #1
 8008868:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b084      	sub	sp, #16
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	f003 0302 	and.w	r3, r3, #2
 8008892:	2b00      	cmp	r3, #0
 8008894:	d020      	beq.n	80088d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f003 0302 	and.w	r3, r3, #2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d01b      	beq.n	80088d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f06f 0202 	mvn.w	r2, #2
 80088a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2201      	movs	r2, #1
 80088ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	f003 0303 	and.w	r3, r3, #3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f931 	bl	8008b26 <HAL_TIM_IC_CaptureCallback>
 80088c4:	e005      	b.n	80088d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 f923 	bl	8008b12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 f934 	bl	8008b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	f003 0304 	and.w	r3, r3, #4
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d020      	beq.n	8008924 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f003 0304 	and.w	r3, r3, #4
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d01b      	beq.n	8008924 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f06f 0204 	mvn.w	r2, #4
 80088f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2202      	movs	r2, #2
 80088fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008906:	2b00      	cmp	r3, #0
 8008908:	d003      	beq.n	8008912 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f90b 	bl	8008b26 <HAL_TIM_IC_CaptureCallback>
 8008910:	e005      	b.n	800891e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 f8fd 	bl	8008b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f90e 	bl	8008b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2200      	movs	r2, #0
 8008922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	f003 0308 	and.w	r3, r3, #8
 800892a:	2b00      	cmp	r3, #0
 800892c:	d020      	beq.n	8008970 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f003 0308 	and.w	r3, r3, #8
 8008934:	2b00      	cmp	r3, #0
 8008936:	d01b      	beq.n	8008970 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f06f 0208 	mvn.w	r2, #8
 8008940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2204      	movs	r2, #4
 8008946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	f003 0303 	and.w	r3, r3, #3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f8e5 	bl	8008b26 <HAL_TIM_IC_CaptureCallback>
 800895c:	e005      	b.n	800896a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f8d7 	bl	8008b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f8e8 	bl	8008b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f003 0310 	and.w	r3, r3, #16
 8008976:	2b00      	cmp	r3, #0
 8008978:	d020      	beq.n	80089bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f003 0310 	and.w	r3, r3, #16
 8008980:	2b00      	cmp	r3, #0
 8008982:	d01b      	beq.n	80089bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f06f 0210 	mvn.w	r2, #16
 800898c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2208      	movs	r2, #8
 8008992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	69db      	ldr	r3, [r3, #28]
 800899a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d003      	beq.n	80089aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f8bf 	bl	8008b26 <HAL_TIM_IC_CaptureCallback>
 80089a8:	e005      	b.n	80089b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 f8b1 	bl	8008b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 f8c2 	bl	8008b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2200      	movs	r2, #0
 80089ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00c      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f003 0301 	and.w	r3, r3, #1
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d007      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f06f 0201 	mvn.w	r2, #1
 80089d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f7f9 fc6e 	bl	80022bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d104      	bne.n	80089f4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d00c      	beq.n	8008a0e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d007      	beq.n	8008a0e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fa25 	bl	8008e58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00c      	beq.n	8008a32 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d007      	beq.n	8008a32 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 fa1d 	bl	8008e6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d00c      	beq.n	8008a56 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d007      	beq.n	8008a56 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 f87c 	bl	8008b4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	f003 0320 	and.w	r3, r3, #32
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00c      	beq.n	8008a7a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f003 0320 	and.w	r3, r3, #32
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d007      	beq.n	8008a7a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f06f 0220 	mvn.w	r2, #32
 8008a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 f9e5 	bl	8008e44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d00c      	beq.n	8008a9e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d007      	beq.n	8008a9e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 f9f1 	bl	8008e80 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d00c      	beq.n	8008ac2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d007      	beq.n	8008ac2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 f9e9 	bl	8008e94 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00c      	beq.n	8008ae6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d007      	beq.n	8008ae6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f000 f9e1 	bl	8008ea8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d00c      	beq.n	8008b0a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d007      	beq.n	8008b0a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f9d9 	bl	8008ebc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b0a:	bf00      	nop
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b12:	b480      	push	{r7}
 8008b14:	b083      	sub	sp, #12
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b1a:	bf00      	nop
 8008b1c:	370c      	adds	r7, #12
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b26:	b480      	push	{r7}
 8008b28:	b083      	sub	sp, #12
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b2e:	bf00      	nop
 8008b30:	370c      	adds	r7, #12
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr

08008b3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b3a:	b480      	push	{r7}
 8008b3c:	b083      	sub	sp, #12
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b42:	bf00      	nop
 8008b44:	370c      	adds	r7, #12
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr

08008b4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b4e:	b480      	push	{r7}
 8008b50:	b083      	sub	sp, #12
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b56:	bf00      	nop
 8008b58:	370c      	adds	r7, #12
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
	...

08008b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a4c      	ldr	r2, [pc, #304]	@ (8008ca8 <TIM_Base_SetConfig+0x144>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d017      	beq.n	8008bac <TIM_Base_SetConfig+0x48>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b82:	d013      	beq.n	8008bac <TIM_Base_SetConfig+0x48>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	4a49      	ldr	r2, [pc, #292]	@ (8008cac <TIM_Base_SetConfig+0x148>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d00f      	beq.n	8008bac <TIM_Base_SetConfig+0x48>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a48      	ldr	r2, [pc, #288]	@ (8008cb0 <TIM_Base_SetConfig+0x14c>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d00b      	beq.n	8008bac <TIM_Base_SetConfig+0x48>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4a47      	ldr	r2, [pc, #284]	@ (8008cb4 <TIM_Base_SetConfig+0x150>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d007      	beq.n	8008bac <TIM_Base_SetConfig+0x48>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a46      	ldr	r2, [pc, #280]	@ (8008cb8 <TIM_Base_SetConfig+0x154>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d003      	beq.n	8008bac <TIM_Base_SetConfig+0x48>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a45      	ldr	r2, [pc, #276]	@ (8008cbc <TIM_Base_SetConfig+0x158>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d108      	bne.n	8008bbe <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a39      	ldr	r2, [pc, #228]	@ (8008ca8 <TIM_Base_SetConfig+0x144>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d023      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bcc:	d01f      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a36      	ldr	r2, [pc, #216]	@ (8008cac <TIM_Base_SetConfig+0x148>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d01b      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a35      	ldr	r2, [pc, #212]	@ (8008cb0 <TIM_Base_SetConfig+0x14c>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d017      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a34      	ldr	r2, [pc, #208]	@ (8008cb4 <TIM_Base_SetConfig+0x150>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d013      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a33      	ldr	r2, [pc, #204]	@ (8008cb8 <TIM_Base_SetConfig+0x154>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d00f      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a33      	ldr	r2, [pc, #204]	@ (8008cc0 <TIM_Base_SetConfig+0x15c>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d00b      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a32      	ldr	r2, [pc, #200]	@ (8008cc4 <TIM_Base_SetConfig+0x160>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d007      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a31      	ldr	r2, [pc, #196]	@ (8008cc8 <TIM_Base_SetConfig+0x164>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d003      	beq.n	8008c0e <TIM_Base_SetConfig+0xaa>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a2c      	ldr	r2, [pc, #176]	@ (8008cbc <TIM_Base_SetConfig+0x158>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d108      	bne.n	8008c20 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	689a      	ldr	r2, [r3, #8]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a18      	ldr	r2, [pc, #96]	@ (8008ca8 <TIM_Base_SetConfig+0x144>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d013      	beq.n	8008c74 <TIM_Base_SetConfig+0x110>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8008cb8 <TIM_Base_SetConfig+0x154>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d00f      	beq.n	8008c74 <TIM_Base_SetConfig+0x110>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a1a      	ldr	r2, [pc, #104]	@ (8008cc0 <TIM_Base_SetConfig+0x15c>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d00b      	beq.n	8008c74 <TIM_Base_SetConfig+0x110>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	4a19      	ldr	r2, [pc, #100]	@ (8008cc4 <TIM_Base_SetConfig+0x160>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d007      	beq.n	8008c74 <TIM_Base_SetConfig+0x110>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a18      	ldr	r2, [pc, #96]	@ (8008cc8 <TIM_Base_SetConfig+0x164>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d003      	beq.n	8008c74 <TIM_Base_SetConfig+0x110>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a13      	ldr	r2, [pc, #76]	@ (8008cbc <TIM_Base_SetConfig+0x158>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d103      	bne.n	8008c7c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	691a      	ldr	r2, [r3, #16]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	f003 0301 	and.w	r3, r3, #1
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d105      	bne.n	8008c9a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	691b      	ldr	r3, [r3, #16]
 8008c92:	f023 0201 	bic.w	r2, r3, #1
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	611a      	str	r2, [r3, #16]
  }
}
 8008c9a:	bf00      	nop
 8008c9c:	3714      	adds	r7, #20
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	40012c00 	.word	0x40012c00
 8008cac:	40000400 	.word	0x40000400
 8008cb0:	40000800 	.word	0x40000800
 8008cb4:	40000c00 	.word	0x40000c00
 8008cb8:	40013400 	.word	0x40013400
 8008cbc:	40015000 	.word	0x40015000
 8008cc0:	40014000 	.word	0x40014000
 8008cc4:	40014400 	.word	0x40014400
 8008cc8:	40014800 	.word	0x40014800

08008ccc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	f003 031f 	and.w	r3, r3, #31
 8008cde:	2201      	movs	r2, #1
 8008ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6a1a      	ldr	r2, [r3, #32]
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	43db      	mvns	r3, r3
 8008cee:	401a      	ands	r2, r3
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6a1a      	ldr	r2, [r3, #32]
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	f003 031f 	and.w	r3, r3, #31
 8008cfe:	6879      	ldr	r1, [r7, #4]
 8008d00:	fa01 f303 	lsl.w	r3, r1, r3
 8008d04:	431a      	orrs	r2, r3
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	621a      	str	r2, [r3, #32]
}
 8008d0a:	bf00      	nop
 8008d0c:	371c      	adds	r7, #28
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
	...

08008d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d101      	bne.n	8008d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	e074      	b.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a34      	ldr	r2, [pc, #208]	@ (8008e28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d009      	beq.n	8008d6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a33      	ldr	r2, [pc, #204]	@ (8008e2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d004      	beq.n	8008d6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a31      	ldr	r2, [pc, #196]	@ (8008e30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d108      	bne.n	8008d80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008d74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	68fa      	ldr	r2, [r7, #12]
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008d86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68fa      	ldr	r2, [r7, #12]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68fa      	ldr	r2, [r7, #12]
 8008d9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a21      	ldr	r2, [pc, #132]	@ (8008e28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d022      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db0:	d01d      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a1f      	ldr	r2, [pc, #124]	@ (8008e34 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d018      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8008e38 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d013      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a1c      	ldr	r2, [pc, #112]	@ (8008e3c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d00e      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a15      	ldr	r2, [pc, #84]	@ (8008e2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d009      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a18      	ldr	r2, [pc, #96]	@ (8008e40 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d004      	beq.n	8008dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a11      	ldr	r2, [pc, #68]	@ (8008e30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d10c      	bne.n	8008e08 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008df4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68ba      	ldr	r2, [r7, #8]
 8008e06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3714      	adds	r7, #20
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	40012c00 	.word	0x40012c00
 8008e2c:	40013400 	.word	0x40013400
 8008e30:	40015000 	.word	0x40015000
 8008e34:	40000400 	.word	0x40000400
 8008e38:	40000800 	.word	0x40000800
 8008e3c:	40000c00 	.word	0x40000c00
 8008e40:	40014000 	.word	0x40014000

08008e44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008ec4:	bf00      	nop
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d101      	bne.n	8008ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e042      	b.n	8008f68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d106      	bne.n	8008efa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7f9 fef9 	bl	8002cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2224      	movs	r2, #36	@ 0x24
 8008efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f022 0201 	bic.w	r2, r2, #1
 8008f10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d002      	beq.n	8008f20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f001 f842 	bl	8009fa4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 fd43 	bl	80099ac <UART_SetConfig>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d101      	bne.n	8008f30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	e01b      	b.n	8008f68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	689a      	ldr	r2, [r3, #8]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f042 0201 	orr.w	r2, r2, #1
 8008f5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f001 f8c1 	bl	800a0e8 <UART_CheckIdleState>
 8008f66:	4603      	mov	r3, r0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3708      	adds	r7, #8
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d101      	bne.n	8008f82 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e04a      	b.n	8009018 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d106      	bne.n	8008f9a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f7f9 fea9 	bl	8002cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2224      	movs	r2, #36	@ 0x24
 8008f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681a      	ldr	r2, [r3, #0]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f022 0201 	bic.w	r2, r2, #1
 8008fb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fff2 	bl	8009fa4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 fcf3 	bl	80099ac <UART_SetConfig>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e023      	b.n	8009018 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	685a      	ldr	r2, [r3, #4]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008fde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8008fee:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	689a      	ldr	r2, [r3, #8]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f042 0208 	orr.w	r2, r2, #8
 8008ffe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f042 0201 	orr.w	r2, r2, #1
 800900e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f001 f869 	bl	800a0e8 <UART_CheckIdleState>
 8009016:	4603      	mov	r3, r0
}
 8009018:	4618      	mov	r0, r3
 800901a:	3708      	adds	r7, #8
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b08a      	sub	sp, #40	@ 0x28
 8009024:	af02      	add	r7, sp, #8
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	4613      	mov	r3, r2
 800902e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009036:	2b20      	cmp	r3, #32
 8009038:	d17b      	bne.n	8009132 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d002      	beq.n	8009046 <HAL_UART_Transmit+0x26>
 8009040:	88fb      	ldrh	r3, [r7, #6]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d101      	bne.n	800904a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e074      	b.n	8009134 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2221      	movs	r2, #33	@ 0x21
 8009056:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800905a:	f7fc f865 	bl	8005128 <HAL_GetTick>
 800905e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	88fa      	ldrh	r2, [r7, #6]
 8009064:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	88fa      	ldrh	r2, [r7, #6]
 800906c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009078:	d108      	bne.n	800908c <HAL_UART_Transmit+0x6c>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d104      	bne.n	800908c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009082:	2300      	movs	r3, #0
 8009084:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	61bb      	str	r3, [r7, #24]
 800908a:	e003      	b.n	8009094 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009090:	2300      	movs	r3, #0
 8009092:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009094:	e030      	b.n	80090f8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	9300      	str	r3, [sp, #0]
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	2200      	movs	r2, #0
 800909e:	2180      	movs	r1, #128	@ 0x80
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f001 f8cb 	bl	800a23c <UART_WaitOnFlagUntilTimeout>
 80090a6:	4603      	mov	r3, r0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d005      	beq.n	80090b8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2220      	movs	r2, #32
 80090b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e03d      	b.n	8009134 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10b      	bne.n	80090d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	881b      	ldrh	r3, [r3, #0]
 80090c2:	461a      	mov	r2, r3
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090cc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80090ce:	69bb      	ldr	r3, [r7, #24]
 80090d0:	3302      	adds	r3, #2
 80090d2:	61bb      	str	r3, [r7, #24]
 80090d4:	e007      	b.n	80090e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	781a      	ldrb	r2, [r3, #0]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	3301      	adds	r3, #1
 80090e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	3b01      	subs	r3, #1
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80090fe:	b29b      	uxth	r3, r3
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1c8      	bne.n	8009096 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2200      	movs	r2, #0
 800910c:	2140      	movs	r1, #64	@ 0x40
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f001 f894 	bl	800a23c <UART_WaitOnFlagUntilTimeout>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d005      	beq.n	8009126 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2220      	movs	r2, #32
 800911e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e006      	b.n	8009134 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2220      	movs	r2, #32
 800912a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800912e:	2300      	movs	r3, #0
 8009130:	e000      	b.n	8009134 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009132:	2302      	movs	r3, #2
  }
}
 8009134:	4618      	mov	r0, r3
 8009136:	3720      	adds	r7, #32
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800913c:	b480      	push	{r7}
 800913e:	b091      	sub	sp, #68	@ 0x44
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	4613      	mov	r3, r2
 8009148:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009150:	2b20      	cmp	r3, #32
 8009152:	d178      	bne.n	8009246 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d002      	beq.n	8009160 <HAL_UART_Transmit_IT+0x24>
 800915a:	88fb      	ldrh	r3, [r7, #6]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d101      	bne.n	8009164 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8009160:	2301      	movs	r3, #1
 8009162:	e071      	b.n	8009248 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	68ba      	ldr	r2, [r7, #8]
 8009168:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	88fa      	ldrh	r2, [r7, #6]
 800916e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	88fa      	ldrh	r2, [r7, #6]
 8009176:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2200      	movs	r2, #0
 800917e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2200      	movs	r2, #0
 8009184:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2221      	movs	r2, #33	@ 0x21
 800918c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009198:	d12a      	bne.n	80091f0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091a2:	d107      	bne.n	80091b4 <HAL_UART_Transmit_IT+0x78>
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	691b      	ldr	r3, [r3, #16]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d103      	bne.n	80091b4 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	4a29      	ldr	r2, [pc, #164]	@ (8009254 <HAL_UART_Transmit_IT+0x118>)
 80091b0:	679a      	str	r2, [r3, #120]	@ 0x78
 80091b2:	e002      	b.n	80091ba <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4a28      	ldr	r2, [pc, #160]	@ (8009258 <HAL_UART_Transmit_IT+0x11c>)
 80091b8:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	3308      	adds	r3, #8
 80091c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c4:	e853 3f00 	ldrex	r3, [r3]
 80091c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80091ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80091d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	3308      	adds	r3, #8
 80091d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091da:	637a      	str	r2, [r7, #52]	@ 0x34
 80091dc:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80091e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091e2:	e841 2300 	strex	r3, r2, [r1]
 80091e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80091e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1e5      	bne.n	80091ba <HAL_UART_Transmit_IT+0x7e>
 80091ee:	e028      	b.n	8009242 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091f8:	d107      	bne.n	800920a <HAL_UART_Transmit_IT+0xce>
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d103      	bne.n	800920a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	4a15      	ldr	r2, [pc, #84]	@ (800925c <HAL_UART_Transmit_IT+0x120>)
 8009206:	679a      	str	r2, [r3, #120]	@ 0x78
 8009208:	e002      	b.n	8009210 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	4a14      	ldr	r2, [pc, #80]	@ (8009260 <HAL_UART_Transmit_IT+0x124>)
 800920e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	e853 3f00 	ldrex	r3, [r3]
 800921c:	613b      	str	r3, [r7, #16]
   return(result);
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009224:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	461a      	mov	r2, r3
 800922c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800922e:	623b      	str	r3, [r7, #32]
 8009230:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009232:	69f9      	ldr	r1, [r7, #28]
 8009234:	6a3a      	ldr	r2, [r7, #32]
 8009236:	e841 2300 	strex	r3, r2, [r1]
 800923a:	61bb      	str	r3, [r7, #24]
   return(result);
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1e6      	bne.n	8009210 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8009242:	2300      	movs	r3, #0
 8009244:	e000      	b.n	8009248 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009246:	2302      	movs	r3, #2
  }
}
 8009248:	4618      	mov	r0, r3
 800924a:	3744      	adds	r7, #68	@ 0x44
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr
 8009254:	0800a8a7 	.word	0x0800a8a7
 8009258:	0800a7c7 	.word	0x0800a7c7
 800925c:	0800a705 	.word	0x0800a705
 8009260:	0800a64d 	.word	0x0800a64d

08009264 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b08a      	sub	sp, #40	@ 0x28
 8009268:	af00      	add	r7, sp, #0
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	4613      	mov	r3, r2
 8009270:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009278:	2b20      	cmp	r3, #32
 800927a:	d137      	bne.n	80092ec <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d002      	beq.n	8009288 <HAL_UART_Receive_IT+0x24>
 8009282:	88fb      	ldrh	r3, [r7, #6]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d101      	bne.n	800928c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009288:	2301      	movs	r3, #1
 800928a:	e030      	b.n	80092ee <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a18      	ldr	r2, [pc, #96]	@ (80092f8 <HAL_UART_Receive_IT+0x94>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d01f      	beq.n	80092dc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d018      	beq.n	80092dc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	e853 3f00 	ldrex	r3, [r3]
 80092b6:	613b      	str	r3, [r7, #16]
   return(result);
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80092be:	627b      	str	r3, [r7, #36]	@ 0x24
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	461a      	mov	r2, r3
 80092c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c8:	623b      	str	r3, [r7, #32]
 80092ca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092cc:	69f9      	ldr	r1, [r7, #28]
 80092ce:	6a3a      	ldr	r2, [r7, #32]
 80092d0:	e841 2300 	strex	r3, r2, [r1]
 80092d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d1e6      	bne.n	80092aa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80092dc:	88fb      	ldrh	r3, [r7, #6]
 80092de:	461a      	mov	r2, r3
 80092e0:	68b9      	ldr	r1, [r7, #8]
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f001 f818 	bl	800a318 <UART_Start_Receive_IT>
 80092e8:	4603      	mov	r3, r0
 80092ea:	e000      	b.n	80092ee <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80092ec:	2302      	movs	r3, #2
  }
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3728      	adds	r7, #40	@ 0x28
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	40008000 	.word	0x40008000

080092fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b0ba      	sub	sp, #232	@ 0xe8
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	69db      	ldr	r3, [r3, #28]
 800930a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	689b      	ldr	r3, [r3, #8]
 800931e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009322:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009326:	f640 030f 	movw	r3, #2063	@ 0x80f
 800932a:	4013      	ands	r3, r2
 800932c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009330:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009334:	2b00      	cmp	r3, #0
 8009336:	d11b      	bne.n	8009370 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800933c:	f003 0320 	and.w	r3, r3, #32
 8009340:	2b00      	cmp	r3, #0
 8009342:	d015      	beq.n	8009370 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009348:	f003 0320 	and.w	r3, r3, #32
 800934c:	2b00      	cmp	r3, #0
 800934e:	d105      	bne.n	800935c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009358:	2b00      	cmp	r3, #0
 800935a:	d009      	beq.n	8009370 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009360:	2b00      	cmp	r3, #0
 8009362:	f000 8300 	beq.w	8009966 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	4798      	blx	r3
      }
      return;
 800936e:	e2fa      	b.n	8009966 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009370:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009374:	2b00      	cmp	r3, #0
 8009376:	f000 8123 	beq.w	80095c0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800937a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800937e:	4b8d      	ldr	r3, [pc, #564]	@ (80095b4 <HAL_UART_IRQHandler+0x2b8>)
 8009380:	4013      	ands	r3, r2
 8009382:	2b00      	cmp	r3, #0
 8009384:	d106      	bne.n	8009394 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009386:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800938a:	4b8b      	ldr	r3, [pc, #556]	@ (80095b8 <HAL_UART_IRQHandler+0x2bc>)
 800938c:	4013      	ands	r3, r2
 800938e:	2b00      	cmp	r3, #0
 8009390:	f000 8116 	beq.w	80095c0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009398:	f003 0301 	and.w	r3, r3, #1
 800939c:	2b00      	cmp	r3, #0
 800939e:	d011      	beq.n	80093c4 <HAL_UART_IRQHandler+0xc8>
 80093a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d00b      	beq.n	80093c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2201      	movs	r2, #1
 80093b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093ba:	f043 0201 	orr.w	r2, r3, #1
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d011      	beq.n	80093f4 <HAL_UART_IRQHandler+0xf8>
 80093d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093d4:	f003 0301 	and.w	r3, r3, #1
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d00b      	beq.n	80093f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2202      	movs	r2, #2
 80093e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093ea:	f043 0204 	orr.w	r2, r3, #4
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093f8:	f003 0304 	and.w	r3, r3, #4
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d011      	beq.n	8009424 <HAL_UART_IRQHandler+0x128>
 8009400:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009404:	f003 0301 	and.w	r3, r3, #1
 8009408:	2b00      	cmp	r3, #0
 800940a:	d00b      	beq.n	8009424 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2204      	movs	r2, #4
 8009412:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800941a:	f043 0202 	orr.w	r2, r3, #2
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009428:	f003 0308 	and.w	r3, r3, #8
 800942c:	2b00      	cmp	r3, #0
 800942e:	d017      	beq.n	8009460 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009434:	f003 0320 	and.w	r3, r3, #32
 8009438:	2b00      	cmp	r3, #0
 800943a:	d105      	bne.n	8009448 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800943c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009440:	4b5c      	ldr	r3, [pc, #368]	@ (80095b4 <HAL_UART_IRQHandler+0x2b8>)
 8009442:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009444:	2b00      	cmp	r3, #0
 8009446:	d00b      	beq.n	8009460 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2208      	movs	r2, #8
 800944e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009456:	f043 0208 	orr.w	r2, r3, #8
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009468:	2b00      	cmp	r3, #0
 800946a:	d012      	beq.n	8009492 <HAL_UART_IRQHandler+0x196>
 800946c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009470:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009474:	2b00      	cmp	r3, #0
 8009476:	d00c      	beq.n	8009492 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009480:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009488:	f043 0220 	orr.w	r2, r3, #32
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009498:	2b00      	cmp	r3, #0
 800949a:	f000 8266 	beq.w	800996a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800949e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094a2:	f003 0320 	and.w	r3, r3, #32
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d013      	beq.n	80094d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80094aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094ae:	f003 0320 	and.w	r3, r3, #32
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d105      	bne.n	80094c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80094b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80094ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d007      	beq.n	80094d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d003      	beq.n	80094d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094e6:	2b40      	cmp	r3, #64	@ 0x40
 80094e8:	d005      	beq.n	80094f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80094ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80094ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d054      	beq.n	80095a0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f001 f830 	bl	800a55c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009506:	2b40      	cmp	r3, #64	@ 0x40
 8009508:	d146      	bne.n	8009598 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009514:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009518:	e853 3f00 	ldrex	r3, [r3]
 800951c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009520:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009528:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	3308      	adds	r3, #8
 8009532:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009536:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800953a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009542:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009546:	e841 2300 	strex	r3, r2, [r1]
 800954a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800954e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1d9      	bne.n	800950a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800955c:	2b00      	cmp	r3, #0
 800955e:	d017      	beq.n	8009590 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009566:	4a15      	ldr	r2, [pc, #84]	@ (80095bc <HAL_UART_IRQHandler+0x2c0>)
 8009568:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009570:	4618      	mov	r0, r3
 8009572:	f7fd fba5 	bl	8006cc0 <HAL_DMA_Abort_IT>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d019      	beq.n	80095b0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800958a:	4610      	mov	r0, r2
 800958c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800958e:	e00f      	b.n	80095b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f000 f9f5 	bl	8009980 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009596:	e00b      	b.n	80095b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 f9f1 	bl	8009980 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800959e:	e007      	b.n	80095b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 f9ed 	bl	8009980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80095ae:	e1dc      	b.n	800996a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095b0:	bf00      	nop
    return;
 80095b2:	e1da      	b.n	800996a <HAL_UART_IRQHandler+0x66e>
 80095b4:	10000001 	.word	0x10000001
 80095b8:	04000120 	.word	0x04000120
 80095bc:	0800a629 	.word	0x0800a629

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	f040 8170 	bne.w	80098aa <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80095ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ce:	f003 0310 	and.w	r3, r3, #16
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f000 8169 	beq.w	80098aa <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80095d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095dc:	f003 0310 	and.w	r3, r3, #16
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 8162 	beq.w	80098aa <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2210      	movs	r2, #16
 80095ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095f8:	2b40      	cmp	r3, #64	@ 0x40
 80095fa:	f040 80d8 	bne.w	80097ae <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800960c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009610:	2b00      	cmp	r3, #0
 8009612:	f000 80af 	beq.w	8009774 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800961c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009620:	429a      	cmp	r2, r3
 8009622:	f080 80a7 	bcs.w	8009774 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800962c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0320 	and.w	r3, r3, #32
 800963e:	2b00      	cmp	r3, #0
 8009640:	f040 8087 	bne.w	8009752 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800964c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009650:	e853 3f00 	ldrex	r3, [r3]
 8009654:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009658:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800965c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009660:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	461a      	mov	r2, r3
 800966a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800966e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009672:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009676:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800967a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800967e:	e841 2300 	strex	r3, r2, [r1]
 8009682:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009686:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800968a:	2b00      	cmp	r3, #0
 800968c:	d1da      	bne.n	8009644 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	3308      	adds	r3, #8
 8009694:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009696:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009698:	e853 3f00 	ldrex	r3, [r3]
 800969c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800969e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80096a0:	f023 0301 	bic.w	r3, r3, #1
 80096a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	3308      	adds	r3, #8
 80096ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80096b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80096b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80096ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80096be:	e841 2300 	strex	r3, r2, [r1]
 80096c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1e1      	bne.n	800968e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	3308      	adds	r3, #8
 80096d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096d4:	e853 3f00 	ldrex	r3, [r3]
 80096d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	3308      	adds	r3, #8
 80096ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80096ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80096f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80096f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80096f6:	e841 2300 	strex	r3, r2, [r1]
 80096fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80096fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1e3      	bne.n	80096ca <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2220      	movs	r2, #32
 8009706:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2200      	movs	r2, #0
 800970e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009718:	e853 3f00 	ldrex	r3, [r3]
 800971c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800971e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009720:	f023 0310 	bic.w	r3, r3, #16
 8009724:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	461a      	mov	r2, r3
 800972e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009732:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009734:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009736:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009738:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800973a:	e841 2300 	strex	r3, r2, [r1]
 800973e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009740:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009742:	2b00      	cmp	r3, #0
 8009744:	d1e4      	bne.n	8009710 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800974c:	4618      	mov	r0, r3
 800974e:	f7fd fa5e 	bl	8006c0e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2202      	movs	r2, #2
 8009756:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009764:	b29b      	uxth	r3, r3
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	b29b      	uxth	r3, r3
 800976a:	4619      	mov	r1, r3
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f000 f911 	bl	8009994 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009772:	e0fc      	b.n	800996e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800977a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800977e:	429a      	cmp	r2, r3
 8009780:	f040 80f5 	bne.w	800996e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 0320 	and.w	r3, r3, #32
 8009792:	2b20      	cmp	r3, #32
 8009794:	f040 80eb 	bne.w	800996e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f8f4 	bl	8009994 <HAL_UARTEx_RxEventCallback>
      return;
 80097ac:	e0df      	b.n	800996e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	1ad3      	subs	r3, r2, r3
 80097be:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f000 80d1 	beq.w	8009972 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80097d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	f000 80cc 	beq.w	8009972 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e2:	e853 3f00 	ldrex	r3, [r3]
 80097e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	461a      	mov	r2, r3
 80097f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80097fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80097fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009800:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009802:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009804:	e841 2300 	strex	r3, r2, [r1]
 8009808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800980a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800980c:	2b00      	cmp	r3, #0
 800980e:	d1e4      	bne.n	80097da <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	3308      	adds	r3, #8
 8009816:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981a:	e853 3f00 	ldrex	r3, [r3]
 800981e:	623b      	str	r3, [r7, #32]
   return(result);
 8009820:	6a3b      	ldr	r3, [r7, #32]
 8009822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009826:	f023 0301 	bic.w	r3, r3, #1
 800982a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3308      	adds	r3, #8
 8009834:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009838:	633a      	str	r2, [r7, #48]	@ 0x30
 800983a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800983e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009840:	e841 2300 	strex	r3, r2, [r1]
 8009844:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1e1      	bne.n	8009810 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2220      	movs	r2, #32
 8009850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2200      	movs	r2, #0
 800985e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	e853 3f00 	ldrex	r3, [r3]
 800986c:	60fb      	str	r3, [r7, #12]
   return(result);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f023 0310 	bic.w	r3, r3, #16
 8009874:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	461a      	mov	r2, r3
 800987e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009882:	61fb      	str	r3, [r7, #28]
 8009884:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009886:	69b9      	ldr	r1, [r7, #24]
 8009888:	69fa      	ldr	r2, [r7, #28]
 800988a:	e841 2300 	strex	r3, r2, [r1]
 800988e:	617b      	str	r3, [r7, #20]
   return(result);
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d1e4      	bne.n	8009860 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2202      	movs	r2, #2
 800989a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800989c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80098a0:	4619      	mov	r1, r3
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 f876 	bl	8009994 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80098a8:	e063      	b.n	8009972 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80098aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00e      	beq.n	80098d4 <HAL_UART_IRQHandler+0x5d8>
 80098b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d008      	beq.n	80098d4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80098ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f001 fdab 	bl	800b428 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80098d2:	e051      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80098d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d014      	beq.n	800990a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80098e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d105      	bne.n	80098f8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80098ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d008      	beq.n	800990a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d03a      	beq.n	8009976 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	4798      	blx	r3
    }
    return;
 8009908:	e035      	b.n	8009976 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800990a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800990e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009912:	2b00      	cmp	r3, #0
 8009914:	d009      	beq.n	800992a <HAL_UART_IRQHandler+0x62e>
 8009916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800991a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800991e:	2b00      	cmp	r3, #0
 8009920:	d003      	beq.n	800992a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f001 f834 	bl	800a990 <UART_EndTransmit_IT>
    return;
 8009928:	e026      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800992a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800992e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009932:	2b00      	cmp	r3, #0
 8009934:	d009      	beq.n	800994a <HAL_UART_IRQHandler+0x64e>
 8009936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800993a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800993e:	2b00      	cmp	r3, #0
 8009940:	d003      	beq.n	800994a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f001 fd84 	bl	800b450 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009948:	e016      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800994a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800994e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d010      	beq.n	8009978 <HAL_UART_IRQHandler+0x67c>
 8009956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800995a:	2b00      	cmp	r3, #0
 800995c:	da0c      	bge.n	8009978 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f001 fd6c 	bl	800b43c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009964:	e008      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
      return;
 8009966:	bf00      	nop
 8009968:	e006      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
    return;
 800996a:	bf00      	nop
 800996c:	e004      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
      return;
 800996e:	bf00      	nop
 8009970:	e002      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
      return;
 8009972:	bf00      	nop
 8009974:	e000      	b.n	8009978 <HAL_UART_IRQHandler+0x67c>
    return;
 8009976:	bf00      	nop
  }
}
 8009978:	37e8      	adds	r7, #232	@ 0xe8
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop

08009980 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009988:	bf00      	nop
 800998a:	370c      	adds	r7, #12
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009994:	b480      	push	{r7}
 8009996:	b083      	sub	sp, #12
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	460b      	mov	r3, r1
 800999e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80099a0:	bf00      	nop
 80099a2:	370c      	adds	r7, #12
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr

080099ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099b0:	b08c      	sub	sp, #48	@ 0x30
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80099b6:	2300      	movs	r3, #0
 80099b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	689a      	ldr	r2, [r3, #8]
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	431a      	orrs	r2, r3
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	695b      	ldr	r3, [r3, #20]
 80099ca:	431a      	orrs	r2, r3
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	69db      	ldr	r3, [r3, #28]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	4baa      	ldr	r3, [pc, #680]	@ (8009c84 <UART_SetConfig+0x2d8>)
 80099dc:	4013      	ands	r3, r2
 80099de:	697a      	ldr	r2, [r7, #20]
 80099e0:	6812      	ldr	r2, [r2, #0]
 80099e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099e4:	430b      	orrs	r3, r1
 80099e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	68da      	ldr	r2, [r3, #12]
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	430a      	orrs	r2, r1
 80099fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a9f      	ldr	r2, [pc, #636]	@ (8009c88 <UART_SetConfig+0x2dc>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d004      	beq.n	8009a18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	6a1b      	ldr	r3, [r3, #32]
 8009a12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a14:	4313      	orrs	r3, r2
 8009a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009a22:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009a26:	697a      	ldr	r2, [r7, #20]
 8009a28:	6812      	ldr	r2, [r2, #0]
 8009a2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a2c:	430b      	orrs	r3, r1
 8009a2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a36:	f023 010f 	bic.w	r1, r3, #15
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	430a      	orrs	r2, r1
 8009a44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a90      	ldr	r2, [pc, #576]	@ (8009c8c <UART_SetConfig+0x2e0>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d125      	bne.n	8009a9c <UART_SetConfig+0xf0>
 8009a50:	4b8f      	ldr	r3, [pc, #572]	@ (8009c90 <UART_SetConfig+0x2e4>)
 8009a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a56:	f003 0303 	and.w	r3, r3, #3
 8009a5a:	2b03      	cmp	r3, #3
 8009a5c:	d81a      	bhi.n	8009a94 <UART_SetConfig+0xe8>
 8009a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a64 <UART_SetConfig+0xb8>)
 8009a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a64:	08009a75 	.word	0x08009a75
 8009a68:	08009a85 	.word	0x08009a85
 8009a6c:	08009a7d 	.word	0x08009a7d
 8009a70:	08009a8d 	.word	0x08009a8d
 8009a74:	2301      	movs	r3, #1
 8009a76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a7a:	e116      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a82:	e112      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009a84:	2304      	movs	r3, #4
 8009a86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a8a:	e10e      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009a8c:	2308      	movs	r3, #8
 8009a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a92:	e10a      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009a94:	2310      	movs	r3, #16
 8009a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a9a:	e106      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a7c      	ldr	r2, [pc, #496]	@ (8009c94 <UART_SetConfig+0x2e8>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d138      	bne.n	8009b18 <UART_SetConfig+0x16c>
 8009aa6:	4b7a      	ldr	r3, [pc, #488]	@ (8009c90 <UART_SetConfig+0x2e4>)
 8009aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009aac:	f003 030c 	and.w	r3, r3, #12
 8009ab0:	2b0c      	cmp	r3, #12
 8009ab2:	d82d      	bhi.n	8009b10 <UART_SetConfig+0x164>
 8009ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8009abc <UART_SetConfig+0x110>)
 8009ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aba:	bf00      	nop
 8009abc:	08009af1 	.word	0x08009af1
 8009ac0:	08009b11 	.word	0x08009b11
 8009ac4:	08009b11 	.word	0x08009b11
 8009ac8:	08009b11 	.word	0x08009b11
 8009acc:	08009b01 	.word	0x08009b01
 8009ad0:	08009b11 	.word	0x08009b11
 8009ad4:	08009b11 	.word	0x08009b11
 8009ad8:	08009b11 	.word	0x08009b11
 8009adc:	08009af9 	.word	0x08009af9
 8009ae0:	08009b11 	.word	0x08009b11
 8009ae4:	08009b11 	.word	0x08009b11
 8009ae8:	08009b11 	.word	0x08009b11
 8009aec:	08009b09 	.word	0x08009b09
 8009af0:	2300      	movs	r3, #0
 8009af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009af6:	e0d8      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009af8:	2302      	movs	r3, #2
 8009afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009afe:	e0d4      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b00:	2304      	movs	r3, #4
 8009b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b06:	e0d0      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b08:	2308      	movs	r3, #8
 8009b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b0e:	e0cc      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b10:	2310      	movs	r3, #16
 8009b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b16:	e0c8      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a5e      	ldr	r2, [pc, #376]	@ (8009c98 <UART_SetConfig+0x2ec>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d125      	bne.n	8009b6e <UART_SetConfig+0x1c2>
 8009b22:	4b5b      	ldr	r3, [pc, #364]	@ (8009c90 <UART_SetConfig+0x2e4>)
 8009b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b2c:	2b30      	cmp	r3, #48	@ 0x30
 8009b2e:	d016      	beq.n	8009b5e <UART_SetConfig+0x1b2>
 8009b30:	2b30      	cmp	r3, #48	@ 0x30
 8009b32:	d818      	bhi.n	8009b66 <UART_SetConfig+0x1ba>
 8009b34:	2b20      	cmp	r3, #32
 8009b36:	d00a      	beq.n	8009b4e <UART_SetConfig+0x1a2>
 8009b38:	2b20      	cmp	r3, #32
 8009b3a:	d814      	bhi.n	8009b66 <UART_SetConfig+0x1ba>
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d002      	beq.n	8009b46 <UART_SetConfig+0x19a>
 8009b40:	2b10      	cmp	r3, #16
 8009b42:	d008      	beq.n	8009b56 <UART_SetConfig+0x1aa>
 8009b44:	e00f      	b.n	8009b66 <UART_SetConfig+0x1ba>
 8009b46:	2300      	movs	r3, #0
 8009b48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b4c:	e0ad      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b4e:	2302      	movs	r3, #2
 8009b50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b54:	e0a9      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b56:	2304      	movs	r3, #4
 8009b58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b5c:	e0a5      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b5e:	2308      	movs	r3, #8
 8009b60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b64:	e0a1      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b66:	2310      	movs	r3, #16
 8009b68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b6c:	e09d      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	4a4a      	ldr	r2, [pc, #296]	@ (8009c9c <UART_SetConfig+0x2f0>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d125      	bne.n	8009bc4 <UART_SetConfig+0x218>
 8009b78:	4b45      	ldr	r3, [pc, #276]	@ (8009c90 <UART_SetConfig+0x2e4>)
 8009b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009b82:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b84:	d016      	beq.n	8009bb4 <UART_SetConfig+0x208>
 8009b86:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b88:	d818      	bhi.n	8009bbc <UART_SetConfig+0x210>
 8009b8a:	2b80      	cmp	r3, #128	@ 0x80
 8009b8c:	d00a      	beq.n	8009ba4 <UART_SetConfig+0x1f8>
 8009b8e:	2b80      	cmp	r3, #128	@ 0x80
 8009b90:	d814      	bhi.n	8009bbc <UART_SetConfig+0x210>
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d002      	beq.n	8009b9c <UART_SetConfig+0x1f0>
 8009b96:	2b40      	cmp	r3, #64	@ 0x40
 8009b98:	d008      	beq.n	8009bac <UART_SetConfig+0x200>
 8009b9a:	e00f      	b.n	8009bbc <UART_SetConfig+0x210>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ba2:	e082      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009baa:	e07e      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009bac:	2304      	movs	r3, #4
 8009bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bb2:	e07a      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009bb4:	2308      	movs	r3, #8
 8009bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bba:	e076      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009bbc:	2310      	movs	r3, #16
 8009bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bc2:	e072      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a35      	ldr	r2, [pc, #212]	@ (8009ca0 <UART_SetConfig+0x2f4>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d12a      	bne.n	8009c24 <UART_SetConfig+0x278>
 8009bce:	4b30      	ldr	r3, [pc, #192]	@ (8009c90 <UART_SetConfig+0x2e4>)
 8009bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009bd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009bdc:	d01a      	beq.n	8009c14 <UART_SetConfig+0x268>
 8009bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009be2:	d81b      	bhi.n	8009c1c <UART_SetConfig+0x270>
 8009be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009be8:	d00c      	beq.n	8009c04 <UART_SetConfig+0x258>
 8009bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bee:	d815      	bhi.n	8009c1c <UART_SetConfig+0x270>
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d003      	beq.n	8009bfc <UART_SetConfig+0x250>
 8009bf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bf8:	d008      	beq.n	8009c0c <UART_SetConfig+0x260>
 8009bfa:	e00f      	b.n	8009c1c <UART_SetConfig+0x270>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c02:	e052      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c04:	2302      	movs	r3, #2
 8009c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c0a:	e04e      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c0c:	2304      	movs	r3, #4
 8009c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c12:	e04a      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c14:	2308      	movs	r3, #8
 8009c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c1a:	e046      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c1c:	2310      	movs	r3, #16
 8009c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c22:	e042      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a17      	ldr	r2, [pc, #92]	@ (8009c88 <UART_SetConfig+0x2dc>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d13a      	bne.n	8009ca4 <UART_SetConfig+0x2f8>
 8009c2e:	4b18      	ldr	r3, [pc, #96]	@ (8009c90 <UART_SetConfig+0x2e4>)
 8009c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c3c:	d01a      	beq.n	8009c74 <UART_SetConfig+0x2c8>
 8009c3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c42:	d81b      	bhi.n	8009c7c <UART_SetConfig+0x2d0>
 8009c44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c48:	d00c      	beq.n	8009c64 <UART_SetConfig+0x2b8>
 8009c4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c4e:	d815      	bhi.n	8009c7c <UART_SetConfig+0x2d0>
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d003      	beq.n	8009c5c <UART_SetConfig+0x2b0>
 8009c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c58:	d008      	beq.n	8009c6c <UART_SetConfig+0x2c0>
 8009c5a:	e00f      	b.n	8009c7c <UART_SetConfig+0x2d0>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c62:	e022      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c64:	2302      	movs	r3, #2
 8009c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c6a:	e01e      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c6c:	2304      	movs	r3, #4
 8009c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c72:	e01a      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c74:	2308      	movs	r3, #8
 8009c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c7a:	e016      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c7c:	2310      	movs	r3, #16
 8009c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c82:	e012      	b.n	8009caa <UART_SetConfig+0x2fe>
 8009c84:	cfff69f3 	.word	0xcfff69f3
 8009c88:	40008000 	.word	0x40008000
 8009c8c:	40013800 	.word	0x40013800
 8009c90:	40021000 	.word	0x40021000
 8009c94:	40004400 	.word	0x40004400
 8009c98:	40004800 	.word	0x40004800
 8009c9c:	40004c00 	.word	0x40004c00
 8009ca0:	40005000 	.word	0x40005000
 8009ca4:	2310      	movs	r3, #16
 8009ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4aae      	ldr	r2, [pc, #696]	@ (8009f68 <UART_SetConfig+0x5bc>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	f040 8097 	bne.w	8009de4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009cb6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009cba:	2b08      	cmp	r3, #8
 8009cbc:	d823      	bhi.n	8009d06 <UART_SetConfig+0x35a>
 8009cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8009cc4 <UART_SetConfig+0x318>)
 8009cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc4:	08009ce9 	.word	0x08009ce9
 8009cc8:	08009d07 	.word	0x08009d07
 8009ccc:	08009cf1 	.word	0x08009cf1
 8009cd0:	08009d07 	.word	0x08009d07
 8009cd4:	08009cf7 	.word	0x08009cf7
 8009cd8:	08009d07 	.word	0x08009d07
 8009cdc:	08009d07 	.word	0x08009d07
 8009ce0:	08009d07 	.word	0x08009d07
 8009ce4:	08009cff 	.word	0x08009cff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ce8:	f7fe f8c4 	bl	8007e74 <HAL_RCC_GetPCLK1Freq>
 8009cec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cee:	e010      	b.n	8009d12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009cf0:	4b9e      	ldr	r3, [pc, #632]	@ (8009f6c <UART_SetConfig+0x5c0>)
 8009cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009cf4:	e00d      	b.n	8009d12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cf6:	f7fe f84f 	bl	8007d98 <HAL_RCC_GetSysClockFreq>
 8009cfa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cfc:	e009      	b.n	8009d12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d04:	e005      	b.n	8009d12 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f000 8130 	beq.w	8009f7a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d1e:	4a94      	ldr	r2, [pc, #592]	@ (8009f70 <UART_SetConfig+0x5c4>)
 8009d20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d24:	461a      	mov	r2, r3
 8009d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d28:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d2c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	685a      	ldr	r2, [r3, #4]
 8009d32:	4613      	mov	r3, r2
 8009d34:	005b      	lsls	r3, r3, #1
 8009d36:	4413      	add	r3, r2
 8009d38:	69ba      	ldr	r2, [r7, #24]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d305      	bcc.n	8009d4a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d44:	69ba      	ldr	r2, [r7, #24]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d903      	bls.n	8009d52 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009d50:	e113      	b.n	8009f7a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d54:	2200      	movs	r2, #0
 8009d56:	60bb      	str	r3, [r7, #8]
 8009d58:	60fa      	str	r2, [r7, #12]
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d5e:	4a84      	ldr	r2, [pc, #528]	@ (8009f70 <UART_SetConfig+0x5c4>)
 8009d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d64:	b29b      	uxth	r3, r3
 8009d66:	2200      	movs	r2, #0
 8009d68:	603b      	str	r3, [r7, #0]
 8009d6a:	607a      	str	r2, [r7, #4]
 8009d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009d74:	f7f6 ffb0 	bl	8000cd8 <__aeabi_uldivmod>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	460b      	mov	r3, r1
 8009d7c:	4610      	mov	r0, r2
 8009d7e:	4619      	mov	r1, r3
 8009d80:	f04f 0200 	mov.w	r2, #0
 8009d84:	f04f 0300 	mov.w	r3, #0
 8009d88:	020b      	lsls	r3, r1, #8
 8009d8a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009d8e:	0202      	lsls	r2, r0, #8
 8009d90:	6979      	ldr	r1, [r7, #20]
 8009d92:	6849      	ldr	r1, [r1, #4]
 8009d94:	0849      	lsrs	r1, r1, #1
 8009d96:	2000      	movs	r0, #0
 8009d98:	460c      	mov	r4, r1
 8009d9a:	4605      	mov	r5, r0
 8009d9c:	eb12 0804 	adds.w	r8, r2, r4
 8009da0:	eb43 0905 	adc.w	r9, r3, r5
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	469a      	mov	sl, r3
 8009dac:	4693      	mov	fp, r2
 8009dae:	4652      	mov	r2, sl
 8009db0:	465b      	mov	r3, fp
 8009db2:	4640      	mov	r0, r8
 8009db4:	4649      	mov	r1, r9
 8009db6:	f7f6 ff8f 	bl	8000cd8 <__aeabi_uldivmod>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	4613      	mov	r3, r2
 8009dc0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009dc2:	6a3b      	ldr	r3, [r7, #32]
 8009dc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dc8:	d308      	bcc.n	8009ddc <UART_SetConfig+0x430>
 8009dca:	6a3b      	ldr	r3, [r7, #32]
 8009dcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dd0:	d204      	bcs.n	8009ddc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	6a3a      	ldr	r2, [r7, #32]
 8009dd8:	60da      	str	r2, [r3, #12]
 8009dda:	e0ce      	b.n	8009f7a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009de2:	e0ca      	b.n	8009f7a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	69db      	ldr	r3, [r3, #28]
 8009de8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009dec:	d166      	bne.n	8009ebc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009dee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009df2:	2b08      	cmp	r3, #8
 8009df4:	d827      	bhi.n	8009e46 <UART_SetConfig+0x49a>
 8009df6:	a201      	add	r2, pc, #4	@ (adr r2, 8009dfc <UART_SetConfig+0x450>)
 8009df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfc:	08009e21 	.word	0x08009e21
 8009e00:	08009e29 	.word	0x08009e29
 8009e04:	08009e31 	.word	0x08009e31
 8009e08:	08009e47 	.word	0x08009e47
 8009e0c:	08009e37 	.word	0x08009e37
 8009e10:	08009e47 	.word	0x08009e47
 8009e14:	08009e47 	.word	0x08009e47
 8009e18:	08009e47 	.word	0x08009e47
 8009e1c:	08009e3f 	.word	0x08009e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e20:	f7fe f828 	bl	8007e74 <HAL_RCC_GetPCLK1Freq>
 8009e24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e26:	e014      	b.n	8009e52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e28:	f7fe f83a 	bl	8007ea0 <HAL_RCC_GetPCLK2Freq>
 8009e2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e2e:	e010      	b.n	8009e52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e30:	4b4e      	ldr	r3, [pc, #312]	@ (8009f6c <UART_SetConfig+0x5c0>)
 8009e32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e34:	e00d      	b.n	8009e52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e36:	f7fd ffaf 	bl	8007d98 <HAL_RCC_GetSysClockFreq>
 8009e3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e3c:	e009      	b.n	8009e52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e44:	e005      	b.n	8009e52 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009e50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	f000 8090 	beq.w	8009f7a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e5e:	4a44      	ldr	r2, [pc, #272]	@ (8009f70 <UART_SetConfig+0x5c4>)
 8009e60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e64:	461a      	mov	r2, r3
 8009e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e68:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e6c:	005a      	lsls	r2, r3, #1
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	085b      	lsrs	r3, r3, #1
 8009e74:	441a      	add	r2, r3
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e80:	6a3b      	ldr	r3, [r7, #32]
 8009e82:	2b0f      	cmp	r3, #15
 8009e84:	d916      	bls.n	8009eb4 <UART_SetConfig+0x508>
 8009e86:	6a3b      	ldr	r3, [r7, #32]
 8009e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e8c:	d212      	bcs.n	8009eb4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e8e:	6a3b      	ldr	r3, [r7, #32]
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	f023 030f 	bic.w	r3, r3, #15
 8009e96:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e98:	6a3b      	ldr	r3, [r7, #32]
 8009e9a:	085b      	lsrs	r3, r3, #1
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	f003 0307 	and.w	r3, r3, #7
 8009ea2:	b29a      	uxth	r2, r3
 8009ea4:	8bfb      	ldrh	r3, [r7, #30]
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	8bfa      	ldrh	r2, [r7, #30]
 8009eb0:	60da      	str	r2, [r3, #12]
 8009eb2:	e062      	b.n	8009f7a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009eba:	e05e      	b.n	8009f7a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ebc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ec0:	2b08      	cmp	r3, #8
 8009ec2:	d828      	bhi.n	8009f16 <UART_SetConfig+0x56a>
 8009ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8009ecc <UART_SetConfig+0x520>)
 8009ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eca:	bf00      	nop
 8009ecc:	08009ef1 	.word	0x08009ef1
 8009ed0:	08009ef9 	.word	0x08009ef9
 8009ed4:	08009f01 	.word	0x08009f01
 8009ed8:	08009f17 	.word	0x08009f17
 8009edc:	08009f07 	.word	0x08009f07
 8009ee0:	08009f17 	.word	0x08009f17
 8009ee4:	08009f17 	.word	0x08009f17
 8009ee8:	08009f17 	.word	0x08009f17
 8009eec:	08009f0f 	.word	0x08009f0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ef0:	f7fd ffc0 	bl	8007e74 <HAL_RCC_GetPCLK1Freq>
 8009ef4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ef6:	e014      	b.n	8009f22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ef8:	f7fd ffd2 	bl	8007ea0 <HAL_RCC_GetPCLK2Freq>
 8009efc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009efe:	e010      	b.n	8009f22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f00:	4b1a      	ldr	r3, [pc, #104]	@ (8009f6c <UART_SetConfig+0x5c0>)
 8009f02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f04:	e00d      	b.n	8009f22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f06:	f7fd ff47 	bl	8007d98 <HAL_RCC_GetSysClockFreq>
 8009f0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f0c:	e009      	b.n	8009f22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f14:	e005      	b.n	8009f22 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009f16:	2300      	movs	r3, #0
 8009f18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f20:	bf00      	nop
    }

    if (pclk != 0U)
 8009f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d028      	beq.n	8009f7a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f2c:	4a10      	ldr	r2, [pc, #64]	@ (8009f70 <UART_SetConfig+0x5c4>)
 8009f2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f32:	461a      	mov	r2, r3
 8009f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f36:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	085b      	lsrs	r3, r3, #1
 8009f40:	441a      	add	r2, r3
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f4a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f4c:	6a3b      	ldr	r3, [r7, #32]
 8009f4e:	2b0f      	cmp	r3, #15
 8009f50:	d910      	bls.n	8009f74 <UART_SetConfig+0x5c8>
 8009f52:	6a3b      	ldr	r3, [r7, #32]
 8009f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f58:	d20c      	bcs.n	8009f74 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f5a:	6a3b      	ldr	r3, [r7, #32]
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	60da      	str	r2, [r3, #12]
 8009f64:	e009      	b.n	8009f7a <UART_SetConfig+0x5ce>
 8009f66:	bf00      	nop
 8009f68:	40008000 	.word	0x40008000
 8009f6c:	00f42400 	.word	0x00f42400
 8009f70:	080162bc 	.word	0x080162bc
      }
      else
      {
        ret = HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	2201      	movs	r2, #1
 8009f86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	2200      	movs	r2, #0
 8009f94:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009f96:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3730      	adds	r7, #48	@ 0x30
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009fa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fb0:	f003 0308 	and.w	r3, r3, #8
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d00a      	beq.n	8009fce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	430a      	orrs	r2, r1
 8009fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00a      	beq.n	8009ff0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	430a      	orrs	r2, r1
 8009fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ff4:	f003 0302 	and.w	r3, r3, #2
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d00a      	beq.n	800a012 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	430a      	orrs	r2, r1
 800a010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a016:	f003 0304 	and.w	r3, r3, #4
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00a      	beq.n	800a034 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	430a      	orrs	r2, r1
 800a032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a038:	f003 0310 	and.w	r3, r3, #16
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d00a      	beq.n	800a056 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	689b      	ldr	r3, [r3, #8]
 800a046:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	430a      	orrs	r2, r1
 800a054:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a05a:	f003 0320 	and.w	r3, r3, #32
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d00a      	beq.n	800a078 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	430a      	orrs	r2, r1
 800a076:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a07c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a080:	2b00      	cmp	r3, #0
 800a082:	d01a      	beq.n	800a0ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	430a      	orrs	r2, r1
 800a098:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a09e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0a2:	d10a      	bne.n	800a0ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	685b      	ldr	r3, [r3, #4]
 800a0aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	430a      	orrs	r2, r1
 800a0b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d00a      	beq.n	800a0dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	430a      	orrs	r2, r1
 800a0da:	605a      	str	r2, [r3, #4]
  }
}
 800a0dc:	bf00      	nop
 800a0de:	370c      	adds	r7, #12
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b098      	sub	sp, #96	@ 0x60
 800a0ec:	af02      	add	r7, sp, #8
 800a0ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0f8:	f7fb f816 	bl	8005128 <HAL_GetTick>
 800a0fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 0308 	and.w	r3, r3, #8
 800a108:	2b08      	cmp	r3, #8
 800a10a:	d12f      	bne.n	800a16c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a10c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a110:	9300      	str	r3, [sp, #0]
 800a112:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a114:	2200      	movs	r2, #0
 800a116:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 f88e 	bl	800a23c <UART_WaitOnFlagUntilTimeout>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d022      	beq.n	800a16c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a12c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a12e:	e853 3f00 	ldrex	r3, [r3]
 800a132:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a13a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	461a      	mov	r2, r3
 800a142:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a144:	647b      	str	r3, [r7, #68]	@ 0x44
 800a146:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a148:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a14a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a14c:	e841 2300 	strex	r3, r2, [r1]
 800a150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a154:	2b00      	cmp	r3, #0
 800a156:	d1e6      	bne.n	800a126 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2220      	movs	r2, #32
 800a15c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a168:	2303      	movs	r3, #3
 800a16a:	e063      	b.n	800a234 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f003 0304 	and.w	r3, r3, #4
 800a176:	2b04      	cmp	r3, #4
 800a178:	d149      	bne.n	800a20e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a17a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a182:	2200      	movs	r2, #0
 800a184:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 f857 	bl	800a23c <UART_WaitOnFlagUntilTimeout>
 800a18e:	4603      	mov	r3, r0
 800a190:	2b00      	cmp	r3, #0
 800a192:	d03c      	beq.n	800a20e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	e853 3f00 	ldrex	r3, [r3]
 800a1a0:	623b      	str	r3, [r7, #32]
   return(result);
 800a1a2:	6a3b      	ldr	r3, [r7, #32]
 800a1a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1ba:	e841 2300 	strex	r3, r2, [r1]
 800a1be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d1e6      	bne.n	800a194 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	3308      	adds	r3, #8
 800a1cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	e853 3f00 	ldrex	r3, [r3]
 800a1d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	f023 0301 	bic.w	r3, r3, #1
 800a1dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	3308      	adds	r3, #8
 800a1e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1e6:	61fa      	str	r2, [r7, #28]
 800a1e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ea:	69b9      	ldr	r1, [r7, #24]
 800a1ec:	69fa      	ldr	r2, [r7, #28]
 800a1ee:	e841 2300 	strex	r3, r2, [r1]
 800a1f2:	617b      	str	r3, [r7, #20]
   return(result);
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1e5      	bne.n	800a1c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2220      	movs	r2, #32
 800a1fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a20a:	2303      	movs	r3, #3
 800a20c:	e012      	b.n	800a234 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2220      	movs	r2, #32
 800a212:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2220      	movs	r2, #32
 800a21a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2200      	movs	r2, #0
 800a222:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2200      	movs	r2, #0
 800a22e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3758      	adds	r7, #88	@ 0x58
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b084      	sub	sp, #16
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	603b      	str	r3, [r7, #0]
 800a248:	4613      	mov	r3, r2
 800a24a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a24c:	e04f      	b.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a24e:	69bb      	ldr	r3, [r7, #24]
 800a250:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a254:	d04b      	beq.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a256:	f7fa ff67 	bl	8005128 <HAL_GetTick>
 800a25a:	4602      	mov	r2, r0
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	1ad3      	subs	r3, r2, r3
 800a260:	69ba      	ldr	r2, [r7, #24]
 800a262:	429a      	cmp	r2, r3
 800a264:	d302      	bcc.n	800a26c <UART_WaitOnFlagUntilTimeout+0x30>
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d101      	bne.n	800a270 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a26c:	2303      	movs	r3, #3
 800a26e:	e04e      	b.n	800a30e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f003 0304 	and.w	r3, r3, #4
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d037      	beq.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	2b80      	cmp	r3, #128	@ 0x80
 800a282:	d034      	beq.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	2b40      	cmp	r3, #64	@ 0x40
 800a288:	d031      	beq.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	69db      	ldr	r3, [r3, #28]
 800a290:	f003 0308 	and.w	r3, r3, #8
 800a294:	2b08      	cmp	r3, #8
 800a296:	d110      	bne.n	800a2ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2208      	movs	r2, #8
 800a29e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	f000 f95b 	bl	800a55c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2208      	movs	r2, #8
 800a2aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e029      	b.n	800a30e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	69db      	ldr	r3, [r3, #28]
 800a2c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2c8:	d111      	bne.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a2d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2d4:	68f8      	ldr	r0, [r7, #12]
 800a2d6:	f000 f941 	bl	800a55c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2220      	movs	r2, #32
 800a2de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	e00f      	b.n	800a30e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	69da      	ldr	r2, [r3, #28]
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	4013      	ands	r3, r2
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	bf0c      	ite	eq
 800a2fe:	2301      	moveq	r3, #1
 800a300:	2300      	movne	r3, #0
 800a302:	b2db      	uxtb	r3, r3
 800a304:	461a      	mov	r2, r3
 800a306:	79fb      	ldrb	r3, [r7, #7]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d0a0      	beq.n	800a24e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a30c:	2300      	movs	r3, #0
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
	...

0800a318 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a318:	b480      	push	{r7}
 800a31a:	b0a3      	sub	sp, #140	@ 0x8c
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	60f8      	str	r0, [r7, #12]
 800a320:	60b9      	str	r1, [r7, #8]
 800a322:	4613      	mov	r3, r2
 800a324:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	88fa      	ldrh	r2, [r7, #6]
 800a330:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	88fa      	ldrh	r2, [r7, #6]
 800a338:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2200      	movs	r2, #0
 800a340:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a34a:	d10e      	bne.n	800a36a <UART_Start_Receive_IT+0x52>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d105      	bne.n	800a360 <UART_Start_Receive_IT+0x48>
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a35a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a35e:	e02d      	b.n	800a3bc <UART_Start_Receive_IT+0xa4>
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	22ff      	movs	r2, #255	@ 0xff
 800a364:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a368:	e028      	b.n	800a3bc <UART_Start_Receive_IT+0xa4>
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d10d      	bne.n	800a38e <UART_Start_Receive_IT+0x76>
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	691b      	ldr	r3, [r3, #16]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d104      	bne.n	800a384 <UART_Start_Receive_IT+0x6c>
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	22ff      	movs	r2, #255	@ 0xff
 800a37e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a382:	e01b      	b.n	800a3bc <UART_Start_Receive_IT+0xa4>
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	227f      	movs	r2, #127	@ 0x7f
 800a388:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a38c:	e016      	b.n	800a3bc <UART_Start_Receive_IT+0xa4>
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a396:	d10d      	bne.n	800a3b4 <UART_Start_Receive_IT+0x9c>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	691b      	ldr	r3, [r3, #16]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d104      	bne.n	800a3aa <UART_Start_Receive_IT+0x92>
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	227f      	movs	r2, #127	@ 0x7f
 800a3a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3a8:	e008      	b.n	800a3bc <UART_Start_Receive_IT+0xa4>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	223f      	movs	r2, #63	@ 0x3f
 800a3ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3b2:	e003      	b.n	800a3bc <UART_Start_Receive_IT+0xa4>
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	2222      	movs	r2, #34	@ 0x22
 800a3c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	3308      	adds	r3, #8
 800a3d2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a3d6:	e853 3f00 	ldrex	r3, [r3]
 800a3da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a3dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3de:	f043 0301 	orr.w	r3, r3, #1
 800a3e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3308      	adds	r3, #8
 800a3ec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a3f0:	673a      	str	r2, [r7, #112]	@ 0x70
 800a3f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a3f6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a3f8:	e841 2300 	strex	r3, r2, [r1]
 800a3fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a3fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a400:	2b00      	cmp	r3, #0
 800a402:	d1e3      	bne.n	800a3cc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a40c:	d14f      	bne.n	800a4ae <UART_Start_Receive_IT+0x196>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a414:	88fa      	ldrh	r2, [r7, #6]
 800a416:	429a      	cmp	r2, r3
 800a418:	d349      	bcc.n	800a4ae <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a422:	d107      	bne.n	800a434 <UART_Start_Receive_IT+0x11c>
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	691b      	ldr	r3, [r3, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d103      	bne.n	800a434 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	4a47      	ldr	r2, [pc, #284]	@ (800a54c <UART_Start_Receive_IT+0x234>)
 800a430:	675a      	str	r2, [r3, #116]	@ 0x74
 800a432:	e002      	b.n	800a43a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	4a46      	ldr	r2, [pc, #280]	@ (800a550 <UART_Start_Receive_IT+0x238>)
 800a438:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	691b      	ldr	r3, [r3, #16]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d01a      	beq.n	800a478 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a448:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a44a:	e853 3f00 	ldrex	r3, [r3]
 800a44e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a452:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a456:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	461a      	mov	r2, r3
 800a460:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a464:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a466:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a468:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a46a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a46c:	e841 2300 	strex	r3, r2, [r1]
 800a470:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1e4      	bne.n	800a442 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	3308      	adds	r3, #8
 800a47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a482:	e853 3f00 	ldrex	r3, [r3]
 800a486:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a48a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a48e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	3308      	adds	r3, #8
 800a496:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a498:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a49a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a49c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a49e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4a0:	e841 2300 	strex	r3, r2, [r1]
 800a4a4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a4a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d1e5      	bne.n	800a478 <UART_Start_Receive_IT+0x160>
 800a4ac:	e046      	b.n	800a53c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	689b      	ldr	r3, [r3, #8]
 800a4b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4b6:	d107      	bne.n	800a4c8 <UART_Start_Receive_IT+0x1b0>
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d103      	bne.n	800a4c8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4a24      	ldr	r2, [pc, #144]	@ (800a554 <UART_Start_Receive_IT+0x23c>)
 800a4c4:	675a      	str	r2, [r3, #116]	@ 0x74
 800a4c6:	e002      	b.n	800a4ce <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	4a23      	ldr	r2, [pc, #140]	@ (800a558 <UART_Start_Receive_IT+0x240>)
 800a4cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	691b      	ldr	r3, [r3, #16]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d019      	beq.n	800a50a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4de:	e853 3f00 	ldrex	r3, [r3]
 800a4e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a4ea:	677b      	str	r3, [r7, #116]	@ 0x74
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	461a      	mov	r2, r3
 800a4f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4f6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a4fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a4fc:	e841 2300 	strex	r3, r2, [r1]
 800a500:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1e6      	bne.n	800a4d6 <UART_Start_Receive_IT+0x1be>
 800a508:	e018      	b.n	800a53c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	e853 3f00 	ldrex	r3, [r3]
 800a516:	613b      	str	r3, [r7, #16]
   return(result);
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	f043 0320 	orr.w	r3, r3, #32
 800a51e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	461a      	mov	r2, r3
 800a526:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a528:	623b      	str	r3, [r7, #32]
 800a52a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a52c:	69f9      	ldr	r1, [r7, #28]
 800a52e:	6a3a      	ldr	r2, [r7, #32]
 800a530:	e841 2300 	strex	r3, r2, [r1]
 800a534:	61bb      	str	r3, [r7, #24]
   return(result);
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e6      	bne.n	800a50a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a53c:	2300      	movs	r3, #0
}
 800a53e:	4618      	mov	r0, r3
 800a540:	378c      	adds	r7, #140	@ 0x8c
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	0800b0bd 	.word	0x0800b0bd
 800a550:	0800ad59 	.word	0x0800ad59
 800a554:	0800aba1 	.word	0x0800aba1
 800a558:	0800a9e9 	.word	0x0800a9e9

0800a55c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b095      	sub	sp, #84	@ 0x54
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a56c:	e853 3f00 	ldrex	r3, [r3]
 800a570:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a574:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a578:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a582:	643b      	str	r3, [r7, #64]	@ 0x40
 800a584:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a586:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a588:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a58a:	e841 2300 	strex	r3, r2, [r1]
 800a58e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a592:	2b00      	cmp	r3, #0
 800a594:	d1e6      	bne.n	800a564 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	3308      	adds	r3, #8
 800a59c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a59e:	6a3b      	ldr	r3, [r7, #32]
 800a5a0:	e853 3f00 	ldrex	r3, [r3]
 800a5a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5ac:	f023 0301 	bic.w	r3, r3, #1
 800a5b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3308      	adds	r3, #8
 800a5b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a5ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a5bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5c2:	e841 2300 	strex	r3, r2, [r1]
 800a5c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d1e3      	bne.n	800a596 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d118      	bne.n	800a608 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	e853 3f00 	ldrex	r3, [r3]
 800a5e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	f023 0310 	bic.w	r3, r3, #16
 800a5ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	461a      	mov	r2, r3
 800a5f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5f4:	61bb      	str	r3, [r7, #24]
 800a5f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f8:	6979      	ldr	r1, [r7, #20]
 800a5fa:	69ba      	ldr	r2, [r7, #24]
 800a5fc:	e841 2300 	strex	r3, r2, [r1]
 800a600:	613b      	str	r3, [r7, #16]
   return(result);
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d1e6      	bne.n	800a5d6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2220      	movs	r2, #32
 800a60c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2200      	movs	r2, #0
 800a61a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a61c:	bf00      	nop
 800a61e:	3754      	adds	r7, #84	@ 0x54
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b084      	sub	sp, #16
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a634:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2200      	movs	r2, #0
 800a63a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a63e:	68f8      	ldr	r0, [r7, #12]
 800a640:	f7ff f99e 	bl	8009980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a644:	bf00      	nop
 800a646:	3710      	adds	r7, #16
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b08f      	sub	sp, #60	@ 0x3c
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a65a:	2b21      	cmp	r3, #33	@ 0x21
 800a65c:	d14c      	bne.n	800a6f8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a664:	b29b      	uxth	r3, r3
 800a666:	2b00      	cmp	r3, #0
 800a668:	d132      	bne.n	800a6d0 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a670:	6a3b      	ldr	r3, [r7, #32]
 800a672:	e853 3f00 	ldrex	r3, [r3]
 800a676:	61fb      	str	r3, [r7, #28]
   return(result);
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a67e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	461a      	mov	r2, r3
 800a686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a688:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a68a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a68c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a690:	e841 2300 	strex	r3, r2, [r1]
 800a694:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d1e6      	bne.n	800a66a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	e853 3f00 	ldrex	r3, [r3]
 800a6a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ba:	61bb      	str	r3, [r7, #24]
 800a6bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6be:	6979      	ldr	r1, [r7, #20]
 800a6c0:	69ba      	ldr	r2, [r7, #24]
 800a6c2:	e841 2300 	strex	r3, r2, [r1]
 800a6c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d1e6      	bne.n	800a69c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a6ce:	e013      	b.n	800a6f8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6d4:	781a      	ldrb	r2, [r3, #0]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6e0:	1c5a      	adds	r2, r3, #1
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a6f8:	bf00      	nop
 800a6fa:	373c      	adds	r7, #60	@ 0x3c
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a704:	b480      	push	{r7}
 800a706:	b091      	sub	sp, #68	@ 0x44
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a712:	2b21      	cmp	r3, #33	@ 0x21
 800a714:	d151      	bne.n	800a7ba <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d132      	bne.n	800a788 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72a:	e853 3f00 	ldrex	r3, [r3]
 800a72e:	623b      	str	r3, [r7, #32]
   return(result);
 800a730:	6a3b      	ldr	r3, [r7, #32]
 800a732:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a736:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	461a      	mov	r2, r3
 800a73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a740:	633b      	str	r3, [r7, #48]	@ 0x30
 800a742:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a744:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a746:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a748:	e841 2300 	strex	r3, r2, [r1]
 800a74c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1e6      	bne.n	800a722 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	e853 3f00 	ldrex	r3, [r3]
 800a760:	60fb      	str	r3, [r7, #12]
   return(result);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a768:	637b      	str	r3, [r7, #52]	@ 0x34
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	461a      	mov	r2, r3
 800a770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a772:	61fb      	str	r3, [r7, #28]
 800a774:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a776:	69b9      	ldr	r1, [r7, #24]
 800a778:	69fa      	ldr	r2, [r7, #28]
 800a77a:	e841 2300 	strex	r3, r2, [r1]
 800a77e:	617b      	str	r3, [r7, #20]
   return(result);
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d1e6      	bne.n	800a754 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a786:	e018      	b.n	800a7ba <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a78c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a78e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a790:	881b      	ldrh	r3, [r3, #0]
 800a792:	461a      	mov	r2, r3
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a79c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7a2:	1c9a      	adds	r2, r3, #2
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	3b01      	subs	r3, #1
 800a7b2:	b29a      	uxth	r2, r3
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a7ba:	bf00      	nop
 800a7bc:	3744      	adds	r7, #68	@ 0x44
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr

0800a7c6 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b091      	sub	sp, #68	@ 0x44
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7d4:	2b21      	cmp	r3, #33	@ 0x21
 800a7d6:	d160      	bne.n	800a89a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a7de:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a7e0:	e057      	b.n	800a892 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a7e8:	b29b      	uxth	r3, r3
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d133      	bne.n	800a856 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	3308      	adds	r3, #8
 800a7f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f8:	e853 3f00 	ldrex	r3, [r3]
 800a7fc:	623b      	str	r3, [r7, #32]
   return(result);
 800a7fe:	6a3b      	ldr	r3, [r7, #32]
 800a800:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a804:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	3308      	adds	r3, #8
 800a80c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a80e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a810:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a814:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a816:	e841 2300 	strex	r3, r2, [r1]
 800a81a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a81c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d1e5      	bne.n	800a7ee <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	e853 3f00 	ldrex	r3, [r3]
 800a82e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a836:	637b      	str	r3, [r7, #52]	@ 0x34
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	461a      	mov	r2, r3
 800a83e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a840:	61fb      	str	r3, [r7, #28]
 800a842:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a844:	69b9      	ldr	r1, [r7, #24]
 800a846:	69fa      	ldr	r2, [r7, #28]
 800a848:	e841 2300 	strex	r3, r2, [r1]
 800a84c:	617b      	str	r3, [r7, #20]
   return(result);
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d1e6      	bne.n	800a822 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a854:	e021      	b.n	800a89a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	69db      	ldr	r3, [r3, #28]
 800a85c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a860:	2b00      	cmp	r3, #0
 800a862:	d013      	beq.n	800a88c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a868:	781a      	ldrb	r2, [r3, #0]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a874:	1c5a      	adds	r2, r3, #1
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a880:	b29b      	uxth	r3, r3
 800a882:	3b01      	subs	r3, #1
 800a884:	b29a      	uxth	r2, r3
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a88c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a88e:	3b01      	subs	r3, #1
 800a890:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a892:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a894:	2b00      	cmp	r3, #0
 800a896:	d1a4      	bne.n	800a7e2 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a898:	e7ff      	b.n	800a89a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a89a:	bf00      	nop
 800a89c:	3744      	adds	r7, #68	@ 0x44
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr

0800a8a6 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a8a6:	b480      	push	{r7}
 800a8a8:	b091      	sub	sp, #68	@ 0x44
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8b4:	2b21      	cmp	r3, #33	@ 0x21
 800a8b6:	d165      	bne.n	800a984 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a8be:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a8c0:	e05c      	b.n	800a97c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a8c8:	b29b      	uxth	r3, r3
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d133      	bne.n	800a936 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3308      	adds	r3, #8
 800a8d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	e853 3f00 	ldrex	r3, [r3]
 800a8dc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a8e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	3308      	adds	r3, #8
 800a8ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a8f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a8f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8f6:	e841 2300 	strex	r3, r2, [r1]
 800a8fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d1e5      	bne.n	800a8ce <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	e853 3f00 	ldrex	r3, [r3]
 800a90e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a916:	633b      	str	r3, [r7, #48]	@ 0x30
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	461a      	mov	r2, r3
 800a91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a920:	61bb      	str	r3, [r7, #24]
 800a922:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a924:	6979      	ldr	r1, [r7, #20]
 800a926:	69ba      	ldr	r2, [r7, #24]
 800a928:	e841 2300 	strex	r3, r2, [r1]
 800a92c:	613b      	str	r3, [r7, #16]
   return(result);
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1e6      	bne.n	800a902 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a934:	e026      	b.n	800a984 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	69db      	ldr	r3, [r3, #28]
 800a93c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a940:	2b00      	cmp	r3, #0
 800a942:	d018      	beq.n	800a976 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a948:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94c:	881b      	ldrh	r3, [r3, #0]
 800a94e:	461a      	mov	r2, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a958:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a95e:	1c9a      	adds	r2, r3, #2
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	3b01      	subs	r3, #1
 800a96e:	b29a      	uxth	r2, r3
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a976:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a978:	3b01      	subs	r3, #1
 800a97a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a97c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d19f      	bne.n	800a8c2 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a982:	e7ff      	b.n	800a984 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a984:	bf00      	nop
 800a986:	3744      	adds	r7, #68	@ 0x44
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr

0800a990 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b088      	sub	sp, #32
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	e853 3f00 	ldrex	r3, [r3]
 800a9a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9ac:	61fb      	str	r3, [r7, #28]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	61bb      	str	r3, [r7, #24]
 800a9b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ba:	6979      	ldr	r1, [r7, #20]
 800a9bc:	69ba      	ldr	r2, [r7, #24]
 800a9be:	e841 2300 	strex	r3, r2, [r1]
 800a9c2:	613b      	str	r3, [r7, #16]
   return(result);
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d1e6      	bne.n	800a998 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2220      	movs	r2, #32
 800a9ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f7f8 fcb9 	bl	8003350 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9de:	bf00      	nop
 800a9e0:	3720      	adds	r7, #32
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
	...

0800a9e8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b09c      	sub	sp, #112	@ 0x70
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a9f6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa00:	2b22      	cmp	r3, #34	@ 0x22
 800aa02:	f040 80be 	bne.w	800ab82 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800aa10:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800aa14:	b2d9      	uxtb	r1, r3
 800aa16:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800aa1a:	b2da      	uxtb	r2, r3
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa20:	400a      	ands	r2, r1
 800aa22:	b2d2      	uxtb	r2, r2
 800aa24:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa2a:	1c5a      	adds	r2, r3, #1
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa36:	b29b      	uxth	r3, r3
 800aa38:	3b01      	subs	r3, #1
 800aa3a:	b29a      	uxth	r2, r3
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	f040 80a1 	bne.w	800ab92 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa58:	e853 3f00 	ldrex	r3, [r3]
 800aa5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa64:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa70:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa76:	e841 2300 	strex	r3, r2, [r1]
 800aa7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d1e6      	bne.n	800aa50 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	3308      	adds	r3, #8
 800aa88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8c:	e853 3f00 	ldrex	r3, [r3]
 800aa90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aa92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa94:	f023 0301 	bic.w	r3, r3, #1
 800aa98:	667b      	str	r3, [r7, #100]	@ 0x64
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	3308      	adds	r3, #8
 800aaa0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800aaa2:	647a      	str	r2, [r7, #68]	@ 0x44
 800aaa4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aaa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aaaa:	e841 2300 	strex	r3, r2, [r1]
 800aaae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d1e5      	bne.n	800aa82 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2220      	movs	r2, #32
 800aaba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2200      	movs	r2, #0
 800aac2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a33      	ldr	r2, [pc, #204]	@ (800ab9c <UART_RxISR_8BIT+0x1b4>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d01f      	beq.n	800ab14 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d018      	beq.n	800ab14 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaea:	e853 3f00 	ldrex	r3, [r3]
 800aaee:	623b      	str	r3, [r7, #32]
   return(result);
 800aaf0:	6a3b      	ldr	r3, [r7, #32]
 800aaf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aaf6:	663b      	str	r3, [r7, #96]	@ 0x60
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	461a      	mov	r2, r3
 800aafe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab00:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab02:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab08:	e841 2300 	strex	r3, r2, [r1]
 800ab0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d1e6      	bne.n	800aae2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d12e      	bne.n	800ab7a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	e853 3f00 	ldrex	r3, [r3]
 800ab2e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f023 0310 	bic.w	r3, r3, #16
 800ab36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab40:	61fb      	str	r3, [r7, #28]
 800ab42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab44:	69b9      	ldr	r1, [r7, #24]
 800ab46:	69fa      	ldr	r2, [r7, #28]
 800ab48:	e841 2300 	strex	r3, r2, [r1]
 800ab4c:	617b      	str	r3, [r7, #20]
   return(result);
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d1e6      	bne.n	800ab22 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	69db      	ldr	r3, [r3, #28]
 800ab5a:	f003 0310 	and.w	r3, r3, #16
 800ab5e:	2b10      	cmp	r3, #16
 800ab60:	d103      	bne.n	800ab6a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	2210      	movs	r2, #16
 800ab68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ab70:	4619      	mov	r1, r3
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f7fe ff0e 	bl	8009994 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ab78:	e00b      	b.n	800ab92 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f7f8 fbfc 	bl	8003378 <HAL_UART_RxCpltCallback>
}
 800ab80:	e007      	b.n	800ab92 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	699a      	ldr	r2, [r3, #24]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f042 0208 	orr.w	r2, r2, #8
 800ab90:	619a      	str	r2, [r3, #24]
}
 800ab92:	bf00      	nop
 800ab94:	3770      	adds	r7, #112	@ 0x70
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
 800ab9a:	bf00      	nop
 800ab9c:	40008000 	.word	0x40008000

0800aba0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b09c      	sub	sp, #112	@ 0x70
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800abae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800abb8:	2b22      	cmp	r3, #34	@ 0x22
 800abba:	f040 80be 	bne.w	800ad3a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abc4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abcc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800abce:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800abd2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800abd6:	4013      	ands	r3, r2
 800abd8:	b29a      	uxth	r2, r3
 800abda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abdc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abe2:	1c9a      	adds	r2, r3, #2
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abee:	b29b      	uxth	r3, r3
 800abf0:	3b01      	subs	r3, #1
 800abf2:	b29a      	uxth	r2, r3
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	f040 80a1 	bne.w	800ad4a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac10:	e853 3f00 	ldrex	r3, [r3]
 800ac14:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ac16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac1c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	461a      	mov	r2, r3
 800ac24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac26:	657b      	str	r3, [r7, #84]	@ 0x54
 800ac28:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac2a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ac2c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ac2e:	e841 2300 	strex	r3, r2, [r1]
 800ac32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ac34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1e6      	bne.n	800ac08 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	3308      	adds	r3, #8
 800ac40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac44:	e853 3f00 	ldrex	r3, [r3]
 800ac48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac4c:	f023 0301 	bic.w	r3, r3, #1
 800ac50:	663b      	str	r3, [r7, #96]	@ 0x60
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	3308      	adds	r3, #8
 800ac58:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ac5a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ac5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ac62:	e841 2300 	strex	r3, r2, [r1]
 800ac66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1e5      	bne.n	800ac3a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2220      	movs	r2, #32
 800ac72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	4a33      	ldr	r2, [pc, #204]	@ (800ad54 <UART_RxISR_16BIT+0x1b4>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d01f      	beq.n	800accc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	685b      	ldr	r3, [r3, #4]
 800ac92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d018      	beq.n	800accc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aca0:	6a3b      	ldr	r3, [r7, #32]
 800aca2:	e853 3f00 	ldrex	r3, [r3]
 800aca6:	61fb      	str	r3, [r7, #28]
   return(result);
 800aca8:	69fb      	ldr	r3, [r7, #28]
 800acaa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800acae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	461a      	mov	r2, r3
 800acb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800acb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800acba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acc0:	e841 2300 	strex	r3, r2, [r1]
 800acc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800acc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d1e6      	bne.n	800ac9a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d12e      	bne.n	800ad32 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	e853 3f00 	ldrex	r3, [r3]
 800ace6:	60bb      	str	r3, [r7, #8]
   return(result);
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	f023 0310 	bic.w	r3, r3, #16
 800acee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	461a      	mov	r2, r3
 800acf6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acf8:	61bb      	str	r3, [r7, #24]
 800acfa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acfc:	6979      	ldr	r1, [r7, #20]
 800acfe:	69ba      	ldr	r2, [r7, #24]
 800ad00:	e841 2300 	strex	r3, r2, [r1]
 800ad04:	613b      	str	r3, [r7, #16]
   return(result);
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1e6      	bne.n	800acda <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	69db      	ldr	r3, [r3, #28]
 800ad12:	f003 0310 	and.w	r3, r3, #16
 800ad16:	2b10      	cmp	r3, #16
 800ad18:	d103      	bne.n	800ad22 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2210      	movs	r2, #16
 800ad20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad28:	4619      	mov	r1, r3
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f7fe fe32 	bl	8009994 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ad30:	e00b      	b.n	800ad4a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f7f8 fb20 	bl	8003378 <HAL_UART_RxCpltCallback>
}
 800ad38:	e007      	b.n	800ad4a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	699a      	ldr	r2, [r3, #24]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f042 0208 	orr.w	r2, r2, #8
 800ad48:	619a      	str	r2, [r3, #24]
}
 800ad4a:	bf00      	nop
 800ad4c:	3770      	adds	r7, #112	@ 0x70
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	40008000 	.word	0x40008000

0800ad58 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b0ac      	sub	sp, #176	@ 0xb0
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ad66:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	69db      	ldr	r3, [r3, #28]
 800ad70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad8e:	2b22      	cmp	r3, #34	@ 0x22
 800ad90:	f040 8183 	bne.w	800b09a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ad9a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ad9e:	e126      	b.n	800afee <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800adaa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800adae:	b2d9      	uxtb	r1, r3
 800adb0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800adb4:	b2da      	uxtb	r2, r3
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adba:	400a      	ands	r2, r1
 800adbc:	b2d2      	uxtb	r2, r2
 800adbe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adc4:	1c5a      	adds	r2, r3, #1
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800add0:	b29b      	uxth	r3, r3
 800add2:	3b01      	subs	r3, #1
 800add4:	b29a      	uxth	r2, r3
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	69db      	ldr	r3, [r3, #28]
 800ade2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ade6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adea:	f003 0307 	and.w	r3, r3, #7
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d053      	beq.n	800ae9a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800adf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d011      	beq.n	800ae22 <UART_RxISR_8BIT_FIFOEN+0xca>
 800adfe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ae02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d00b      	beq.n	800ae22 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae18:	f043 0201 	orr.w	r2, r3, #1
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae26:	f003 0302 	and.w	r3, r3, #2
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d011      	beq.n	800ae52 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ae2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae32:	f003 0301 	and.w	r3, r3, #1
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00b      	beq.n	800ae52 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	2202      	movs	r2, #2
 800ae40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae48:	f043 0204 	orr.w	r2, r3, #4
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae56:	f003 0304 	and.w	r3, r3, #4
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d011      	beq.n	800ae82 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ae5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae62:	f003 0301 	and.w	r3, r3, #1
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00b      	beq.n	800ae82 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	2204      	movs	r2, #4
 800ae70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae78:	f043 0202 	orr.w	r2, r3, #2
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d006      	beq.n	800ae9a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f7fe fd77 	bl	8009980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	f040 80a3 	bne.w	800afee <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeb0:	e853 3f00 	ldrex	r3, [r3]
 800aeb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800aeb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aebc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	461a      	mov	r2, r3
 800aec6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aeca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aecc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aece:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800aed0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800aed2:	e841 2300 	strex	r3, r2, [r1]
 800aed6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800aed8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d1e4      	bne.n	800aea8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	3308      	adds	r3, #8
 800aee4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aee8:	e853 3f00 	ldrex	r3, [r3]
 800aeec:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800aeee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aef0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aef4:	f023 0301 	bic.w	r3, r3, #1
 800aef8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	3308      	adds	r3, #8
 800af02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af06:	66ba      	str	r2, [r7, #104]	@ 0x68
 800af08:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800af0c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af0e:	e841 2300 	strex	r3, r2, [r1]
 800af12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800af14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1e1      	bne.n	800aede <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2220      	movs	r2, #32
 800af1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2200      	movs	r2, #0
 800af26:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a60      	ldr	r2, [pc, #384]	@ (800b0b4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d021      	beq.n	800af7c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af42:	2b00      	cmp	r3, #0
 800af44:	d01a      	beq.n	800af7c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af4e:	e853 3f00 	ldrex	r3, [r3]
 800af52:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800af54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800af5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	461a      	mov	r2, r3
 800af64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af68:	657b      	str	r3, [r7, #84]	@ 0x54
 800af6a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800af6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800af70:	e841 2300 	strex	r3, r2, [r1]
 800af74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800af76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d1e4      	bne.n	800af46 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af80:	2b01      	cmp	r3, #1
 800af82:	d130      	bne.n	800afe6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af92:	e853 3f00 	ldrex	r3, [r3]
 800af96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800af98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9a:	f023 0310 	bic.w	r3, r3, #16
 800af9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	461a      	mov	r2, r3
 800afa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800afac:	643b      	str	r3, [r7, #64]	@ 0x40
 800afae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800afb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800afb4:	e841 2300 	strex	r3, r2, [r1]
 800afb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800afba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d1e4      	bne.n	800af8a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	69db      	ldr	r3, [r3, #28]
 800afc6:	f003 0310 	and.w	r3, r3, #16
 800afca:	2b10      	cmp	r3, #16
 800afcc:	d103      	bne.n	800afd6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2210      	movs	r2, #16
 800afd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800afdc:	4619      	mov	r1, r3
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f7fe fcd8 	bl	8009994 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800afe4:	e00e      	b.n	800b004 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f7f8 f9c6 	bl	8003378 <HAL_UART_RxCpltCallback>
        break;
 800afec:	e00a      	b.n	800b004 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800afee:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d006      	beq.n	800b004 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800aff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800affa:	f003 0320 	and.w	r3, r3, #32
 800affe:	2b00      	cmp	r3, #0
 800b000:	f47f aece 	bne.w	800ada0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b00a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b00e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b012:	2b00      	cmp	r3, #0
 800b014:	d049      	beq.n	800b0aa <UART_RxISR_8BIT_FIFOEN+0x352>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b01c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b020:	429a      	cmp	r2, r3
 800b022:	d242      	bcs.n	800b0aa <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	3308      	adds	r3, #8
 800b02a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02c:	6a3b      	ldr	r3, [r7, #32]
 800b02e:	e853 3f00 	ldrex	r3, [r3]
 800b032:	61fb      	str	r3, [r7, #28]
   return(result);
 800b034:	69fb      	ldr	r3, [r7, #28]
 800b036:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b03a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	3308      	adds	r3, #8
 800b044:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b048:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b04a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b04c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b04e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b050:	e841 2300 	strex	r3, r2, [r1]
 800b054:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d1e3      	bne.n	800b024 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	4a16      	ldr	r2, [pc, #88]	@ (800b0b8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b060:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	e853 3f00 	ldrex	r3, [r3]
 800b06e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	f043 0320 	orr.w	r3, r3, #32
 800b076:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	461a      	mov	r2, r3
 800b080:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b084:	61bb      	str	r3, [r7, #24]
 800b086:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b088:	6979      	ldr	r1, [r7, #20]
 800b08a:	69ba      	ldr	r2, [r7, #24]
 800b08c:	e841 2300 	strex	r3, r2, [r1]
 800b090:	613b      	str	r3, [r7, #16]
   return(result);
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d1e4      	bne.n	800b062 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b098:	e007      	b.n	800b0aa <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	699a      	ldr	r2, [r3, #24]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f042 0208 	orr.w	r2, r2, #8
 800b0a8:	619a      	str	r2, [r3, #24]
}
 800b0aa:	bf00      	nop
 800b0ac:	37b0      	adds	r7, #176	@ 0xb0
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	40008000 	.word	0x40008000
 800b0b8:	0800a9e9 	.word	0x0800a9e9

0800b0bc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b0ae      	sub	sp, #184	@ 0xb8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b0ca:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	69db      	ldr	r3, [r3, #28]
 800b0d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	689b      	ldr	r3, [r3, #8]
 800b0e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b0f2:	2b22      	cmp	r3, #34	@ 0x22
 800b0f4:	f040 8187 	bne.w	800b406 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b0fe:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b102:	e12a      	b.n	800b35a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b10a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b116:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b11a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b11e:	4013      	ands	r3, r2
 800b120:	b29a      	uxth	r2, r3
 800b122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b126:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b12c:	1c9a      	adds	r2, r3, #2
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b138:	b29b      	uxth	r3, r3
 800b13a:	3b01      	subs	r3, #1
 800b13c:	b29a      	uxth	r2, r3
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	69db      	ldr	r3, [r3, #28]
 800b14a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b14e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b152:	f003 0307 	and.w	r3, r3, #7
 800b156:	2b00      	cmp	r3, #0
 800b158:	d053      	beq.n	800b202 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b15a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b15e:	f003 0301 	and.w	r3, r3, #1
 800b162:	2b00      	cmp	r3, #0
 800b164:	d011      	beq.n	800b18a <UART_RxISR_16BIT_FIFOEN+0xce>
 800b166:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b16a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00b      	beq.n	800b18a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	2201      	movs	r2, #1
 800b178:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b180:	f043 0201 	orr.w	r2, r3, #1
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b18a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b18e:	f003 0302 	and.w	r3, r3, #2
 800b192:	2b00      	cmp	r3, #0
 800b194:	d011      	beq.n	800b1ba <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b196:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b19a:	f003 0301 	and.w	r3, r3, #1
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d00b      	beq.n	800b1ba <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2202      	movs	r2, #2
 800b1a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1b0:	f043 0204 	orr.w	r2, r3, #4
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b1ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b1be:	f003 0304 	and.w	r3, r3, #4
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d011      	beq.n	800b1ea <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b1c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b1ca:	f003 0301 	and.w	r3, r3, #1
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d00b      	beq.n	800b1ea <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2204      	movs	r2, #4
 800b1d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1e0:	f043 0202 	orr.w	r2, r3, #2
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d006      	beq.n	800b202 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f7fe fbc3 	bl	8009980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b208:	b29b      	uxth	r3, r3
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f040 80a5 	bne.w	800b35a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b218:	e853 3f00 	ldrex	r3, [r3]
 800b21c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b21e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b224:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	461a      	mov	r2, r3
 800b22e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b232:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b236:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b238:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b23a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b23e:	e841 2300 	strex	r3, r2, [r1]
 800b242:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b244:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b246:	2b00      	cmp	r3, #0
 800b248:	d1e2      	bne.n	800b210 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	3308      	adds	r3, #8
 800b250:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b252:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b254:	e853 3f00 	ldrex	r3, [r3]
 800b258:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b25a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b25c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b260:	f023 0301 	bic.w	r3, r3, #1
 800b264:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	3308      	adds	r3, #8
 800b26e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b272:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b274:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b276:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b278:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b27a:	e841 2300 	strex	r3, r2, [r1]
 800b27e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b282:	2b00      	cmp	r3, #0
 800b284:	d1e1      	bne.n	800b24a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2220      	movs	r2, #32
 800b28a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2200      	movs	r2, #0
 800b292:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2200      	movs	r2, #0
 800b298:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4a60      	ldr	r2, [pc, #384]	@ (800b420 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d021      	beq.n	800b2e8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d01a      	beq.n	800b2e8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2ba:	e853 3f00 	ldrex	r3, [r3]
 800b2be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b2c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b2c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b2d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b2d6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b2da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b2dc:	e841 2300 	strex	r3, r2, [r1]
 800b2e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b2e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d1e4      	bne.n	800b2b2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d130      	bne.n	800b352 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2fe:	e853 3f00 	ldrex	r3, [r3]
 800b302:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b306:	f023 0310 	bic.w	r3, r3, #16
 800b30a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	461a      	mov	r2, r3
 800b314:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b318:	647b      	str	r3, [r7, #68]	@ 0x44
 800b31a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b31e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b320:	e841 2300 	strex	r3, r2, [r1]
 800b324:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1e4      	bne.n	800b2f6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	69db      	ldr	r3, [r3, #28]
 800b332:	f003 0310 	and.w	r3, r3, #16
 800b336:	2b10      	cmp	r3, #16
 800b338:	d103      	bne.n	800b342 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	2210      	movs	r2, #16
 800b340:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b348:	4619      	mov	r1, r3
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f7fe fb22 	bl	8009994 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b350:	e00e      	b.n	800b370 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f7f8 f810 	bl	8003378 <HAL_UART_RxCpltCallback>
        break;
 800b358:	e00a      	b.n	800b370 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b35a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d006      	beq.n	800b370 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b362:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b366:	f003 0320 	and.w	r3, r3, #32
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f47f aeca 	bne.w	800b104 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b376:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b37a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d049      	beq.n	800b416 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b388:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d242      	bcs.n	800b416 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3308      	adds	r3, #8
 800b396:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39a:	e853 3f00 	ldrex	r3, [r3]
 800b39e:	623b      	str	r3, [r7, #32]
   return(result);
 800b3a0:	6a3b      	ldr	r3, [r7, #32]
 800b3a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b3a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	3308      	adds	r3, #8
 800b3b0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b3b4:	633a      	str	r2, [r7, #48]	@ 0x30
 800b3b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3bc:	e841 2300 	strex	r3, r2, [r1]
 800b3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d1e3      	bne.n	800b390 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	4a16      	ldr	r2, [pc, #88]	@ (800b424 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b3cc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	e853 3f00 	ldrex	r3, [r3]
 800b3da:	60fb      	str	r3, [r7, #12]
   return(result);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f043 0320 	orr.w	r3, r3, #32
 800b3e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3f0:	61fb      	str	r3, [r7, #28]
 800b3f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f4:	69b9      	ldr	r1, [r7, #24]
 800b3f6:	69fa      	ldr	r2, [r7, #28]
 800b3f8:	e841 2300 	strex	r3, r2, [r1]
 800b3fc:	617b      	str	r3, [r7, #20]
   return(result);
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d1e4      	bne.n	800b3ce <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b404:	e007      	b.n	800b416 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	699a      	ldr	r2, [r3, #24]
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f042 0208 	orr.w	r2, r2, #8
 800b414:	619a      	str	r2, [r3, #24]
}
 800b416:	bf00      	nop
 800b418:	37b8      	adds	r7, #184	@ 0xb8
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}
 800b41e:	bf00      	nop
 800b420:	40008000 	.word	0x40008000
 800b424:	0800aba1 	.word	0x0800aba1

0800b428 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b428:	b480      	push	{r7}
 800b42a:	b083      	sub	sp, #12
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b430:	bf00      	nop
 800b432:	370c      	adds	r7, #12
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b43c:	b480      	push	{r7}
 800b43e:	b083      	sub	sp, #12
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b444:	bf00      	nop
 800b446:	370c      	adds	r7, #12
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr

0800b450 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b450:	b480      	push	{r7}
 800b452:	b083      	sub	sp, #12
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b458:	bf00      	nop
 800b45a:	370c      	adds	r7, #12
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr

0800b464 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b464:	b480      	push	{r7}
 800b466:	b085      	sub	sp, #20
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b472:	2b01      	cmp	r3, #1
 800b474:	d101      	bne.n	800b47a <HAL_UARTEx_DisableFifoMode+0x16>
 800b476:	2302      	movs	r3, #2
 800b478:	e027      	b.n	800b4ca <HAL_UARTEx_DisableFifoMode+0x66>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2201      	movs	r2, #1
 800b47e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2224      	movs	r2, #36	@ 0x24
 800b486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f022 0201 	bic.w	r2, r2, #1
 800b4a0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b4a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	68fa      	ldr	r2, [r7, #12]
 800b4b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2220      	movs	r2, #32
 800b4bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4c8:	2300      	movs	r3, #0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3714      	adds	r7, #20
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d4:	4770      	bx	lr

0800b4d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b4d6:	b580      	push	{r7, lr}
 800b4d8:	b084      	sub	sp, #16
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	6078      	str	r0, [r7, #4]
 800b4de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d101      	bne.n	800b4ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b4ea:	2302      	movs	r3, #2
 800b4ec:	e02d      	b.n	800b54a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2224      	movs	r2, #36	@ 0x24
 800b4fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	681a      	ldr	r2, [r3, #0]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f022 0201 	bic.w	r2, r2, #1
 800b514:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	683a      	ldr	r2, [r7, #0]
 800b526:	430a      	orrs	r2, r1
 800b528:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 f850 	bl	800b5d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	68fa      	ldr	r2, [r7, #12]
 800b536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2220      	movs	r2, #32
 800b53c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2200      	movs	r2, #0
 800b544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b548:	2300      	movs	r3, #0
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3710      	adds	r7, #16
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}

0800b552 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b552:	b580      	push	{r7, lr}
 800b554:	b084      	sub	sp, #16
 800b556:	af00      	add	r7, sp, #0
 800b558:	6078      	str	r0, [r7, #4]
 800b55a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b562:	2b01      	cmp	r3, #1
 800b564:	d101      	bne.n	800b56a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b566:	2302      	movs	r3, #2
 800b568:	e02d      	b.n	800b5c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2201      	movs	r2, #1
 800b56e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2224      	movs	r2, #36	@ 0x24
 800b576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	681a      	ldr	r2, [r3, #0]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f022 0201 	bic.w	r2, r2, #1
 800b590:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	683a      	ldr	r2, [r7, #0]
 800b5a2:	430a      	orrs	r2, r1
 800b5a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f000 f812 	bl	800b5d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	68fa      	ldr	r2, [r7, #12]
 800b5b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2220      	movs	r2, #32
 800b5b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b5c4:	2300      	movs	r3, #0
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
	...

0800b5d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b085      	sub	sp, #20
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d108      	bne.n	800b5f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b5f0:	e031      	b.n	800b656 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b5f2:	2308      	movs	r3, #8
 800b5f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b5f6:	2308      	movs	r3, #8
 800b5f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	0e5b      	lsrs	r3, r3, #25
 800b602:	b2db      	uxtb	r3, r3
 800b604:	f003 0307 	and.w	r3, r3, #7
 800b608:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	689b      	ldr	r3, [r3, #8]
 800b610:	0f5b      	lsrs	r3, r3, #29
 800b612:	b2db      	uxtb	r3, r3
 800b614:	f003 0307 	and.w	r3, r3, #7
 800b618:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b61a:	7bbb      	ldrb	r3, [r7, #14]
 800b61c:	7b3a      	ldrb	r2, [r7, #12]
 800b61e:	4911      	ldr	r1, [pc, #68]	@ (800b664 <UARTEx_SetNbDataToProcess+0x94>)
 800b620:	5c8a      	ldrb	r2, [r1, r2]
 800b622:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b626:	7b3a      	ldrb	r2, [r7, #12]
 800b628:	490f      	ldr	r1, [pc, #60]	@ (800b668 <UARTEx_SetNbDataToProcess+0x98>)
 800b62a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b62c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b630:	b29a      	uxth	r2, r3
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b638:	7bfb      	ldrb	r3, [r7, #15]
 800b63a:	7b7a      	ldrb	r2, [r7, #13]
 800b63c:	4909      	ldr	r1, [pc, #36]	@ (800b664 <UARTEx_SetNbDataToProcess+0x94>)
 800b63e:	5c8a      	ldrb	r2, [r1, r2]
 800b640:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b644:	7b7a      	ldrb	r2, [r7, #13]
 800b646:	4908      	ldr	r1, [pc, #32]	@ (800b668 <UARTEx_SetNbDataToProcess+0x98>)
 800b648:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b64a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b64e:	b29a      	uxth	r2, r3
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b656:	bf00      	nop
 800b658:	3714      	adds	r7, #20
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr
 800b662:	bf00      	nop
 800b664:	080162d4 	.word	0x080162d4
 800b668:	080162dc 	.word	0x080162dc

0800b66c <rt_roundd_snf>:
  targetAngle);
static boolean_T SupervisorB1_checkStop(const real32_T wheel_speeds[4]);
static void enter_atomic_Stato_Marcia_rover(const SafetyStatus
  *rover_safety_state);
real_T rt_roundd_snf(real_T u)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b084      	sub	sp, #16
 800b670:	af00      	add	r7, sp, #0
 800b672:	ed87 0b00 	vstr	d0, [r7]
  real_T y;
  if (fabs(u) < 4.503599627370496E+15) {
 800b676:	6838      	ldr	r0, [r7, #0]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b67e:	f04f 0200 	mov.w	r2, #0
 800b682:	4b2f      	ldr	r3, [pc, #188]	@ (800b740 <rt_roundd_snf+0xd4>)
 800b684:	f7f5 fa52 	bl	8000b2c <__aeabi_dcmplt>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d048      	beq.n	800b720 <rt_roundd_snf+0xb4>
    if (u >= 0.5) {
 800b68e:	f04f 0200 	mov.w	r2, #0
 800b692:	4b2c      	ldr	r3, [pc, #176]	@ (800b744 <rt_roundd_snf+0xd8>)
 800b694:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b698:	f7f5 fa5c 	bl	8000b54 <__aeabi_dcmpge>
 800b69c:	4603      	mov	r3, r0
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d013      	beq.n	800b6ca <rt_roundd_snf+0x5e>
      y = floor(u + 0.5);
 800b6a2:	f04f 0200 	mov.w	r2, #0
 800b6a6:	4b27      	ldr	r3, [pc, #156]	@ (800b744 <rt_roundd_snf+0xd8>)
 800b6a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b6ac:	f7f4 fe16 	bl	80002dc <__adddf3>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	ec43 2b17 	vmov	d7, r2, r3
 800b6b8:	eeb0 0a47 	vmov.f32	s0, s14
 800b6bc:	eef0 0a67 	vmov.f32	s1, s15
 800b6c0:	f00a fa1e 	bl	8015b00 <floor>
 800b6c4:	ed87 0b02 	vstr	d0, [r7, #8]
 800b6c8:	e02e      	b.n	800b728 <rt_roundd_snf+0xbc>
    } else if (u > -0.5) {
 800b6ca:	f04f 0200 	mov.w	r2, #0
 800b6ce:	4b1e      	ldr	r3, [pc, #120]	@ (800b748 <rt_roundd_snf+0xdc>)
 800b6d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b6d4:	f7f5 fa48 	bl	8000b68 <__aeabi_dcmpgt>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d00c      	beq.n	800b6f8 <rt_roundd_snf+0x8c>
      y = u * 0.0;
 800b6de:	f04f 0200 	mov.w	r2, #0
 800b6e2:	f04f 0300 	mov.w	r3, #0
 800b6e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b6ea:	f7f4 ffad 	bl	8000648 <__aeabi_dmul>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800b6f6:	e017      	b.n	800b728 <rt_roundd_snf+0xbc>
    } else {
      y = ceil(u - 0.5);
 800b6f8:	f04f 0200 	mov.w	r2, #0
 800b6fc:	4b11      	ldr	r3, [pc, #68]	@ (800b744 <rt_roundd_snf+0xd8>)
 800b6fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b702:	f7f4 fde9 	bl	80002d8 <__aeabi_dsub>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	ec43 2b17 	vmov	d7, r2, r3
 800b70e:	eeb0 0a47 	vmov.f32	s0, s14
 800b712:	eef0 0a67 	vmov.f32	s1, s15
 800b716:	f00a f977 	bl	8015a08 <ceil>
 800b71a:	ed87 0b02 	vstr	d0, [r7, #8]
 800b71e:	e003      	b.n	800b728 <rt_roundd_snf+0xbc>
    }
  } else {
    y = u;
 800b720:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b724:	e9c7 2302 	strd	r2, r3, [r7, #8]
  }

  return y;
 800b728:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b72c:	ec43 2b17 	vmov	d7, r2, r3
}
 800b730:	eeb0 0a47 	vmov.f32	s0, s14
 800b734:	eef0 0a67 	vmov.f32	s1, s15
 800b738:	3710      	adds	r7, #16
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	43300000 	.word	0x43300000
 800b744:	3fe00000 	.word	0x3fe00000
 800b748:	bfe00000 	.word	0xbfe00000

0800b74c <SupervisorB1_checkTempTimeout>:

/* Function for Chart: '<Root>/Monitor Board Status' */
static boolean_T SupervisorB1_checkTempTimeout(uint32_T now_ms, uint32_T
  temp_last_valid_ms, real32_T temperature_degC)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b086      	sub	sp, #24
 800b750:	af00      	add	r7, sp, #0
 800b752:	60f8      	str	r0, [r7, #12]
 800b754:	60b9      	str	r1, [r7, #8]
 800b756:	ed87 0a01 	vstr	s0, [r7, #4]
  uint32_T dt_s;
  dt_s = now_ms -
 800b75a:	68fa      	ldr	r2, [r7, #12]
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	1ad3      	subs	r3, r2, r3
 800b760:	617b      	str	r3, [r7, #20]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ temp_last_valid_ms;
  if (dt_s > now_ms) {
 800b762:	697a      	ldr	r2, [r7, #20]
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	429a      	cmp	r2, r3
 800b768:	d901      	bls.n	800b76e <SupervisorB1_checkTempTimeout+0x22>
    dt_s = 0U;
 800b76a:	2300      	movs	r3, #0
 800b76c:	617b      	str	r3, [r7, #20]
  }

  dt_s = (uint32_T)rt_roundd_snf((real_T)dt_s / 1000.0);
 800b76e:	6978      	ldr	r0, [r7, #20]
 800b770:	f7f4 fef0 	bl	8000554 <__aeabi_ui2d>
 800b774:	f04f 0200 	mov.w	r2, #0
 800b778:	4b17      	ldr	r3, [pc, #92]	@ (800b7d8 <SupervisorB1_checkTempTimeout+0x8c>)
 800b77a:	f7f5 f88f 	bl	800089c <__aeabi_ddiv>
 800b77e:	4602      	mov	r2, r0
 800b780:	460b      	mov	r3, r1
 800b782:	ec43 2b17 	vmov	d7, r2, r3
 800b786:	eeb0 0a47 	vmov.f32	s0, s14
 800b78a:	eef0 0a67 	vmov.f32	s1, s15
 800b78e:	f7ff ff6d 	bl	800b66c <rt_roundd_snf>
 800b792:	ec53 2b10 	vmov	r2, r3, d0
 800b796:	4610      	mov	r0, r2
 800b798:	4619      	mov	r1, r3
 800b79a:	f7f5 fa2d 	bl	8000bf8 <__aeabi_d2uiz>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	617b      	str	r3, [r7, #20]
  return (!(dt_s < 0.5)) && (temperature_degC + (real32_T)dt_s >= 65.0F);
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d011      	beq.n	800b7cc <SupervisorB1_checkTempTimeout+0x80>
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	ee07 3a90 	vmov	s15, r3
 800b7ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7b2:	edd7 7a01 	vldr	s15, [r7, #4]
 800b7b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b7ba:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800b7dc <SupervisorB1_checkTempTimeout+0x90>
 800b7be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7c6:	db01      	blt.n	800b7cc <SupervisorB1_checkTempTimeout+0x80>
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	e000      	b.n	800b7ce <SupervisorB1_checkTempTimeout+0x82>
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	b2db      	uxtb	r3, r3
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3718      	adds	r7, #24
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}
 800b7d8:	408f4000 	.word	0x408f4000
 800b7dc:	42820000 	.word	0x42820000

0800b7e0 <SupervisorB1_MonitorTemperature>:

/* Function for Chart: '<Root>/Monitor Board Status' */
static void SupervisorB1_MonitorTemperature(const BoardHealthSnapshot_t
  *BusConversion_InsertedFor_Monit, TemperatureStatus *temp_status)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	6039      	str	r1, [r7, #0]
  switch (SupervisorB1_DW.is_MonitorTemperature) {
 800b7ea:	4b94      	ldr	r3, [pc, #592]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b7ec:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 800b7f0:	2b03      	cmp	r3, #3
 800b7f2:	f000 80cb 	beq.w	800b98c <SupervisorB1_MonitorTemperature+0x1ac>
 800b7f6:	2b03      	cmp	r3, #3
 800b7f8:	f300 812a 	bgt.w	800ba50 <SupervisorB1_MonitorTemperature+0x270>
 800b7fc:	2b01      	cmp	r3, #1
 800b7fe:	d002      	beq.n	800b806 <SupervisorB1_MonitorTemperature+0x26>
 800b800:	2b02      	cmp	r3, #2
 800b802:	d038      	beq.n	800b876 <SupervisorB1_MonitorTemperature+0x96>
 800b804:	e124      	b.n	800ba50 <SupervisorB1_MonitorTemperature+0x270>
   case Supervi_IN_Temperature_critical:
    *temp_status = TEMP_HEALTH_CRITICAL;
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	2202      	movs	r2, #2
 800b80a:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	edd3 7a00 	vldr	s15, [r3]
 800b812:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 800ba4c <SupervisorB1_MonitorTemperature+0x26c>
 800b816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b81a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b81e:	bf4c      	ite	mi
 800b820:	2301      	movmi	r3, #1
 800b822:	2300      	movpl	r3, #0
 800b824:	b2db      	uxtb	r3, r3
 800b826:	f083 0301 	eor.w	r3, r3, #1
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d012      	beq.n	800b856 <SupervisorB1_MonitorTemperature+0x76>
        (!(BusConversion_InsertedFor_Monit->temperature_degC > 0.0F))) {
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	edd3 7a00 	vldr	s15, [r3]
 800b836:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b83a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b83e:	bfcc      	ite	gt
 800b840:	2301      	movgt	r3, #1
 800b842:	2300      	movle	r3, #0
 800b844:	b2db      	uxtb	r3, r3
 800b846:	f083 0301 	eor.w	r3, r3, #1
 800b84a:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d002      	beq.n	800b856 <SupervisorB1_MonitorTemperature+0x76>
      SupervisorB1_DW.durationCounter_1_kv = 0U;
 800b850:	4b7a      	ldr	r3, [pc, #488]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b852:	2200      	movs	r2, #0
 800b854:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    if (SupervisorB1_DW.durationCounter_1_kv > 250U) {
 800b856:	4b79      	ldr	r3, [pc, #484]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b858:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b85a:	2bfa      	cmp	r3, #250	@ 0xfa
 800b85c:	f240 812f 	bls.w	800babe <SupervisorB1_MonitorTemperature+0x2de>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800b860:	4b76      	ldr	r3, [pc, #472]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b862:	2200      	movs	r2, #0
 800b864:	679a      	str	r2, [r3, #120]	@ 0x78
      SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800b866:	4b75      	ldr	r3, [pc, #468]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b868:	2203      	movs	r2, #3
 800b86a:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
      *temp_status = TEMP_HEALTH_OK;
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	2200      	movs	r2, #0
 800b872:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b874:	e123      	b.n	800babe <SupervisorB1_MonitorTemperature+0x2de>

   case Supervi_IN_Temperature_degraded:
    *temp_status = TEMP_HEALTH_DEGRADED;
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	2201      	movs	r2, #1
 800b87a:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	edd3 7a00 	vldr	s15, [r3]
 800b882:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800ba4c <SupervisorB1_MonitorTemperature+0x26c>
 800b886:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b88e:	bf4c      	ite	mi
 800b890:	2301      	movmi	r3, #1
 800b892:	2300      	movpl	r3, #0
 800b894:	b2db      	uxtb	r3, r3
 800b896:	f083 0301 	eor.w	r3, r3, #1
 800b89a:	b2db      	uxtb	r3, r3
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d012      	beq.n	800b8c6 <SupervisorB1_MonitorTemperature+0xe6>
        (!(BusConversion_InsertedFor_Monit->temperature_degC > 0.0F))) {
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	edd3 7a00 	vldr	s15, [r3]
 800b8a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ae:	bfcc      	ite	gt
 800b8b0:	2301      	movgt	r3, #1
 800b8b2:	2300      	movle	r3, #0
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	f083 0301 	eor.w	r3, r3, #1
 800b8ba:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d002      	beq.n	800b8c6 <SupervisorB1_MonitorTemperature+0xe6>
      SupervisorB1_DW.durationCounter_1_k = 0U;
 800b8c0:	4b5e      	ldr	r3, [pc, #376]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    if (SupervisorB1_DW.durationCounter_1_k > 500U) {
 800b8c6:	4b5d      	ldr	r3, [pc, #372]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b8c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b8ca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b8ce:	d90a      	bls.n	800b8e6 <SupervisorB1_MonitorTemperature+0x106>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800b8d0:	4b5a      	ldr	r3, [pc, #360]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	679a      	str	r2, [r3, #120]	@ 0x78
      SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800b8d6:	4b59      	ldr	r3, [pc, #356]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b8d8:	2203      	movs	r2, #3
 800b8da:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
      *temp_status = TEMP_HEALTH_OK;
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	701a      	strb	r2, [r3, #0]
        SupervisorB1_DW.durationCounter_1 = 0U;
        SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
        *temp_status = TEMP_HEALTH_CRITICAL;
      }
    }
    break;
 800b8e4:	e0ed      	b.n	800bac2 <SupervisorB1_MonitorTemperature+0x2e2>
      if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 65.0F)) &&
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	edd3 7a00 	vldr	s15, [r3]
 800b8ec:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800ba40 <SupervisorB1_MonitorTemperature+0x260>
 800b8f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f8:	bfcc      	ite	gt
 800b8fa:	2301      	movgt	r3, #1
 800b8fc:	2300      	movle	r3, #0
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	f083 0301 	eor.w	r3, r3, #1
 800b904:	b2db      	uxtb	r3, r3
 800b906:	2b00      	cmp	r3, #0
 800b908:	d015      	beq.n	800b936 <SupervisorB1_MonitorTemperature+0x156>
          (!(BusConversion_InsertedFor_Monit->temperature_degC < -15.0F))) {
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	edd3 7a00 	vldr	s15, [r3]
 800b910:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 800b914:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b91c:	bf4c      	ite	mi
 800b91e:	2301      	movmi	r3, #1
 800b920:	2300      	movpl	r3, #0
 800b922:	b2db      	uxtb	r3, r3
 800b924:	f083 0301 	eor.w	r3, r3, #1
 800b928:	b2db      	uxtb	r3, r3
      if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 65.0F)) &&
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d003      	beq.n	800b936 <SupervisorB1_MonitorTemperature+0x156>
        SupervisorB1_DW.durationCounter_2 = 0U;
 800b92e:	4b43      	ldr	r3, [pc, #268]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b930:	2200      	movs	r2, #0
 800b932:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      if (SupervisorB1_DW.durationCounter_2 > 200U) {
 800b936:	4b41      	ldr	r3, [pc, #260]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b93c:	2bc8      	cmp	r3, #200	@ 0xc8
 800b93e:	d90a      	bls.n	800b956 <SupervisorB1_MonitorTemperature+0x176>
        SupervisorB1_DW.durationCounter_1_kv = 0U;
 800b940:	4b3e      	ldr	r3, [pc, #248]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b942:	2200      	movs	r2, #0
 800b944:	67da      	str	r2, [r3, #124]	@ 0x7c
        SupervisorB1_DW.is_MonitorTemperature = Supervi_IN_Temperature_critical;
 800b946:	4b3d      	ldr	r3, [pc, #244]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b948:	2201      	movs	r2, #1
 800b94a:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
        *temp_status = TEMP_HEALTH_CRITICAL;
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	2202      	movs	r2, #2
 800b952:	701a      	strb	r2, [r3, #0]
    break;
 800b954:	e0b5      	b.n	800bac2 <SupervisorB1_MonitorTemperature+0x2e2>
      } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800b956:	4b3b      	ldr	r3, [pc, #236]	@ (800ba44 <SupervisorB1_MonitorTemperature+0x264>)
 800b958:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
                  BusConversion_InsertedFor_Monit->temp_last_valid_ms,
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	68d9      	ldr	r1, [r3, #12]
                  BusConversion_InsertedFor_Monit->temperature_degC)) {
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	edd3 7a00 	vldr	s15, [r3]
      } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800b964:	eeb0 0a67 	vmov.f32	s0, s15
 800b968:	4610      	mov	r0, r2
 800b96a:	f7ff feef 	bl	800b74c <SupervisorB1_checkTempTimeout>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	f000 80a6 	beq.w	800bac2 <SupervisorB1_MonitorTemperature+0x2e2>
        SupervisorB1_DW.durationCounter_1 = 0U;
 800b976:	4b31      	ldr	r3, [pc, #196]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b978:	2200      	movs	r2, #0
 800b97a:	671a      	str	r2, [r3, #112]	@ 0x70
        SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
 800b97c:	4b2f      	ldr	r3, [pc, #188]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b97e:	2204      	movs	r2, #4
 800b980:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
        *temp_status = TEMP_HEALTH_CRITICAL;
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	2202      	movs	r2, #2
 800b988:	701a      	strb	r2, [r3, #0]
    break;
 800b98a:	e09a      	b.n	800bac2 <SupervisorB1_MonitorTemperature+0x2e2>

   case SupervisorB1_IN_Temperature_ok:
    *temp_status = TEMP_HEALTH_OK;
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	2200      	movs	r2, #0
 800b990:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 55.0F)) &&
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	edd3 7a00 	vldr	s15, [r3]
 800b998:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800ba48 <SupervisorB1_MonitorTemperature+0x268>
 800b99c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b9a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9a4:	bfcc      	ite	gt
 800b9a6:	2301      	movgt	r3, #1
 800b9a8:	2300      	movle	r3, #0
 800b9aa:	b2db      	uxtb	r3, r3
 800b9ac:	f083 0301 	eor.w	r3, r3, #1
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d014      	beq.n	800b9e0 <SupervisorB1_MonitorTemperature+0x200>
        (!(BusConversion_InsertedFor_Monit->temperature_degC < -5.0F))) {
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	edd3 7a00 	vldr	s15, [r3]
 800b9bc:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800b9c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b9c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9c8:	bf4c      	ite	mi
 800b9ca:	2301      	movmi	r3, #1
 800b9cc:	2300      	movpl	r3, #0
 800b9ce:	b2db      	uxtb	r3, r3
 800b9d0:	f083 0301 	eor.w	r3, r3, #1
 800b9d4:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 55.0F)) &&
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d002      	beq.n	800b9e0 <SupervisorB1_MonitorTemperature+0x200>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800b9da:	4b18      	ldr	r3, [pc, #96]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b9dc:	2200      	movs	r2, #0
 800b9de:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    if (SupervisorB1_DW.durationCounter_1_a > 500U) {
 800b9e0:	4b16      	ldr	r3, [pc, #88]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b9e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b9e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b9e8:	d90e      	bls.n	800ba08 <SupervisorB1_MonitorTemperature+0x228>
      SupervisorB1_DW.durationCounter_2 = 0U;
 800b9ea:	4b14      	ldr	r3, [pc, #80]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      SupervisorB1_DW.durationCounter_1_k = 0U;
 800b9f2:	4b12      	ldr	r3, [pc, #72]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	675a      	str	r2, [r3, #116]	@ 0x74
      SupervisorB1_DW.is_MonitorTemperature = Supervi_IN_Temperature_degraded;
 800b9f8:	4b10      	ldr	r3, [pc, #64]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800b9fa:	2202      	movs	r2, #2
 800b9fc:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
      *temp_status = TEMP_HEALTH_DEGRADED;
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	2201      	movs	r2, #1
 800ba04:	701a      	strb	r2, [r3, #0]
                BusConversion_InsertedFor_Monit->temperature_degC)) {
      SupervisorB1_DW.durationCounter_1 = 0U;
      SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
      *temp_status = TEMP_HEALTH_CRITICAL;
    }
    break;
 800ba06:	e05e      	b.n	800bac6 <SupervisorB1_MonitorTemperature+0x2e6>
    } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800ba08:	4b0e      	ldr	r3, [pc, #56]	@ (800ba44 <SupervisorB1_MonitorTemperature+0x264>)
 800ba0a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
                BusConversion_InsertedFor_Monit->temp_last_valid_ms,
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	68d9      	ldr	r1, [r3, #12]
                BusConversion_InsertedFor_Monit->temperature_degC)) {
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	edd3 7a00 	vldr	s15, [r3]
    } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800ba16:	eeb0 0a67 	vmov.f32	s0, s15
 800ba1a:	4610      	mov	r0, r2
 800ba1c:	f7ff fe96 	bl	800b74c <SupervisorB1_checkTempTimeout>
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d04f      	beq.n	800bac6 <SupervisorB1_MonitorTemperature+0x2e6>
      SupervisorB1_DW.durationCounter_1 = 0U;
 800ba26:	4b05      	ldr	r3, [pc, #20]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800ba28:	2200      	movs	r2, #0
 800ba2a:	671a      	str	r2, [r3, #112]	@ 0x70
      SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
 800ba2c:	4b03      	ldr	r3, [pc, #12]	@ (800ba3c <SupervisorB1_MonitorTemperature+0x25c>)
 800ba2e:	2204      	movs	r2, #4
 800ba30:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
      *temp_status = TEMP_HEALTH_CRITICAL;
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	2202      	movs	r2, #2
 800ba38:	701a      	strb	r2, [r3, #0]
    break;
 800ba3a:	e044      	b.n	800bac6 <SupervisorB1_MonitorTemperature+0x2e6>
 800ba3c:	20004c48 	.word	0x20004c48
 800ba40:	42820000 	.word	0x42820000
 800ba44:	20004d18 	.word	0x20004d18
 800ba48:	425c0000 	.word	0x425c0000
 800ba4c:	42480000 	.word	0x42480000

   default:
    /* case IN_Temperature_timeout: */
    *temp_status = TEMP_HEALTH_CRITICAL;
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	2202      	movs	r2, #2
 800ba54:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	edd3 7a00 	vldr	s15, [r3]
 800ba5c:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 800ba4c <SupervisorB1_MonitorTemperature+0x26c>
 800ba60:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba68:	bf4c      	ite	mi
 800ba6a:	2301      	movmi	r3, #1
 800ba6c:	2300      	movpl	r3, #0
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	f083 0301 	eor.w	r3, r3, #1
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d012      	beq.n	800baa0 <SupervisorB1_MonitorTemperature+0x2c0>
        (!(BusConversion_InsertedFor_Monit->temperature_degC > 0.0F))) {
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	edd3 7a00 	vldr	s15, [r3]
 800ba80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ba84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba88:	bfcc      	ite	gt
 800ba8a:	2301      	movgt	r3, #1
 800ba8c:	2300      	movle	r3, #0
 800ba8e:	b2db      	uxtb	r3, r3
 800ba90:	f083 0301 	eor.w	r3, r3, #1
 800ba94:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d002      	beq.n	800baa0 <SupervisorB1_MonitorTemperature+0x2c0>
      SupervisorB1_DW.durationCounter_1 = 0U;
 800ba9a:	4b0e      	ldr	r3, [pc, #56]	@ (800bad4 <SupervisorB1_MonitorTemperature+0x2f4>)
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    if (SupervisorB1_DW.durationCounter_1 > 250U) {
 800baa0:	4b0c      	ldr	r3, [pc, #48]	@ (800bad4 <SupervisorB1_MonitorTemperature+0x2f4>)
 800baa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baa4:	2bfa      	cmp	r3, #250	@ 0xfa
 800baa6:	d910      	bls.n	800baca <SupervisorB1_MonitorTemperature+0x2ea>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800baa8:	4b0a      	ldr	r3, [pc, #40]	@ (800bad4 <SupervisorB1_MonitorTemperature+0x2f4>)
 800baaa:	2200      	movs	r2, #0
 800baac:	679a      	str	r2, [r3, #120]	@ 0x78
      SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800baae:	4b09      	ldr	r3, [pc, #36]	@ (800bad4 <SupervisorB1_MonitorTemperature+0x2f4>)
 800bab0:	2203      	movs	r2, #3
 800bab2:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
      *temp_status = TEMP_HEALTH_OK;
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	2200      	movs	r2, #0
 800baba:	701a      	strb	r2, [r3, #0]
    }
    break;
 800babc:	e005      	b.n	800baca <SupervisorB1_MonitorTemperature+0x2ea>
    break;
 800babe:	bf00      	nop
 800bac0:	e004      	b.n	800bacc <SupervisorB1_MonitorTemperature+0x2ec>
    break;
 800bac2:	bf00      	nop
 800bac4:	e002      	b.n	800bacc <SupervisorB1_MonitorTemperature+0x2ec>
    break;
 800bac6:	bf00      	nop
 800bac8:	e000      	b.n	800bacc <SupervisorB1_MonitorTemperature+0x2ec>
    break;
 800baca:	bf00      	nop
  }
}
 800bacc:	bf00      	nop
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	20004c48 	.word	0x20004c48

0800bad8 <SupervisorB_checkBatteryTimeout>:

/* Function for Chart: '<Root>/Monitor Board Status' */
static boolean_T SupervisorB_checkBatteryTimeout(uint32_T now_ms, uint32_T
  batt_last_valid_ms, real32_T batt_pct_last)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b086      	sub	sp, #24
 800badc:	af00      	add	r7, sp, #0
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	60b9      	str	r1, [r7, #8]
 800bae2:	ed87 0a01 	vstr	s0, [r7, #4]
  uint32_T dt_s;
  boolean_T timeout_fault;
  dt_s = now_ms -
 800bae6:	68fa      	ldr	r2, [r7, #12]
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	1ad3      	subs	r3, r2, r3
 800baec:	617b      	str	r3, [r7, #20]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ batt_last_valid_ms;
  if (dt_s > now_ms) {
 800baee:	697a      	ldr	r2, [r7, #20]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d901      	bls.n	800bafa <SupervisorB_checkBatteryTimeout+0x22>
    dt_s = 0U;
 800baf6:	2300      	movs	r3, #0
 800baf8:	617b      	str	r3, [r7, #20]
  }

  dt_s = (uint32_T)rt_roundd_snf((real_T)dt_s / 1000.0);
 800bafa:	6978      	ldr	r0, [r7, #20]
 800bafc:	f7f4 fd2a 	bl	8000554 <__aeabi_ui2d>
 800bb00:	f04f 0200 	mov.w	r2, #0
 800bb04:	4b38      	ldr	r3, [pc, #224]	@ (800bbe8 <SupervisorB_checkBatteryTimeout+0x110>)
 800bb06:	f7f4 fec9 	bl	800089c <__aeabi_ddiv>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	ec43 2b17 	vmov	d7, r2, r3
 800bb12:	eeb0 0a47 	vmov.f32	s0, s14
 800bb16:	eef0 0a67 	vmov.f32	s1, s15
 800bb1a:	f7ff fda7 	bl	800b66c <rt_roundd_snf>
 800bb1e:	ec53 2b10 	vmov	r2, r3, d0
 800bb22:	4610      	mov	r0, r2
 800bb24:	4619      	mov	r1, r3
 800bb26:	f7f5 f867 	bl	8000bf8 <__aeabi_d2uiz>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	617b      	str	r3, [r7, #20]
  if (dt_s < 0.5) {
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d102      	bne.n	800bb3a <SupervisorB_checkBatteryTimeout+0x62>
    timeout_fault = false;
 800bb34:	2300      	movs	r3, #0
 800bb36:	74fb      	strb	r3, [r7, #19]
 800bb38:	e048      	b.n	800bbcc <SupervisorB_checkBatteryTimeout+0xf4>
  } else {
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
      (rt_roundd_snf((real_T)dt_s / 3600.0) * 50.0 / 3.3) * 100U) <= 23.0F);
 800bb3a:	6978      	ldr	r0, [r7, #20]
 800bb3c:	f7f4 fd0a 	bl	8000554 <__aeabi_ui2d>
 800bb40:	a325      	add	r3, pc, #148	@ (adr r3, 800bbd8 <SupervisorB_checkBatteryTimeout+0x100>)
 800bb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb46:	f7f4 fea9 	bl	800089c <__aeabi_ddiv>
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	ec43 2b17 	vmov	d7, r2, r3
 800bb52:	eeb0 0a47 	vmov.f32	s0, s14
 800bb56:	eef0 0a67 	vmov.f32	s1, s15
 800bb5a:	f7ff fd87 	bl	800b66c <rt_roundd_snf>
 800bb5e:	ec51 0b10 	vmov	r0, r1, d0
 800bb62:	f04f 0200 	mov.w	r2, #0
 800bb66:	4b21      	ldr	r3, [pc, #132]	@ (800bbec <SupervisorB_checkBatteryTimeout+0x114>)
 800bb68:	f7f4 fd6e 	bl	8000648 <__aeabi_dmul>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	4610      	mov	r0, r2
 800bb72:	4619      	mov	r1, r3
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
 800bb74:	a31a      	add	r3, pc, #104	@ (adr r3, 800bbe0 <SupervisorB_checkBatteryTimeout+0x108>)
 800bb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7a:	f7f4 fe8f 	bl	800089c <__aeabi_ddiv>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	460b      	mov	r3, r1
 800bb82:	ec43 2b17 	vmov	d7, r2, r3
 800bb86:	eeb0 0a47 	vmov.f32	s0, s14
 800bb8a:	eef0 0a67 	vmov.f32	s1, s15
 800bb8e:	f7ff fd6d 	bl	800b66c <rt_roundd_snf>
 800bb92:	ec53 2b10 	vmov	r2, r3, d0
 800bb96:	4610      	mov	r0, r2
 800bb98:	4619      	mov	r1, r3
 800bb9a:	f7f5 f82d 	bl	8000bf8 <__aeabi_d2uiz>
 800bb9e:	4603      	mov	r3, r0
      (rt_roundd_snf((real_T)dt_s / 3600.0) * 50.0 / 3.3) * 100U) <= 23.0F);
 800bba0:	2264      	movs	r2, #100	@ 0x64
 800bba2:	fb02 f303 	mul.w	r3, r2, r3
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
 800bba6:	ee07 3a90 	vmov	s15, r3
 800bbaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbae:	ed97 7a01 	vldr	s14, [r7, #4]
 800bbb2:	ee77 7a67 	vsub.f32	s15, s14, s15
      (rt_roundd_snf((real_T)dt_s / 3600.0) * 50.0 / 3.3) * 100U) <= 23.0F);
 800bbb6:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800bbba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbc2:	bf94      	ite	ls
 800bbc4:	2301      	movls	r3, #1
 800bbc6:	2300      	movhi	r3, #0
 800bbc8:	b2db      	uxtb	r3, r3
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
 800bbca:	74fb      	strb	r3, [r7, #19]
  }

  return timeout_fault;
 800bbcc:	7cfb      	ldrb	r3, [r7, #19]
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3718      	adds	r7, #24
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	00000000 	.word	0x00000000
 800bbdc:	40ac2000 	.word	0x40ac2000
 800bbe0:	66666666 	.word	0x66666666
 800bbe4:	400a6666 	.word	0x400a6666
 800bbe8:	408f4000 	.word	0x408f4000
 800bbec:	40490000 	.word	0x40490000

0800bbf0 <SupervisorB1_MonitorBattery>:

/* Function for Chart: '<Root>/Monitor Board Status' */
static void SupervisorB1_MonitorBattery(const BoardHealthSnapshot_t
  *BusConversion_InsertedFor_Monit, BatteryStatus *battery_status)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
  switch (SupervisorB1_DW.is_MonitorBattery) {
 800bbfa:	4b92      	ldr	r3, [pc, #584]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bbfc:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 800bc00:	2b03      	cmp	r3, #3
 800bc02:	f000 80a0 	beq.w	800bd46 <SupervisorB1_MonitorBattery+0x156>
 800bc06:	2b03      	cmp	r3, #3
 800bc08:	f300 80e6 	bgt.w	800bdd8 <SupervisorB1_MonitorBattery+0x1e8>
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d002      	beq.n	800bc16 <SupervisorB1_MonitorBattery+0x26>
 800bc10:	2b02      	cmp	r3, #2
 800bc12:	d02b      	beq.n	800bc6c <SupervisorB1_MonitorBattery+0x7c>
 800bc14:	e0e0      	b.n	800bdd8 <SupervisorB1_MonitorBattery+0x1e8>
   case SupervisorB_IN_Battery_critical:
    *battery_status = BATTERY_HEALTH_CRITICAL;
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	2202      	movs	r2, #2
 800bc1a:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct > 25.0F)) {
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc22:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800bc26:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc2e:	bfcc      	ite	gt
 800bc30:	2301      	movgt	r3, #1
 800bc32:	2300      	movle	r3, #0
 800bc34:	b2db      	uxtb	r3, r3
 800bc36:	f083 0301 	eor.w	r3, r3, #1
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d003      	beq.n	800bc48 <SupervisorB1_MonitorBattery+0x58>
      SupervisorB1_DW.durationCounter_1_i = 0U;
 800bc40:	4b80      	ldr	r3, [pc, #512]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bc42:	2200      	movs	r2, #0
 800bc44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    if (SupervisorB1_DW.durationCounter_1_i > 250U) {
 800bc48:	4b7e      	ldr	r3, [pc, #504]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bc4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc4e:	2bfa      	cmp	r3, #250	@ 0xfa
 800bc50:	f240 80ec 	bls.w	800be2c <SupervisorB1_MonitorBattery+0x23c>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800bc54:	4b7b      	ldr	r3, [pc, #492]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bc56:	2200      	movs	r2, #0
 800bc58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800bc5c:	4b79      	ldr	r3, [pc, #484]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bc5e:	2203      	movs	r2, #3
 800bc60:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
      *battery_status = BATTERY_HEALTH_OK;
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	2200      	movs	r2, #0
 800bc68:	701a      	strb	r2, [r3, #0]
    }
    break;
 800bc6a:	e0df      	b.n	800be2c <SupervisorB1_MonitorBattery+0x23c>

   case SupervisorB_IN_Battery_degraded:
    *battery_status = BATTERY_HEALTH_DEGRADED;
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	2201      	movs	r2, #1
 800bc70:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct > 25.0F)) {
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc78:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800bc7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc84:	bfcc      	ite	gt
 800bc86:	2301      	movgt	r3, #1
 800bc88:	2300      	movle	r3, #0
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	f083 0301 	eor.w	r3, r3, #1
 800bc90:	b2db      	uxtb	r3, r3
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d003      	beq.n	800bc9e <SupervisorB1_MonitorBattery+0xae>
      SupervisorB1_DW.durationCounter_1_m = 0U;
 800bc96:	4b6b      	ldr	r3, [pc, #428]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    if (SupervisorB1_DW.durationCounter_1_m > 250U) {
 800bc9e:	4b69      	ldr	r3, [pc, #420]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bca4:	2bfa      	cmp	r3, #250	@ 0xfa
 800bca6:	d90b      	bls.n	800bcc0 <SupervisorB1_MonitorBattery+0xd0>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800bca8:	4b66      	ldr	r3, [pc, #408]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800bcb0:	4b64      	ldr	r3, [pc, #400]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bcb2:	2203      	movs	r2, #3
 800bcb4:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
      *battery_status = BATTERY_HEALTH_OK;
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	701a      	strb	r2, [r3, #0]
        SupervisorB1_DW.durationCounter_1_e = 0U;
        SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
        *battery_status = BATTERY_HEALTH_CRITICAL;
      }
    }
    break;
 800bcbe:	e0b7      	b.n	800be30 <SupervisorB1_MonitorBattery+0x240>
      if (!(BusConversion_InsertedFor_Monit->battery_pct < 15.0F)) {
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	edd3 7a01 	vldr	s15, [r3, #4]
 800bcc6:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800bcca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bcce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd2:	bf4c      	ite	mi
 800bcd4:	2301      	movmi	r3, #1
 800bcd6:	2300      	movpl	r3, #0
 800bcd8:	b2db      	uxtb	r3, r3
 800bcda:	f083 0301 	eor.w	r3, r3, #1
 800bcde:	b2db      	uxtb	r3, r3
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d003      	beq.n	800bcec <SupervisorB1_MonitorBattery+0xfc>
        SupervisorB1_DW.durationCounter_2_f = 0U;
 800bce4:	4b57      	ldr	r3, [pc, #348]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bce6:	2200      	movs	r2, #0
 800bce8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      if (SupervisorB1_DW.durationCounter_2_f > 250U) {
 800bcec:	4b55      	ldr	r3, [pc, #340]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bcee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bcf2:	2bfa      	cmp	r3, #250	@ 0xfa
 800bcf4:	d90b      	bls.n	800bd0e <SupervisorB1_MonitorBattery+0x11e>
        SupervisorB1_DW.durationCounter_1_i = 0U;
 800bcf6:	4b53      	ldr	r3, [pc, #332]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        SupervisorB1_DW.is_MonitorBattery = SupervisorB_IN_Battery_critical;
 800bcfe:	4b51      	ldr	r3, [pc, #324]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd00:	2201      	movs	r2, #1
 800bd02:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
        *battery_status = BATTERY_HEALTH_CRITICAL;
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	2202      	movs	r2, #2
 800bd0a:	701a      	strb	r2, [r3, #0]
    break;
 800bd0c:	e090      	b.n	800be30 <SupervisorB1_MonitorBattery+0x240>
      } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bd0e:	4b4e      	ldr	r3, [pc, #312]	@ (800be48 <SupervisorB1_MonitorBattery+0x258>)
 800bd10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
                  BusConversion_InsertedFor_Monit->batt_last_valid_ms,
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6919      	ldr	r1, [r3, #16]
                  BusConversion_InsertedFor_Monit->battery_pct)) {
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	edd3 7a01 	vldr	s15, [r3, #4]
      } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bd1c:	eeb0 0a67 	vmov.f32	s0, s15
 800bd20:	4610      	mov	r0, r2
 800bd22:	f7ff fed9 	bl	800bad8 <SupervisorB_checkBatteryTimeout>
 800bd26:	4603      	mov	r3, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	f000 8081 	beq.w	800be30 <SupervisorB1_MonitorBattery+0x240>
        SupervisorB1_DW.durationCounter_1_e = 0U;
 800bd2e:	4b45      	ldr	r3, [pc, #276]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
 800bd36:	4b43      	ldr	r3, [pc, #268]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd38:	2204      	movs	r2, #4
 800bd3a:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
        *battery_status = BATTERY_HEALTH_CRITICAL;
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	2202      	movs	r2, #2
 800bd42:	701a      	strb	r2, [r3, #0]
    break;
 800bd44:	e074      	b.n	800be30 <SupervisorB1_MonitorBattery+0x240>

   case SupervisorB1_IN_Battery_ok:
    *battery_status = BATTERY_HEALTH_OK;
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct < 23.0F)) {
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	edd3 7a01 	vldr	s15, [r3, #4]
 800bd52:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800bd56:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd5e:	bf4c      	ite	mi
 800bd60:	2301      	movmi	r3, #1
 800bd62:	2300      	movpl	r3, #0
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	f083 0301 	eor.w	r3, r3, #1
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d003      	beq.n	800bd78 <SupervisorB1_MonitorBattery+0x188>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800bd70:	4b34      	ldr	r3, [pc, #208]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd72:	2200      	movs	r2, #0
 800bd74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    if (SupervisorB1_DW.durationCounter_1_l > 250U) {
 800bd78:	4b32      	ldr	r3, [pc, #200]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd7e:	2bfa      	cmp	r3, #250	@ 0xfa
 800bd80:	d90f      	bls.n	800bda2 <SupervisorB1_MonitorBattery+0x1b2>
      SupervisorB1_DW.durationCounter_2_f = 0U;
 800bd82:	4b30      	ldr	r3, [pc, #192]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd84:	2200      	movs	r2, #0
 800bd86:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      SupervisorB1_DW.durationCounter_1_m = 0U;
 800bd8a:	4b2e      	ldr	r3, [pc, #184]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      SupervisorB1_DW.is_MonitorBattery = SupervisorB_IN_Battery_degraded;
 800bd92:	4b2c      	ldr	r3, [pc, #176]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bd94:	2202      	movs	r2, #2
 800bd96:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
      *battery_status = BATTERY_HEALTH_DEGRADED;
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	701a      	strb	r2, [r3, #0]
                BusConversion_InsertedFor_Monit->battery_pct)) {
      SupervisorB1_DW.durationCounter_1_e = 0U;
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
      *battery_status = BATTERY_HEALTH_CRITICAL;
    }
    break;
 800bda0:	e048      	b.n	800be34 <SupervisorB1_MonitorBattery+0x244>
    } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bda2:	4b29      	ldr	r3, [pc, #164]	@ (800be48 <SupervisorB1_MonitorBattery+0x258>)
 800bda4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
                BusConversion_InsertedFor_Monit->batt_last_valid_ms,
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6919      	ldr	r1, [r3, #16]
                BusConversion_InsertedFor_Monit->battery_pct)) {
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	edd3 7a01 	vldr	s15, [r3, #4]
    } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bdb0:	eeb0 0a67 	vmov.f32	s0, s15
 800bdb4:	4610      	mov	r0, r2
 800bdb6:	f7ff fe8f 	bl	800bad8 <SupervisorB_checkBatteryTimeout>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d039      	beq.n	800be34 <SupervisorB1_MonitorBattery+0x244>
      SupervisorB1_DW.durationCounter_1_e = 0U;
 800bdc0:	4b20      	ldr	r3, [pc, #128]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
 800bdc8:	4b1e      	ldr	r3, [pc, #120]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800bdca:	2204      	movs	r2, #4
 800bdcc:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
      *battery_status = BATTERY_HEALTH_CRITICAL;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	2202      	movs	r2, #2
 800bdd4:	701a      	strb	r2, [r3, #0]
    break;
 800bdd6:	e02d      	b.n	800be34 <SupervisorB1_MonitorBattery+0x244>

   default:
    /* case IN_Battery_timeout: */
    *battery_status = BATTERY_HEALTH_CRITICAL;
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	2202      	movs	r2, #2
 800bddc:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct > 25.0F)) {
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	edd3 7a01 	vldr	s15, [r3, #4]
 800bde4:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800bde8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdf0:	bfcc      	ite	gt
 800bdf2:	2301      	movgt	r3, #1
 800bdf4:	2300      	movle	r3, #0
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	f083 0301 	eor.w	r3, r3, #1
 800bdfc:	b2db      	uxtb	r3, r3
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d003      	beq.n	800be0a <SupervisorB1_MonitorBattery+0x21a>
      SupervisorB1_DW.durationCounter_1_e = 0U;
 800be02:	4b10      	ldr	r3, [pc, #64]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800be04:	2200      	movs	r2, #0
 800be06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    if (SupervisorB1_DW.durationCounter_1_e > 250U) {
 800be0a:	4b0e      	ldr	r3, [pc, #56]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800be0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be10:	2bfa      	cmp	r3, #250	@ 0xfa
 800be12:	d911      	bls.n	800be38 <SupervisorB1_MonitorBattery+0x248>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800be14:	4b0b      	ldr	r3, [pc, #44]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800be16:	2200      	movs	r2, #0
 800be18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800be1c:	4b09      	ldr	r3, [pc, #36]	@ (800be44 <SupervisorB1_MonitorBattery+0x254>)
 800be1e:	2203      	movs	r2, #3
 800be20:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
      *battery_status = BATTERY_HEALTH_OK;
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	2200      	movs	r2, #0
 800be28:	701a      	strb	r2, [r3, #0]
    }
    break;
 800be2a:	e005      	b.n	800be38 <SupervisorB1_MonitorBattery+0x248>
    break;
 800be2c:	bf00      	nop
 800be2e:	e004      	b.n	800be3a <SupervisorB1_MonitorBattery+0x24a>
    break;
 800be30:	bf00      	nop
 800be32:	e002      	b.n	800be3a <SupervisorB1_MonitorBattery+0x24a>
    break;
 800be34:	bf00      	nop
 800be36:	e000      	b.n	800be3a <SupervisorB1_MonitorBattery+0x24a>
    break;
 800be38:	bf00      	nop
  }
}
 800be3a:	bf00      	nop
 800be3c:	3708      	adds	r7, #8
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	20004c48 	.word	0x20004c48
 800be48:	20004d18 	.word	0x20004d18

0800be4c <SupervisorB1_MonitorWheels>:

/* Function for Chart: '<Root>/Monitor Board Status' */
static void SupervisorB1_MonitorWheels(const boolean_T motorFaultDetected[4])
{
 800be4c:	b480      	push	{r7}
 800be4e:	b083      	sub	sp, #12
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  switch (SupervisorB1_DW.is_MonitorFrontLeft) {
 800be54:	4b70      	ldr	r3, [pc, #448]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800be56:	f893 30b3 	ldrb.w	r3, [r3, #179]	@ 0xb3
 800be5a:	2b01      	cmp	r3, #1
 800be5c:	d002      	beq.n	800be64 <SupervisorB1_MonitorWheels+0x18>
 800be5e:	2b02      	cmp	r3, #2
 800be60:	d029      	beq.n	800beb6 <SupervisorB1_MonitorWheels+0x6a>
 800be62:	e01b      	b.n	800be9c <SupervisorB1_MonitorWheels+0x50>
   case S_IN_FrontLeft_encoder_critical:
    /* Inport: '<Root>/Encoder' */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[0]) {
 800be64:	4b6d      	ldr	r3, [pc, #436]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800be66:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800be6a:	f083 0301 	eor.w	r3, r3, #1
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	2b00      	cmp	r3, #0
 800be72:	d007      	beq.n	800be84 <SupervisorB1_MonitorWheels+0x38>
      SupervisorB1_DW.is_MonitorFrontLeft = SupervisorB1_IN_FrontLeft_ok;
 800be74:	4b68      	ldr	r3, [pc, #416]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800be76:	2203      	movs	r2, #3
 800be78:	f883 20b3 	strb.w	r2, [r3, #179]	@ 0xb3
      SupervisorB1_B.wheel_status[0] = WHEEL_OK;
 800be7c:	4b68      	ldr	r3, [pc, #416]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800be7e:	2200      	movs	r2, #0
 800be80:	701a      	strb	r2, [r3, #0]
    } else if (motorFaultDetected[0]) {
      SupervisorB1_DW.is_MonitorFrontLeft = Sup_IN_FrontLeft_motor_critical;
      SupervisorB1_B.wheel_status[0] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800be82:	e01a      	b.n	800beba <SupervisorB1_MonitorWheels+0x6e>
    } else if (motorFaultDetected[0]) {
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	781b      	ldrb	r3, [r3, #0]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d016      	beq.n	800beba <SupervisorB1_MonitorWheels+0x6e>
      SupervisorB1_DW.is_MonitorFrontLeft = Sup_IN_FrontLeft_motor_critical;
 800be8c:	4b62      	ldr	r3, [pc, #392]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800be8e:	2202      	movs	r2, #2
 800be90:	f883 20b3 	strb.w	r2, [r3, #179]	@ 0xb3
      SupervisorB1_B.wheel_status[0] = WHEEL_CRITICAL_MOTOR;
 800be94:	4b62      	ldr	r3, [pc, #392]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800be96:	2202      	movs	r2, #2
 800be98:	701a      	strb	r2, [r3, #0]
    break;
 800be9a:	e00e      	b.n	800beba <SupervisorB1_MonitorWheels+0x6e>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_FrontLeft_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[0]) {
 800be9c:	4b5f      	ldr	r3, [pc, #380]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800be9e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d00b      	beq.n	800bebe <SupervisorB1_MonitorWheels+0x72>
      SupervisorB1_DW.is_MonitorFrontLeft = S_IN_FrontLeft_encoder_critical;
 800bea6:	4b5c      	ldr	r3, [pc, #368]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bea8:	2201      	movs	r2, #1
 800beaa:	f883 20b3 	strb.w	r2, [r3, #179]	@ 0xb3
      SupervisorB1_B.wheel_status[0] = WHEEL_DEGRADED_ENCODER;
 800beae:	4b5c      	ldr	r3, [pc, #368]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800beb0:	2201      	movs	r2, #1
 800beb2:	701a      	strb	r2, [r3, #0]
    }
    break;
 800beb4:	e003      	b.n	800bebe <SupervisorB1_MonitorWheels+0x72>
    break;
 800beb6:	bf00      	nop
 800beb8:	e002      	b.n	800bec0 <SupervisorB1_MonitorWheels+0x74>
    break;
 800beba:	bf00      	nop
 800bebc:	e000      	b.n	800bec0 <SupervisorB1_MonitorWheels+0x74>
    break;
 800bebe:	bf00      	nop
  }

  switch (SupervisorB1_DW.is_MonitorFrontRight) {
 800bec0:	4b55      	ldr	r3, [pc, #340]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bec2:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	d002      	beq.n	800bed0 <SupervisorB1_MonitorWheels+0x84>
 800beca:	2b02      	cmp	r3, #2
 800becc:	d02a      	beq.n	800bf24 <SupervisorB1_MonitorWheels+0xd8>
 800bece:	e01c      	b.n	800bf0a <SupervisorB1_MonitorWheels+0xbe>
   case IN_FrontRight_encoder_critical:
    /* Inport: '<Root>/Encoder' */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[1]) {
 800bed0:	4b52      	ldr	r3, [pc, #328]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800bed2:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800bed6:	f083 0301 	eor.w	r3, r3, #1
 800beda:	b2db      	uxtb	r3, r3
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d007      	beq.n	800bef0 <SupervisorB1_MonitorWheels+0xa4>
      SupervisorB1_DW.is_MonitorFrontRight = SupervisorB1_IN_FrontRight_ok;
 800bee0:	4b4d      	ldr	r3, [pc, #308]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bee2:	2203      	movs	r2, #3
 800bee4:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      SupervisorB1_B.wheel_status[1] = WHEEL_OK;
 800bee8:	4b4d      	ldr	r3, [pc, #308]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800beea:	2200      	movs	r2, #0
 800beec:	705a      	strb	r2, [r3, #1]
    } else if (motorFaultDetected[1]) {
      SupervisorB1_DW.is_MonitorFrontRight = Su_IN_FrontRight_motor_critical;
      SupervisorB1_B.wheel_status[1] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800beee:	e01b      	b.n	800bf28 <SupervisorB1_MonitorWheels+0xdc>
    } else if (motorFaultDetected[1]) {
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	3301      	adds	r3, #1
 800bef4:	781b      	ldrb	r3, [r3, #0]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d016      	beq.n	800bf28 <SupervisorB1_MonitorWheels+0xdc>
      SupervisorB1_DW.is_MonitorFrontRight = Su_IN_FrontRight_motor_critical;
 800befa:	4b47      	ldr	r3, [pc, #284]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800befc:	2202      	movs	r2, #2
 800befe:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      SupervisorB1_B.wheel_status[1] = WHEEL_CRITICAL_MOTOR;
 800bf02:	4b47      	ldr	r3, [pc, #284]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bf04:	2202      	movs	r2, #2
 800bf06:	705a      	strb	r2, [r3, #1]
    break;
 800bf08:	e00e      	b.n	800bf28 <SupervisorB1_MonitorWheels+0xdc>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_FrontRight_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[1]) {
 800bf0a:	4b44      	ldr	r3, [pc, #272]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800bf0c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d00b      	beq.n	800bf2c <SupervisorB1_MonitorWheels+0xe0>
      SupervisorB1_DW.is_MonitorFrontRight = IN_FrontRight_encoder_critical;
 800bf14:	4b40      	ldr	r3, [pc, #256]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bf16:	2201      	movs	r2, #1
 800bf18:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      SupervisorB1_B.wheel_status[1] = WHEEL_DEGRADED_ENCODER;
 800bf1c:	4b40      	ldr	r3, [pc, #256]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bf1e:	2201      	movs	r2, #1
 800bf20:	705a      	strb	r2, [r3, #1]
    }
    break;
 800bf22:	e003      	b.n	800bf2c <SupervisorB1_MonitorWheels+0xe0>
    break;
 800bf24:	bf00      	nop
 800bf26:	e002      	b.n	800bf2e <SupervisorB1_MonitorWheels+0xe2>
    break;
 800bf28:	bf00      	nop
 800bf2a:	e000      	b.n	800bf2e <SupervisorB1_MonitorWheels+0xe2>
    break;
 800bf2c:	bf00      	nop
  }

  switch (SupervisorB1_DW.is_MonitorRearLeft) {
 800bf2e:	4b3a      	ldr	r3, [pc, #232]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bf30:	f893 30b5 	ldrb.w	r3, [r3, #181]	@ 0xb5
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d002      	beq.n	800bf3e <SupervisorB1_MonitorWheels+0xf2>
 800bf38:	2b02      	cmp	r3, #2
 800bf3a:	d02a      	beq.n	800bf92 <SupervisorB1_MonitorWheels+0x146>
 800bf3c:	e01c      	b.n	800bf78 <SupervisorB1_MonitorWheels+0x12c>
   case Su_IN_RearLeft_encoder_critical:
    /* Inport: '<Root>/Encoder' */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[2]) {
 800bf3e:	4b37      	ldr	r3, [pc, #220]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800bf40:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800bf44:	f083 0301 	eor.w	r3, r3, #1
 800bf48:	b2db      	uxtb	r3, r3
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d007      	beq.n	800bf5e <SupervisorB1_MonitorWheels+0x112>
      SupervisorB1_DW.is_MonitorRearLeft = SupervisorB1_IN_RearLeft_ok;
 800bf4e:	4b32      	ldr	r3, [pc, #200]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bf50:	2203      	movs	r2, #3
 800bf52:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      SupervisorB1_B.wheel_status[2] = WHEEL_OK;
 800bf56:	4b32      	ldr	r3, [pc, #200]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bf58:	2200      	movs	r2, #0
 800bf5a:	709a      	strb	r2, [r3, #2]
    } else if (motorFaultDetected[2]) {
      SupervisorB1_DW.is_MonitorRearLeft = Supe_IN_RearLeft_motor_critical;
      SupervisorB1_B.wheel_status[2] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800bf5c:	e01b      	b.n	800bf96 <SupervisorB1_MonitorWheels+0x14a>
    } else if (motorFaultDetected[2]) {
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	3302      	adds	r3, #2
 800bf62:	781b      	ldrb	r3, [r3, #0]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d016      	beq.n	800bf96 <SupervisorB1_MonitorWheels+0x14a>
      SupervisorB1_DW.is_MonitorRearLeft = Supe_IN_RearLeft_motor_critical;
 800bf68:	4b2b      	ldr	r3, [pc, #172]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bf6a:	2202      	movs	r2, #2
 800bf6c:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      SupervisorB1_B.wheel_status[2] = WHEEL_CRITICAL_MOTOR;
 800bf70:	4b2b      	ldr	r3, [pc, #172]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bf72:	2202      	movs	r2, #2
 800bf74:	709a      	strb	r2, [r3, #2]
    break;
 800bf76:	e00e      	b.n	800bf96 <SupervisorB1_MonitorWheels+0x14a>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_RearLeft_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[2]) {
 800bf78:	4b28      	ldr	r3, [pc, #160]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800bf7a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d00b      	beq.n	800bf9a <SupervisorB1_MonitorWheels+0x14e>
      SupervisorB1_DW.is_MonitorRearLeft = Su_IN_RearLeft_encoder_critical;
 800bf82:	4b25      	ldr	r3, [pc, #148]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bf84:	2201      	movs	r2, #1
 800bf86:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      SupervisorB1_B.wheel_status[2] = WHEEL_DEGRADED_ENCODER;
 800bf8a:	4b25      	ldr	r3, [pc, #148]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bf8c:	2201      	movs	r2, #1
 800bf8e:	709a      	strb	r2, [r3, #2]
    }
    break;
 800bf90:	e003      	b.n	800bf9a <SupervisorB1_MonitorWheels+0x14e>
    break;
 800bf92:	bf00      	nop
 800bf94:	e002      	b.n	800bf9c <SupervisorB1_MonitorWheels+0x150>
    break;
 800bf96:	bf00      	nop
 800bf98:	e000      	b.n	800bf9c <SupervisorB1_MonitorWheels+0x150>
    break;
 800bf9a:	bf00      	nop
  }

  switch (SupervisorB1_DW.is_MonitorRearRight) {
 800bf9c:	4b1e      	ldr	r3, [pc, #120]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bf9e:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d002      	beq.n	800bfac <SupervisorB1_MonitorWheels+0x160>
 800bfa6:	2b02      	cmp	r3, #2
 800bfa8:	d02a      	beq.n	800c000 <SupervisorB1_MonitorWheels+0x1b4>
 800bfaa:	e01c      	b.n	800bfe6 <SupervisorB1_MonitorWheels+0x19a>
   case S_IN_RearRight_encoder_critical:
    /* Inport: '<Root>/Encoder' */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[3]) {
 800bfac:	4b1b      	ldr	r3, [pc, #108]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800bfae:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800bfb2:	f083 0301 	eor.w	r3, r3, #1
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d007      	beq.n	800bfcc <SupervisorB1_MonitorWheels+0x180>
      SupervisorB1_DW.is_MonitorRearRight = SupervisorB1_IN_RearRight_ok;
 800bfbc:	4b16      	ldr	r3, [pc, #88]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bfbe:	2203      	movs	r2, #3
 800bfc0:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      SupervisorB1_B.wheel_status[3] = WHEEL_OK;
 800bfc4:	4b16      	ldr	r3, [pc, #88]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	70da      	strb	r2, [r3, #3]
    } else if (motorFaultDetected[3]) {
      SupervisorB1_DW.is_MonitorRearRight = Sup_IN_RearRight_motor_critical;
      SupervisorB1_B.wheel_status[3] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800bfca:	e01b      	b.n	800c004 <SupervisorB1_MonitorWheels+0x1b8>
    } else if (motorFaultDetected[3]) {
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	3303      	adds	r3, #3
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d016      	beq.n	800c004 <SupervisorB1_MonitorWheels+0x1b8>
      SupervisorB1_DW.is_MonitorRearRight = Sup_IN_RearRight_motor_critical;
 800bfd6:	4b10      	ldr	r3, [pc, #64]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bfd8:	2202      	movs	r2, #2
 800bfda:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      SupervisorB1_B.wheel_status[3] = WHEEL_CRITICAL_MOTOR;
 800bfde:	4b10      	ldr	r3, [pc, #64]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bfe0:	2202      	movs	r2, #2
 800bfe2:	70da      	strb	r2, [r3, #3]
    break;
 800bfe4:	e00e      	b.n	800c004 <SupervisorB1_MonitorWheels+0x1b8>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_RearRight_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[3]) {
 800bfe6:	4b0d      	ldr	r3, [pc, #52]	@ (800c01c <SupervisorB1_MonitorWheels+0x1d0>)
 800bfe8:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d00b      	beq.n	800c008 <SupervisorB1_MonitorWheels+0x1bc>
      SupervisorB1_DW.is_MonitorRearRight = S_IN_RearRight_encoder_critical;
 800bff0:	4b09      	ldr	r3, [pc, #36]	@ (800c018 <SupervisorB1_MonitorWheels+0x1cc>)
 800bff2:	2201      	movs	r2, #1
 800bff4:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      SupervisorB1_B.wheel_status[3] = WHEEL_DEGRADED_ENCODER;
 800bff8:	4b09      	ldr	r3, [pc, #36]	@ (800c020 <SupervisorB1_MonitorWheels+0x1d4>)
 800bffa:	2201      	movs	r2, #1
 800bffc:	70da      	strb	r2, [r3, #3]
    }
    break;
 800bffe:	e003      	b.n	800c008 <SupervisorB1_MonitorWheels+0x1bc>
    break;
 800c000:	bf00      	nop
 800c002:	e002      	b.n	800c00a <SupervisorB1_MonitorWheels+0x1be>
    break;
 800c004:	bf00      	nop
 800c006:	e000      	b.n	800c00a <SupervisorB1_MonitorWheels+0x1be>
    break;
 800c008:	bf00      	nop
  }
}
 800c00a:	bf00      	nop
 800c00c:	370c      	adds	r7, #12
 800c00e:	46bd      	mov	sp, r7
 800c010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c014:	4770      	bx	lr
 800c016:	bf00      	nop
 800c018:	20004c48 	.word	0x20004c48
 800c01c:	20004d18 	.word	0x20004d18
 800c020:	20004c40 	.word	0x20004c40

0800c024 <Supe_isCommDegradedByMeanPeriod>:

/* Function for Chart: '<Root>/Monitor Board Status' */
static boolean_T Supe_isCommDegradedByMeanPeriod(uint32_T data_last_valid_ms,
  real_T mean_threshold_ms)
{
 800c024:	b590      	push	{r4, r7, lr}
 800c026:	b08b      	sub	sp, #44	@ 0x2c
 800c028:	af00      	add	r7, sp, #0
 800c02a:	60f8      	str	r0, [r7, #12]
 800c02c:	ed87 0b00 	vstr	d0, [r7]
  real_T old;
  uint32_T mean_dt;
  uint32_T q0;
  boolean_T comm_degraded;
  if (!SupervisorB1_DW.last_valid_prev_not_empty) {
 800c030:	4b92      	ldr	r3, [pc, #584]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c032:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 800c036:	2b00      	cmp	r3, #0
 800c038:	d11e      	bne.n	800c078 <Supe_isCommDegradedByMeanPeriod+0x54>
    SupervisorB1_DW.last_valid_prev = data_last_valid_ms;
 800c03a:	4a90      	ldr	r2, [pc, #576]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	6693      	str	r3, [r2, #104]	@ 0x68
    SupervisorB1_DW.last_valid_prev_not_empty = true;
 800c040:	4b8e      	ldr	r3, [pc, #568]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c042:	2201      	movs	r2, #1
 800c044:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
    memset(&SupervisorB1_DW.buf[0], 0, 10U * sizeof(real_T));
 800c048:	2250      	movs	r2, #80	@ 0x50
 800c04a:	2100      	movs	r1, #0
 800c04c:	488b      	ldr	r0, [pc, #556]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c04e:	f006 f86b 	bl	8012128 <memset>
    SupervisorB1_DW.idx = 1.0;
 800c052:	498a      	ldr	r1, [pc, #552]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c054:	f04f 0200 	mov.w	r2, #0
 800c058:	4b89      	ldr	r3, [pc, #548]	@ (800c280 <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c05a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    SupervisorB1_DW.count = 0.0;
 800c05e:	4987      	ldr	r1, [pc, #540]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c060:	f04f 0200 	mov.w	r2, #0
 800c064:	f04f 0300 	mov.w	r3, #0
 800c068:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    SupervisorB1_DW.sum_dt = 0U;
 800c06c:	4b83      	ldr	r3, [pc, #524]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c06e:	2200      	movs	r2, #0
 800c070:	66da      	str	r2, [r3, #108]	@ 0x6c
    comm_degraded = false;
 800c072:	2300      	movs	r3, #0
 800c074:	77fb      	strb	r3, [r7, #31]
 800c076:	e0fc      	b.n	800c272 <Supe_isCommDegradedByMeanPeriod+0x24e>
  } else {
    if (data_last_valid_ms != SupervisorB1_DW.last_valid_prev) {
 800c078:	4b80      	ldr	r3, [pc, #512]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c07a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c07c:	68fa      	ldr	r2, [r7, #12]
 800c07e:	429a      	cmp	r2, r3
 800c080:	f000 80ac 	beq.w	800c1dc <Supe_isCommDegradedByMeanPeriod+0x1b8>
      mean_dt = data_last_valid_ms -
        /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
        /*MW:OvSatOk*/ SupervisorB1_DW.last_valid_prev;
 800c084:	4b7d      	ldr	r3, [pc, #500]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c086:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
      mean_dt = data_last_valid_ms -
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	1ad3      	subs	r3, r2, r3
 800c08c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (mean_dt > data_last_valid_ms) {
 800c08e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	429a      	cmp	r2, r3
 800c094:	d901      	bls.n	800c09a <Supe_isCommDegradedByMeanPeriod+0x76>
        mean_dt = 0U;
 800c096:	2300      	movs	r3, #0
 800c098:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      SupervisorB1_DW.last_valid_prev = data_last_valid_ms;
 800c09a:	4a78      	ldr	r2, [pc, #480]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6693      	str	r3, [r2, #104]	@ 0x68
      old = SupervisorB1_DW.buf[(int32_T)SupervisorB1_DW.idx - 1];
 800c0a0:	4b76      	ldr	r3, [pc, #472]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c0a2:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c0a6:	4610      	mov	r0, r2
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	f7f4 fd7d 	bl	8000ba8 <__aeabi_d2iz>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	4a72      	ldr	r2, [pc, #456]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c0b4:	00db      	lsls	r3, r3, #3
 800c0b6:	4413      	add	r3, r2
 800c0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
      SupervisorB1_DW.buf[(int32_T)SupervisorB1_DW.idx - 1] = mean_dt;
 800c0c0:	4b6e      	ldr	r3, [pc, #440]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c0c2:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c0c6:	4610      	mov	r0, r2
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	f7f4 fd6d 	bl	8000ba8 <__aeabi_d2iz>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	1e5c      	subs	r4, r3, #1
 800c0d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c0d4:	f7f4 fa3e 	bl	8000554 <__aeabi_ui2d>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	4867      	ldr	r0, [pc, #412]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c0de:	00e1      	lsls	r1, r4, #3
 800c0e0:	4401      	add	r1, r0
 800c0e2:	e9c1 2300 	strd	r2, r3, [r1]
      old = rt_roundd_snf((real_T)SupervisorB1_DW.sum_dt - old);
 800c0e6:	4b65      	ldr	r3, [pc, #404]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c0e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f7f4 fa32 	bl	8000554 <__aeabi_ui2d>
 800c0f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c0f4:	f7f4 f8f0 	bl	80002d8 <__aeabi_dsub>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	460b      	mov	r3, r1
 800c0fc:	ec43 2b17 	vmov	d7, r2, r3
 800c100:	eeb0 0a47 	vmov.f32	s0, s14
 800c104:	eef0 0a67 	vmov.f32	s1, s15
 800c108:	f7ff fab0 	bl	800b66c <rt_roundd_snf>
 800c10c:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c110:	f04f 0200 	mov.w	r2, #0
 800c114:	4b5b      	ldr	r3, [pc, #364]	@ (800c284 <Supe_isCommDegradedByMeanPeriod+0x260>)
 800c116:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c11a:	f7f4 fd07 	bl	8000b2c <__aeabi_dcmplt>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d014      	beq.n	800c14e <Supe_isCommDegradedByMeanPeriod+0x12a>
        if (old >= 0.0) {
 800c124:	f04f 0200 	mov.w	r2, #0
 800c128:	f04f 0300 	mov.w	r3, #0
 800c12c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c130:	f7f4 fd10 	bl	8000b54 <__aeabi_dcmpge>
 800c134:	4603      	mov	r3, r0
 800c136:	2b00      	cmp	r3, #0
 800c138:	d006      	beq.n	800c148 <Supe_isCommDegradedByMeanPeriod+0x124>
          q0 = (uint32_T)old;
 800c13a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c13e:	f7f4 fd5b 	bl	8000bf8 <__aeabi_d2uiz>
 800c142:	4603      	mov	r3, r0
 800c144:	623b      	str	r3, [r7, #32]
 800c146:	e005      	b.n	800c154 <Supe_isCommDegradedByMeanPeriod+0x130>
        } else {
          q0 = 0U;
 800c148:	2300      	movs	r3, #0
 800c14a:	623b      	str	r3, [r7, #32]
 800c14c:	e002      	b.n	800c154 <Supe_isCommDegradedByMeanPeriod+0x130>
        }
      } else {
        q0 = MAX_uint32_T;
 800c14e:	f04f 33ff 	mov.w	r3, #4294967295
 800c152:	623b      	str	r3, [r7, #32]
      }

      SupervisorB1_DW.sum_dt = q0 + /*MW:OvSatOk*/ mean_dt;
 800c154:	6a3a      	ldr	r2, [r7, #32]
 800c156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c158:	4413      	add	r3, r2
 800c15a:	4a48      	ldr	r2, [pc, #288]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c15c:	66d3      	str	r3, [r2, #108]	@ 0x6c
      if (SupervisorB1_DW.sum_dt < q0) {
 800c15e:	4b47      	ldr	r3, [pc, #284]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c162:	6a3a      	ldr	r2, [r7, #32]
 800c164:	429a      	cmp	r2, r3
 800c166:	d903      	bls.n	800c170 <Supe_isCommDegradedByMeanPeriod+0x14c>
        SupervisorB1_DW.sum_dt = MAX_uint32_T;
 800c168:	4b44      	ldr	r3, [pc, #272]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c16a:	f04f 32ff 	mov.w	r2, #4294967295
 800c16e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }

      SupervisorB1_DW.idx++;
 800c170:	4b42      	ldr	r3, [pc, #264]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c172:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800c176:	f04f 0200 	mov.w	r2, #0
 800c17a:	4b41      	ldr	r3, [pc, #260]	@ (800c280 <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c17c:	f7f4 f8ae 	bl	80002dc <__adddf3>
 800c180:	4602      	mov	r2, r0
 800c182:	460b      	mov	r3, r1
 800c184:	493d      	ldr	r1, [pc, #244]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c186:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      if (SupervisorB1_DW.idx > 10.0) {
 800c18a:	4b3c      	ldr	r3, [pc, #240]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c18c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800c190:	f04f 0200 	mov.w	r2, #0
 800c194:	4b3c      	ldr	r3, [pc, #240]	@ (800c288 <Supe_isCommDegradedByMeanPeriod+0x264>)
 800c196:	f7f4 fce7 	bl	8000b68 <__aeabi_dcmpgt>
 800c19a:	4603      	mov	r3, r0
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d005      	beq.n	800c1ac <Supe_isCommDegradedByMeanPeriod+0x188>
        SupervisorB1_DW.idx = 1.0;
 800c1a0:	4936      	ldr	r1, [pc, #216]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c1a2:	f04f 0200 	mov.w	r2, #0
 800c1a6:	4b36      	ldr	r3, [pc, #216]	@ (800c280 <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c1a8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      }

      if (SupervisorB1_DW.count < 10.0) {
 800c1ac:	4b33      	ldr	r3, [pc, #204]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c1ae:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c1b2:	f04f 0200 	mov.w	r2, #0
 800c1b6:	4b34      	ldr	r3, [pc, #208]	@ (800c288 <Supe_isCommDegradedByMeanPeriod+0x264>)
 800c1b8:	f7f4 fcb8 	bl	8000b2c <__aeabi_dcmplt>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d00c      	beq.n	800c1dc <Supe_isCommDegradedByMeanPeriod+0x1b8>
        SupervisorB1_DW.count++;
 800c1c2:	4b2e      	ldr	r3, [pc, #184]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c1c4:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c1c8:	f04f 0200 	mov.w	r2, #0
 800c1cc:	4b2c      	ldr	r3, [pc, #176]	@ (800c280 <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c1ce:	f7f4 f885 	bl	80002dc <__adddf3>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	4929      	ldr	r1, [pc, #164]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c1d8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
      }
    }

    if (SupervisorB1_DW.count > 0.0) {
 800c1dc:	4b27      	ldr	r3, [pc, #156]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c1de:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c1e2:	f04f 0200 	mov.w	r2, #0
 800c1e6:	f04f 0300 	mov.w	r3, #0
 800c1ea:	f7f4 fcbd 	bl	8000b68 <__aeabi_dcmpgt>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d02a      	beq.n	800c24a <Supe_isCommDegradedByMeanPeriod+0x226>
      old = rt_roundd_snf((real_T)SupervisorB1_DW.sum_dt / SupervisorB1_DW.count);
 800c1f4:	4b21      	ldr	r3, [pc, #132]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c1f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f7f4 f9ab 	bl	8000554 <__aeabi_ui2d>
 800c1fe:	4b1f      	ldr	r3, [pc, #124]	@ (800c27c <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c200:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c204:	f7f4 fb4a 	bl	800089c <__aeabi_ddiv>
 800c208:	4602      	mov	r2, r0
 800c20a:	460b      	mov	r3, r1
 800c20c:	ec43 2b17 	vmov	d7, r2, r3
 800c210:	eeb0 0a47 	vmov.f32	s0, s14
 800c214:	eef0 0a67 	vmov.f32	s1, s15
 800c218:	f7ff fa28 	bl	800b66c <rt_roundd_snf>
 800c21c:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c220:	f04f 0200 	mov.w	r2, #0
 800c224:	4b17      	ldr	r3, [pc, #92]	@ (800c284 <Supe_isCommDegradedByMeanPeriod+0x260>)
 800c226:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c22a:	f7f4 fc7f 	bl	8000b2c <__aeabi_dcmplt>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b00      	cmp	r3, #0
 800c232:	d006      	beq.n	800c242 <Supe_isCommDegradedByMeanPeriod+0x21e>
        mean_dt = (uint32_T)old;
 800c234:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c238:	f7f4 fcde 	bl	8000bf8 <__aeabi_d2uiz>
 800c23c:	4603      	mov	r3, r0
 800c23e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c240:	e005      	b.n	800c24e <Supe_isCommDegradedByMeanPeriod+0x22a>
      } else {
        mean_dt = MAX_uint32_T;
 800c242:	f04f 33ff 	mov.w	r3, #4294967295
 800c246:	627b      	str	r3, [r7, #36]	@ 0x24
 800c248:	e001      	b.n	800c24e <Supe_isCommDegradedByMeanPeriod+0x22a>
      }
    } else {
      mean_dt = 0U;
 800c24a:	2300      	movs	r3, #0
 800c24c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    comm_degraded = (mean_dt > mean_threshold_ms);
 800c24e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c250:	f7f4 f980 	bl	8000554 <__aeabi_ui2d>
 800c254:	4602      	mov	r2, r0
 800c256:	460b      	mov	r3, r1
 800c258:	2101      	movs	r1, #1
 800c25a:	460c      	mov	r4, r1
 800c25c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c260:	f7f4 fc64 	bl	8000b2c <__aeabi_dcmplt>
 800c264:	4603      	mov	r3, r0
 800c266:	2b00      	cmp	r3, #0
 800c268:	d101      	bne.n	800c26e <Supe_isCommDegradedByMeanPeriod+0x24a>
 800c26a:	2300      	movs	r3, #0
 800c26c:	461c      	mov	r4, r3
 800c26e:	b2e3      	uxtb	r3, r4
 800c270:	77fb      	strb	r3, [r7, #31]
  }

  return comm_degraded;
 800c272:	7ffb      	ldrb	r3, [r7, #31]
}
 800c274:	4618      	mov	r0, r3
 800c276:	372c      	adds	r7, #44	@ 0x2c
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd90      	pop	{r4, r7, pc}
 800c27c:	20004c48 	.word	0x20004c48
 800c280:	3ff00000 	.word	0x3ff00000
 800c284:	41f00000 	.word	0x41f00000
 800c288:	40240000 	.word	0x40240000
 800c28c:	00000000 	.word	0x00000000

0800c290 <SupervisorB1_updateSafetyLimits>:

/* Function for Chart: '<Root>/Check rover safety state1' */
static void SupervisorB1_updateSafetyLimits(SafetyStatus rover_state, real_T
  *V_MAX, real_T *OMEGA_MAX, real_T *V_MAX_MANEUVER, real_T *OMEGA_GO_LEFT,
  real_T *OMEGA_GO_RIGHT)
{
 800c290:	b480      	push	{r7}
 800c292:	b085      	sub	sp, #20
 800c294:	af00      	add	r7, sp, #0
 800c296:	60b9      	str	r1, [r7, #8]
 800c298:	607a      	str	r2, [r7, #4]
 800c29a:	603b      	str	r3, [r7, #0]
 800c29c:	4603      	mov	r3, r0
 800c29e:	73fb      	strb	r3, [r7, #15]
  *V_MAX = 1.0;
 800c2a0:	68b9      	ldr	r1, [r7, #8]
 800c2a2:	f04f 0200 	mov.w	r2, #0
 800c2a6:	4b40      	ldr	r3, [pc, #256]	@ (800c3a8 <SupervisorB1_updateSafetyLimits+0x118>)
 800c2a8:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_MAX = 1.0;
 800c2ac:	6879      	ldr	r1, [r7, #4]
 800c2ae:	f04f 0200 	mov.w	r2, #0
 800c2b2:	4b3d      	ldr	r3, [pc, #244]	@ (800c3a8 <SupervisorB1_updateSafetyLimits+0x118>)
 800c2b4:	e9c1 2300 	strd	r2, r3, [r1]
  *V_MAX_MANEUVER = 0.8;
 800c2b8:	6839      	ldr	r1, [r7, #0]
 800c2ba:	a331      	add	r3, pc, #196	@ (adr r3, 800c380 <SupervisorB1_updateSafetyLimits+0xf0>)
 800c2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c0:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_GO_LEFT = 0.4;
 800c2c4:	69b9      	ldr	r1, [r7, #24]
 800c2c6:	a330      	add	r3, pc, #192	@ (adr r3, 800c388 <SupervisorB1_updateSafetyLimits+0xf8>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_GO_RIGHT = -0.4;
 800c2d0:	69f9      	ldr	r1, [r7, #28]
 800c2d2:	a32f      	add	r3, pc, #188	@ (adr r3, 800c390 <SupervisorB1_updateSafetyLimits+0x100>)
 800c2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d8:	e9c1 2300 	strd	r2, r3, [r1]
  switch (rover_state) {
 800c2dc:	7bfb      	ldrb	r3, [r7, #15]
 800c2de:	2b01      	cmp	r3, #1
 800c2e0:	d002      	beq.n	800c2e8 <SupervisorB1_updateSafetyLimits+0x58>
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d01f      	beq.n	800c326 <SupervisorB1_updateSafetyLimits+0x96>
    *V_MAX_MANEUVER = 0.0;
    *OMEGA_GO_LEFT = 0.0;
    *OMEGA_GO_RIGHT = 0.0;
    break;
  }
}
 800c2e6:	e042      	b.n	800c36e <SupervisorB1_updateSafetyLimits+0xde>
    *V_MAX = 0.5;
 800c2e8:	68b9      	ldr	r1, [r7, #8]
 800c2ea:	f04f 0200 	mov.w	r2, #0
 800c2ee:	4b2f      	ldr	r3, [pc, #188]	@ (800c3ac <SupervisorB1_updateSafetyLimits+0x11c>)
 800c2f0:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_MAX = 0.5;
 800c2f4:	6879      	ldr	r1, [r7, #4]
 800c2f6:	f04f 0200 	mov.w	r2, #0
 800c2fa:	4b2c      	ldr	r3, [pc, #176]	@ (800c3ac <SupervisorB1_updateSafetyLimits+0x11c>)
 800c2fc:	e9c1 2300 	strd	r2, r3, [r1]
    *V_MAX_MANEUVER = 0.4;
 800c300:	6839      	ldr	r1, [r7, #0]
 800c302:	a321      	add	r3, pc, #132	@ (adr r3, 800c388 <SupervisorB1_updateSafetyLimits+0xf8>)
 800c304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c308:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_LEFT = 0.2;
 800c30c:	69b9      	ldr	r1, [r7, #24]
 800c30e:	a322      	add	r3, pc, #136	@ (adr r3, 800c398 <SupervisorB1_updateSafetyLimits+0x108>)
 800c310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c314:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_RIGHT = -0.2;
 800c318:	69f9      	ldr	r1, [r7, #28]
 800c31a:	a321      	add	r3, pc, #132	@ (adr r3, 800c3a0 <SupervisorB1_updateSafetyLimits+0x110>)
 800c31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c320:	e9c1 2300 	strd	r2, r3, [r1]
    break;
 800c324:	e023      	b.n	800c36e <SupervisorB1_updateSafetyLimits+0xde>
    *V_MAX = 0.0;
 800c326:	68b9      	ldr	r1, [r7, #8]
 800c328:	f04f 0200 	mov.w	r2, #0
 800c32c:	f04f 0300 	mov.w	r3, #0
 800c330:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_MAX = 0.0;
 800c334:	6879      	ldr	r1, [r7, #4]
 800c336:	f04f 0200 	mov.w	r2, #0
 800c33a:	f04f 0300 	mov.w	r3, #0
 800c33e:	e9c1 2300 	strd	r2, r3, [r1]
    *V_MAX_MANEUVER = 0.0;
 800c342:	6839      	ldr	r1, [r7, #0]
 800c344:	f04f 0200 	mov.w	r2, #0
 800c348:	f04f 0300 	mov.w	r3, #0
 800c34c:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_LEFT = 0.0;
 800c350:	69b9      	ldr	r1, [r7, #24]
 800c352:	f04f 0200 	mov.w	r2, #0
 800c356:	f04f 0300 	mov.w	r3, #0
 800c35a:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_RIGHT = 0.0;
 800c35e:	69f9      	ldr	r1, [r7, #28]
 800c360:	f04f 0200 	mov.w	r2, #0
 800c364:	f04f 0300 	mov.w	r3, #0
 800c368:	e9c1 2300 	strd	r2, r3, [r1]
    break;
 800c36c:	bf00      	nop
}
 800c36e:	bf00      	nop
 800c370:	3714      	adds	r7, #20
 800c372:	46bd      	mov	sp, r7
 800c374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	f3af 8000 	nop.w
 800c380:	9999999a 	.word	0x9999999a
 800c384:	3fe99999 	.word	0x3fe99999
 800c388:	9999999a 	.word	0x9999999a
 800c38c:	3fd99999 	.word	0x3fd99999
 800c390:	9999999a 	.word	0x9999999a
 800c394:	bfd99999 	.word	0xbfd99999
 800c398:	9999999a 	.word	0x9999999a
 800c39c:	3fc99999 	.word	0x3fc99999
 800c3a0:	9999999a 	.word	0x9999999a
 800c3a4:	bfc99999 	.word	0xbfc99999
 800c3a8:	3ff00000 	.word	0x3ff00000
 800c3ac:	3fe00000 	.word	0x3fe00000

0800c3b0 <SupervisorB1_angleCalculator180>:

/* Function for Chart: '<Root>/Check rover safety state1' */
static real32_T SupervisorB1_angleCalculator180(real32_T gyro_angle)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	ed87 0a01 	vstr	s0, [r7, #4]
  real32_T targetAngle;
  if (gyro_angle + 180.0F > 360.0F) {
 800c3ba:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3be:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800c414 <SupervisorB1_angleCalculator180+0x64>
 800c3c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c3c6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c418 <SupervisorB1_angleCalculator180+0x68>
 800c3ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3d2:	dd0c      	ble.n	800c3ee <SupervisorB1_angleCalculator180+0x3e>
    targetAngle = (gyro_angle + 180.0F) - 360.0F;
 800c3d4:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3d8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c414 <SupervisorB1_angleCalculator180+0x64>
 800c3dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c3e0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c418 <SupervisorB1_angleCalculator180+0x68>
 800c3e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c3e8:	edc7 7a03 	vstr	s15, [r7, #12]
 800c3ec:	e007      	b.n	800c3fe <SupervisorB1_angleCalculator180+0x4e>
  } else {
    targetAngle = gyro_angle + 180.0F;
 800c3ee:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3f2:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800c414 <SupervisorB1_angleCalculator180+0x64>
 800c3f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c3fa:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return targetAngle;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	ee07 3a90 	vmov	s15, r3
}
 800c404:	eeb0 0a67 	vmov.f32	s0, s15
 800c408:	3714      	adds	r7, #20
 800c40a:	46bd      	mov	sp, r7
 800c40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c410:	4770      	bx	lr
 800c412:	bf00      	nop
 800c414:	43340000 	.word	0x43340000
 800c418:	43b40000 	.word	0x43b40000

0800c41c <SupervisorB1_angleError>:

/* Function for Chart: '<Root>/Check rover safety state1' */
static real32_T SupervisorB1_angleError(real32_T gyro_angle, real32_T
  targetAngle)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	ed87 0a01 	vstr	s0, [r7, #4]
 800c426:	edc7 0a00 	vstr	s1, [r7]
  real32_T x;
  x = (targetAngle - gyro_angle) + 180.0F;
 800c42a:	ed97 7a00 	vldr	s14, [r7]
 800c42e:	edd7 7a01 	vldr	s15, [r7, #4]
 800c432:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c436:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800c4e0 <SupervisorB1_angleError+0xc4>
 800c43a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c43e:	edc7 7a03 	vstr	s15, [r7, #12]
  if (rtIsNaNF(x)) {
 800c442:	ed97 0a03 	vldr	s0, [r7, #12]
 800c446:	f001 f9b3 	bl	800d7b0 <rtIsNaNF>
 800c44a:	4603      	mov	r3, r0
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d003      	beq.n	800c458 <SupervisorB1_angleError+0x3c>
    x = (rtNaNF);
 800c450:	4b24      	ldr	r3, [pc, #144]	@ (800c4e4 <SupervisorB1_angleError+0xc8>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	60fb      	str	r3, [r7, #12]
 800c456:	e037      	b.n	800c4c8 <SupervisorB1_angleError+0xac>
  } else if (rtIsInfF(x)) {
 800c458:	ed97 0a03 	vldr	s0, [r7, #12]
 800c45c:	f001 f986 	bl	800d76c <rtIsInfF>
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	d003      	beq.n	800c46e <SupervisorB1_angleError+0x52>
    x = (rtNaNF);
 800c466:	4b1f      	ldr	r3, [pc, #124]	@ (800c4e4 <SupervisorB1_angleError+0xc8>)
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	60fb      	str	r3, [r7, #12]
 800c46c:	e02c      	b.n	800c4c8 <SupervisorB1_angleError+0xac>
  } else if (x == 0.0F) {
 800c46e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c472:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c47a:	d103      	bne.n	800c484 <SupervisorB1_angleError+0x68>
    x = 0.0F;
 800c47c:	f04f 0300 	mov.w	r3, #0
 800c480:	60fb      	str	r3, [r7, #12]
 800c482:	e021      	b.n	800c4c8 <SupervisorB1_angleError+0xac>
  } else {
    x = fmodf(x, 360.0F);
 800c484:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800c4e8 <SupervisorB1_angleError+0xcc>
 800c488:	ed97 0a03 	vldr	s0, [r7, #12]
 800c48c:	f009 fa16 	bl	80158bc <fmodf>
 800c490:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x == 0.0F) {
 800c494:	edd7 7a03 	vldr	s15, [r7, #12]
 800c498:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4a0:	d103      	bne.n	800c4aa <SupervisorB1_angleError+0x8e>
      x = 0.0F;
 800c4a2:	f04f 0300 	mov.w	r3, #0
 800c4a6:	60fb      	str	r3, [r7, #12]
 800c4a8:	e00e      	b.n	800c4c8 <SupervisorB1_angleError+0xac>
    } else if (x < 0.0F) {
 800c4aa:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4b6:	d507      	bpl.n	800c4c8 <SupervisorB1_angleError+0xac>
      x += 360.0F;
 800c4b8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4bc:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800c4e8 <SupervisorB1_angleError+0xcc>
 800c4c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c4c4:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  return x - 180.0F;
 800c4c8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4cc:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800c4e0 <SupervisorB1_angleError+0xc4>
 800c4d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 800c4d4:	eeb0 0a67 	vmov.f32	s0, s15
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	43340000 	.word	0x43340000
 800c4e4:	2000006c 	.word	0x2000006c
 800c4e8:	43b40000 	.word	0x43b40000

0800c4ec <SupervisorB1_checkStop>:

/* Function for Chart: '<Root>/Check rover safety state1' */
static boolean_T SupervisorB1_checkStop(const real32_T wheel_speeds[4])
{
 800c4ec:	b480      	push	{r7}
 800c4ee:	b087      	sub	sp, #28
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	6078      	str	r0, [r7, #4]
  int32_T b_k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T stop;
  x[0] = (fabsf(wheel_speeds[0]) < 2.5F);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	edd3 7a00 	vldr	s15, [r3]
 800c4fa:	eef0 7ae7 	vabs.f32	s15, s15
 800c4fe:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c502:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c50a:	bf4c      	ite	mi
 800c50c:	2301      	movmi	r3, #1
 800c50e:	2300      	movpl	r3, #0
 800c510:	b2db      	uxtb	r3, r3
 800c512:	733b      	strb	r3, [r7, #12]
  x[1] = (fabsf(wheel_speeds[1]) < 2.5F);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	3304      	adds	r3, #4
 800c518:	edd3 7a00 	vldr	s15, [r3]
 800c51c:	eef0 7ae7 	vabs.f32	s15, s15
 800c520:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c524:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c52c:	bf4c      	ite	mi
 800c52e:	2301      	movmi	r3, #1
 800c530:	2300      	movpl	r3, #0
 800c532:	b2db      	uxtb	r3, r3
 800c534:	737b      	strb	r3, [r7, #13]
  x[2] = (fabsf(wheel_speeds[2]) < 2.5F);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	3308      	adds	r3, #8
 800c53a:	edd3 7a00 	vldr	s15, [r3]
 800c53e:	eef0 7ae7 	vabs.f32	s15, s15
 800c542:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c54a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c54e:	bf4c      	ite	mi
 800c550:	2301      	movmi	r3, #1
 800c552:	2300      	movpl	r3, #0
 800c554:	b2db      	uxtb	r3, r3
 800c556:	73bb      	strb	r3, [r7, #14]
  x[3] = (fabsf(wheel_speeds[3]) < 2.5F);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	330c      	adds	r3, #12
 800c55c:	edd3 7a00 	vldr	s15, [r3]
 800c560:	eef0 7ae7 	vabs.f32	s15, s15
 800c564:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c570:	bf4c      	ite	mi
 800c572:	2301      	movmi	r3, #1
 800c574:	2300      	movpl	r3, #0
 800c576:	b2db      	uxtb	r3, r3
 800c578:	73fb      	strb	r3, [r7, #15]
  stop = true;
 800c57a:	2301      	movs	r3, #1
 800c57c:	74bb      	strb	r3, [r7, #18]
  b_k = 0;
 800c57e:	2300      	movs	r3, #0
 800c580:	617b      	str	r3, [r7, #20]
  exitg1 = false;
 800c582:	2300      	movs	r3, #0
 800c584:	74fb      	strb	r3, [r7, #19]
  while ((!exitg1) && (b_k < 4)) {
 800c586:	e00e      	b.n	800c5a6 <SupervisorB1_checkStop+0xba>
    if (!x[b_k]) {
 800c588:	f107 020c 	add.w	r2, r7, #12
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	4413      	add	r3, r2
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d104      	bne.n	800c5a0 <SupervisorB1_checkStop+0xb4>
      stop = false;
 800c596:	2300      	movs	r3, #0
 800c598:	74bb      	strb	r3, [r7, #18]
      exitg1 = true;
 800c59a:	2301      	movs	r3, #1
 800c59c:	74fb      	strb	r3, [r7, #19]
 800c59e:	e002      	b.n	800c5a6 <SupervisorB1_checkStop+0xba>
    } else {
      b_k++;
 800c5a0:	697b      	ldr	r3, [r7, #20]
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	617b      	str	r3, [r7, #20]
  while ((!exitg1) && (b_k < 4)) {
 800c5a6:	7cfb      	ldrb	r3, [r7, #19]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d102      	bne.n	800c5b2 <SupervisorB1_checkStop+0xc6>
 800c5ac:	697b      	ldr	r3, [r7, #20]
 800c5ae:	2b03      	cmp	r3, #3
 800c5b0:	ddea      	ble.n	800c588 <SupervisorB1_checkStop+0x9c>
    }
  }

  return stop;
 800c5b2:	7cbb      	ldrb	r3, [r7, #18]
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	371c      	adds	r7, #28
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr

0800c5c0 <enter_atomic_Stato_Marcia_rover>:

/* Function for Chart: '<Root>/Check rover safety state1' */
static void enter_atomic_Stato_Marcia_rover(const SafetyStatus
  *rover_safety_state)
{
 800c5c0:	b590      	push	{r4, r7, lr}
 800c5c2:	b08f      	sub	sp, #60	@ 0x3c
 800c5c4:	af02      	add	r7, sp, #8
 800c5c6:	6078      	str	r0, [r7, #4]
  real_T OMEGA_GO_LEFT;
  real_T OMEGA_GO_RIGHT;
  real_T OMEGA_MAX;
  real_T V_MAX;
  real_T V_MAX_MANEUVER;
  SupervisorB1_updateSafetyLimits(*rover_safety_state, &V_MAX, &OMEGA_MAX,
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	7818      	ldrb	r0, [r3, #0]
 800c5cc:	f107 0408 	add.w	r4, r7, #8
 800c5d0:	f107 0218 	add.w	r2, r7, #24
 800c5d4:	f107 0110 	add.w	r1, r7, #16
 800c5d8:	f107 0320 	add.w	r3, r7, #32
 800c5dc:	9301      	str	r3, [sp, #4]
 800c5de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c5e2:	9300      	str	r3, [sp, #0]
 800c5e4:	4623      	mov	r3, r4
 800c5e6:	f7ff fe53 	bl	800c290 <SupervisorB1_updateSafetyLimits>
    &V_MAX_MANEUVER, &OMEGA_GO_LEFT, &OMEGA_GO_RIGHT);

  /* Inport: '<Root>/Board2_Data' */
  SupervisorB1_DW.v_user = SupervisorB1_U.Board2_Data.payload.y_norm * (real32_T)
 800c5ea:	4b19      	ldr	r3, [pc, #100]	@ (800c650 <enter_atomic_Stato_Marcia_rover+0x90>)
 800c5ec:	f8d3 4012 	ldr.w	r4, [r3, #18]
 800c5f0:	4623      	mov	r3, r4
 800c5f2:	461c      	mov	r4, r3
 800c5f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c5f8:	4610      	mov	r0, r2
 800c5fa:	4619      	mov	r1, r3
 800c5fc:	f7f4 fb1c 	bl	8000c38 <__aeabi_d2f>
 800c600:	ee07 0a90 	vmov	s15, r0
 800c604:	ee07 4a10 	vmov	s14, r4
 800c608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c60c:	4b11      	ldr	r3, [pc, #68]	@ (800c654 <enter_atomic_Stato_Marcia_rover+0x94>)
 800c60e:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    V_MAX;
  if (SupervisorB1_DW.invert_y) {
 800c612:	4b10      	ldr	r3, [pc, #64]	@ (800c654 <enter_atomic_Stato_Marcia_rover+0x94>)
 800c614:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d014      	beq.n	800c646 <enter_atomic_Stato_Marcia_rover+0x86>
    if (SupervisorB1_DW.v_user >= 0.0F) {
 800c61c:	4b0d      	ldr	r3, [pc, #52]	@ (800c654 <enter_atomic_Stato_Marcia_rover+0x94>)
 800c61e:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800c622:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c62a:	db04      	blt.n	800c636 <enter_atomic_Stato_Marcia_rover+0x76>
      SupervisorB1_DW.invert_y = false;
 800c62c:	4b09      	ldr	r3, [pc, #36]	@ (800c654 <enter_atomic_Stato_Marcia_rover+0x94>)
 800c62e:	2200      	movs	r2, #0
 800c630:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    } else {
      SupervisorB1_DW.v_user = -SupervisorB1_DW.v_user;
    }
  }
}
 800c634:	e007      	b.n	800c646 <enter_atomic_Stato_Marcia_rover+0x86>
      SupervisorB1_DW.v_user = -SupervisorB1_DW.v_user;
 800c636:	4b07      	ldr	r3, [pc, #28]	@ (800c654 <enter_atomic_Stato_Marcia_rover+0x94>)
 800c638:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800c63c:	eef1 7a67 	vneg.f32	s15, s15
 800c640:	4b04      	ldr	r3, [pc, #16]	@ (800c654 <enter_atomic_Stato_Marcia_rover+0x94>)
 800c642:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
}
 800c646:	bf00      	nop
 800c648:	3734      	adds	r7, #52	@ 0x34
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd90      	pop	{r4, r7, pc}
 800c64e:	bf00      	nop
 800c650:	20004d18 	.word	0x20004d18
 800c654:	20004c48 	.word	0x20004c48

0800c658 <SupervisorB1_step>:

/* Model step function */
void SupervisorB1_step(void)
{
 800c658:	b590      	push	{r4, r7, lr}
 800c65a:	ed2d 8b02 	vpush	{d8}
 800c65e:	b095      	sub	sp, #84	@ 0x54
 800c660:	af02      	add	r7, sp, #8

  /* MATLAB Function: '<Root>/MATLAB Function1' incorporates:
   *  Inport: '<Root>/Board2_Data'
   *  UnitDelay: '<Root>/Unit Delay'
   */
  motorFaultDetected[0] = false;
 800c662:	2300      	movs	r3, #0
 800c664:	713b      	strb	r3, [r7, #4]
  motorFaultDetected[1] = false;
 800c666:	2300      	movs	r3, #0
 800c668:	717b      	strb	r3, [r7, #5]
  motorFaultDetected[2] = false;
 800c66a:	2300      	movs	r3, #0
 800c66c:	71bb      	strb	r3, [r7, #6]
  motorFaultDetected[3] = false;
 800c66e:	2300      	movs	r3, #0
 800c670:	71fb      	strb	r3, [r7, #7]
  switch (SupervisorB1_U.Board2_Data.payload.imu_coherence_status) {
 800c672:	4bb1      	ldr	r3, [pc, #708]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c674:	7a5b      	ldrb	r3, [r3, #9]
 800c676:	2b01      	cmp	r3, #1
 800c678:	d002      	beq.n	800c680 <SupervisorB1_step+0x28>
 800c67a:	2b02      	cmp	r3, #2
 800c67c:	d00f      	beq.n	800c69e <SupervisorB1_step+0x46>
 800c67e:	e020      	b.n	800c6c2 <SupervisorB1_step+0x6a>
   case IMU_INCOHERENT_LEFT:
    if (SupervisorB1_DW.UnitDelay_DSTATE[0] == WHEEL_DEGRADED_ENCODER) {
 800c680:	4bae      	ldr	r3, [pc, #696]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c682:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <SupervisorB1_step+0x36>
      motorFaultDetected[0] = true;
 800c68a:	2301      	movs	r3, #1
 800c68c:	713b      	strb	r3, [r7, #4]
    }

    if (SupervisorB1_DW.UnitDelay_DSTATE[2] == WHEEL_DEGRADED_ENCODER) {
 800c68e:	4bab      	ldr	r3, [pc, #684]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c690:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800c694:	2b01      	cmp	r3, #1
 800c696:	d111      	bne.n	800c6bc <SupervisorB1_step+0x64>
      motorFaultDetected[2] = true;
 800c698:	2301      	movs	r3, #1
 800c69a:	71bb      	strb	r3, [r7, #6]
    }
    break;
 800c69c:	e00e      	b.n	800c6bc <SupervisorB1_step+0x64>

   case IMU_INCOHERENT_RIGHT:
    if (SupervisorB1_DW.UnitDelay_DSTATE[1] == WHEEL_DEGRADED_ENCODER) {
 800c69e:	4ba7      	ldr	r3, [pc, #668]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6a0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800c6a4:	2b01      	cmp	r3, #1
 800c6a6:	d101      	bne.n	800c6ac <SupervisorB1_step+0x54>
      motorFaultDetected[1] = true;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	717b      	strb	r3, [r7, #5]
    }

    if (SupervisorB1_DW.UnitDelay_DSTATE[3] == WHEEL_DEGRADED_ENCODER) {
 800c6ac:	4ba3      	ldr	r3, [pc, #652]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6ae:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 800c6b2:	2b01      	cmp	r3, #1
 800c6b4:	d104      	bne.n	800c6c0 <SupervisorB1_step+0x68>
      motorFaultDetected[3] = true;
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	71fb      	strb	r3, [r7, #7]
    }
    break;
 800c6ba:	e001      	b.n	800c6c0 <SupervisorB1_step+0x68>
    break;
 800c6bc:	bf00      	nop
 800c6be:	e000      	b.n	800c6c2 <SupervisorB1_step+0x6a>
    break;
 800c6c0:	bf00      	nop
   *  Inport: '<Root>/Board2_Data'
   *  Inport: '<Root>/Board_Health'
   *  Inport: '<Root>/last_valid_b2_ms'
   *  Inport: '<Root>/now_ms'
   */
  if (SupervisorB1_DW.is_active_c2_SupervisorB1 == 0) {
 800c6c2:	4b9e      	ldr	r3, [pc, #632]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6c4:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d141      	bne.n	800c750 <SupervisorB1_step+0xf8>
    SupervisorB1_DW.is_active_c2_SupervisorB1 = 1U;
 800c6cc:	4b9b      	ldr	r3, [pc, #620]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    SupervisorB1_DW.durationCounter_1_a = 0U;
 800c6d4:	4b99      	ldr	r3, [pc, #612]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	679a      	str	r2, [r3, #120]	@ 0x78
    SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800c6da:	4b98      	ldr	r3, [pc, #608]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6dc:	2203      	movs	r2, #3
 800c6de:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    temp_status = TEMP_HEALTH_OK;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	707b      	strb	r3, [r7, #1]
    SupervisorB1_DW.durationCounter_1_l = 0U;
 800c6e6:	4b95      	ldr	r3, [pc, #596]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800c6ee:	4b93      	ldr	r3, [pc, #588]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6f0:	2203      	movs	r2, #3
 800c6f2:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
    battery_status = BATTERY_HEALTH_OK;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	70fb      	strb	r3, [r7, #3]
    SupervisorB1_DW.is_MonitorFrontLeft = SupervisorB1_IN_FrontLeft_ok;
 800c6fa:	4b90      	ldr	r3, [pc, #576]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c6fc:	2203      	movs	r2, #3
 800c6fe:	f883 20b3 	strb.w	r2, [r3, #179]	@ 0xb3
    SupervisorB1_B.wheel_status[0] = WHEEL_OK;
 800c702:	4b8f      	ldr	r3, [pc, #572]	@ (800c940 <SupervisorB1_step+0x2e8>)
 800c704:	2200      	movs	r2, #0
 800c706:	701a      	strb	r2, [r3, #0]
    SupervisorB1_DW.is_MonitorFrontRight = SupervisorB1_IN_FrontRight_ok;
 800c708:	4b8c      	ldr	r3, [pc, #560]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c70a:	2203      	movs	r2, #3
 800c70c:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
    SupervisorB1_B.wheel_status[1] = WHEEL_OK;
 800c710:	4b8b      	ldr	r3, [pc, #556]	@ (800c940 <SupervisorB1_step+0x2e8>)
 800c712:	2200      	movs	r2, #0
 800c714:	705a      	strb	r2, [r3, #1]
    SupervisorB1_DW.is_MonitorRearLeft = SupervisorB1_IN_RearLeft_ok;
 800c716:	4b89      	ldr	r3, [pc, #548]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c718:	2203      	movs	r2, #3
 800c71a:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
    SupervisorB1_B.wheel_status[2] = WHEEL_OK;
 800c71e:	4b88      	ldr	r3, [pc, #544]	@ (800c940 <SupervisorB1_step+0x2e8>)
 800c720:	2200      	movs	r2, #0
 800c722:	709a      	strb	r2, [r3, #2]
    SupervisorB1_DW.is_MonitorRearRight = SupervisorB1_IN_RearRight_ok;
 800c724:	4b85      	ldr	r3, [pc, #532]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c726:	2203      	movs	r2, #3
 800c728:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
    SupervisorB1_B.wheel_status[3] = WHEEL_OK;
 800c72c:	4b84      	ldr	r3, [pc, #528]	@ (800c940 <SupervisorB1_step+0x2e8>)
 800c72e:	2200      	movs	r2, #0
 800c730:	70da      	strb	r2, [r3, #3]
    SupervisorB1_DW.is_MonitorBoard2Supervisor = SupervisorB1_IN_B2_sup_ok;
 800c732:	4b82      	ldr	r3, [pc, #520]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c734:	2203      	movs	r2, #3
 800c736:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
    b2_sup_status = SUPERVISOR_OK;
 800c73a:	2300      	movs	r3, #0
 800c73c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_ok;
 800c740:	4b7e      	ldr	r3, [pc, #504]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c742:	2203      	movs	r2, #3
 800c744:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    rx_status = RX_OK;
 800c748:	2300      	movs	r3, #0
 800c74a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800c74e:	e1cd      	b.n	800caec <SupervisorB1_step+0x494>
  } else {
    SupervisorB1_MonitorTemperature(&SupervisorB1_U.Board_Health, &temp_status);
 800c750:	1c7b      	adds	r3, r7, #1
 800c752:	4619      	mov	r1, r3
 800c754:	487b      	ldr	r0, [pc, #492]	@ (800c944 <SupervisorB1_step+0x2ec>)
 800c756:	f7ff f843 	bl	800b7e0 <SupervisorB1_MonitorTemperature>
    SupervisorB1_MonitorBattery(&SupervisorB1_U.Board_Health, &battery_status);
 800c75a:	1cfb      	adds	r3, r7, #3
 800c75c:	4619      	mov	r1, r3
 800c75e:	4879      	ldr	r0, [pc, #484]	@ (800c944 <SupervisorB1_step+0x2ec>)
 800c760:	f7ff fa46 	bl	800bbf0 <SupervisorB1_MonitorBattery>
    SupervisorB1_MonitorWheels(motorFaultDetected);
 800c764:	1d3b      	adds	r3, r7, #4
 800c766:	4618      	mov	r0, r3
 800c768:	f7ff fb70 	bl	800be4c <SupervisorB1_MonitorWheels>
    switch (SupervisorB1_DW.is_MonitorBoard2Supervisor) {
 800c76c:	4b73      	ldr	r3, [pc, #460]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c76e:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 800c772:	2b01      	cmp	r3, #1
 800c774:	d002      	beq.n	800c77c <SupervisorB1_step+0x124>
 800c776:	2b02      	cmp	r3, #2
 800c778:	d034      	beq.n	800c7e4 <SupervisorB1_step+0x18c>
 800c77a:	e082      	b.n	800c882 <SupervisorB1_step+0x22a>
     case SupervisorB1_IN_B2_sup_critical:
      b2_sup_status = SUPERVISOR_CRITICAL;
 800c77c:	2302      	movs	r3, #2
 800c77e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      if (SupervisorB1_DW.degraded_sup) {
 800c782:	4b6e      	ldr	r3, [pc, #440]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c784:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d003      	beq.n	800c794 <SupervisorB1_step+0x13c>
        SupervisorB1_DW.durationCounter_1_h = 0U;
 800c78c:	4b6b      	ldr	r3, [pc, #428]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c78e:	2200      	movs	r2, #0
 800c790:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
      }

      if (SupervisorB1_DW.durationCounter_1_h > 50U) {
 800c794:	4b69      	ldr	r3, [pc, #420]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c796:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c79a:	2b32      	cmp	r3, #50	@ 0x32
 800c79c:	d907      	bls.n	800c7ae <SupervisorB1_step+0x156>
        SupervisorB1_DW.is_MonitorBoard2Supervisor = SupervisorB1_IN_B2_sup_ok;
 800c79e:	4b67      	ldr	r3, [pc, #412]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7a0:	2203      	movs	r2, #3
 800c7a2:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
        b2_sup_status = SUPERVISOR_OK;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        if (SupervisorB1_DW.degraded_sup) {
          SupervisorB1_DW.durationCounter_1_h = 0U;
          SupervisorB1_DW.durationCounter_1_o = 0U;
        }
      }
      break;
 800c7ac:	e0b3      	b.n	800c916 <SupervisorB1_step+0x2be>
        SupervisorB1_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800c7ae:	4b62      	ldr	r3, [pc, #392]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c7b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7b2:	ed9f 0b5f 	vldr	d0, [pc, #380]	@ 800c930 <SupervisorB1_step+0x2d8>
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7ff fc34 	bl	800c024 <Supe_isCommDegradedByMeanPeriod>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	461a      	mov	r2, r3
 800c7c0:	4b5e      	ldr	r3, [pc, #376]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7c2:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
        if (SupervisorB1_DW.degraded_sup) {
 800c7c6:	4b5d      	ldr	r3, [pc, #372]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7c8:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	f000 80a2 	beq.w	800c916 <SupervisorB1_step+0x2be>
          SupervisorB1_DW.durationCounter_1_h = 0U;
 800c7d2:	4b5a      	ldr	r3, [pc, #360]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
          SupervisorB1_DW.durationCounter_1_o = 0U;
 800c7da:	4b58      	ldr	r3, [pc, #352]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 800c7e2:	e098      	b.n	800c916 <SupervisorB1_step+0x2be>

     case SupervisorB1_IN_B2_sup_degraded:
      b2_sup_status = SUPERVISOR_DEGRADED;
 800c7e4:	2301      	movs	r3, #1
 800c7e6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      if (SupervisorB1_DW.degraded_sup) {
 800c7ea:	4b54      	ldr	r3, [pc, #336]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7ec:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d003      	beq.n	800c7fc <SupervisorB1_step+0x1a4>
        SupervisorB1_DW.durationCounter_1_o = 0U;
 800c7f4:	4b51      	ldr	r3, [pc, #324]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      if (SupervisorB1_DW.durationCounter_1_o > 50U) {
 800c7fc:	4b4f      	ldr	r3, [pc, #316]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c7fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c802:	2b32      	cmp	r3, #50	@ 0x32
 800c804:	d907      	bls.n	800c816 <SupervisorB1_step+0x1be>
        SupervisorB1_DW.is_MonitorBoard2Supervisor = SupervisorB1_IN_B2_sup_ok;
 800c806:	4b4d      	ldr	r3, [pc, #308]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c808:	2203      	movs	r2, #3
 800c80a:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
        b2_sup_status = SUPERVISOR_OK;
 800c80e:	2300      	movs	r3, #0
 800c810:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            SupervisorB1_DW.durationCounter_1_h = 0U;
            SupervisorB1_DW.durationCounter_1_o = 0U;
          }
        }
      }
      break;
 800c814:	e081      	b.n	800c91a <SupervisorB1_step+0x2c2>
        qY = SupervisorB1_U.now_ms -
 800c816:	4b48      	ldr	r3, [pc, #288]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c818:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
          /*MW:OvSatOk*/ SupervisorB1_U.last_valid_b2_ms;
 800c81a:	4b47      	ldr	r3, [pc, #284]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c81c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
        qY = SupervisorB1_U.now_ms -
 800c81e:	1ad3      	subs	r3, r2, r3
 800c820:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > SupervisorB1_U.now_ms) {
 800c822:	4b45      	ldr	r3, [pc, #276]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c826:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c828:	429a      	cmp	r2, r3
 800c82a:	d901      	bls.n	800c830 <SupervisorB1_step+0x1d8>
          qY = 0U;
 800c82c:	2300      	movs	r3, #0
 800c82e:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > 120U) {
 800c830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c832:	2b78      	cmp	r3, #120	@ 0x78
 800c834:	d90b      	bls.n	800c84e <SupervisorB1_step+0x1f6>
          SupervisorB1_DW.durationCounter_1_h = 0U;
 800c836:	4b41      	ldr	r3, [pc, #260]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c838:	2200      	movs	r2, #0
 800c83a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
          SupervisorB1_DW.is_MonitorBoard2Supervisor =
 800c83e:	4b3f      	ldr	r3, [pc, #252]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c840:	2201      	movs	r2, #1
 800c842:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
          b2_sup_status = SUPERVISOR_CRITICAL;
 800c846:	2302      	movs	r3, #2
 800c848:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      break;
 800c84c:	e065      	b.n	800c91a <SupervisorB1_step+0x2c2>
          SupervisorB1_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800c84e:	4b3a      	ldr	r3, [pc, #232]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c852:	ed9f 0b37 	vldr	d0, [pc, #220]	@ 800c930 <SupervisorB1_step+0x2d8>
 800c856:	4618      	mov	r0, r3
 800c858:	f7ff fbe4 	bl	800c024 <Supe_isCommDegradedByMeanPeriod>
 800c85c:	4603      	mov	r3, r0
 800c85e:	461a      	mov	r2, r3
 800c860:	4b36      	ldr	r3, [pc, #216]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c862:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          if (SupervisorB1_DW.degraded_sup) {
 800c866:	4b35      	ldr	r3, [pc, #212]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c868:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d054      	beq.n	800c91a <SupervisorB1_step+0x2c2>
            SupervisorB1_DW.durationCounter_1_h = 0U;
 800c870:	4b32      	ldr	r3, [pc, #200]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c872:	2200      	movs	r2, #0
 800c874:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            SupervisorB1_DW.durationCounter_1_o = 0U;
 800c878:	4b30      	ldr	r3, [pc, #192]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 800c880:	e04b      	b.n	800c91a <SupervisorB1_step+0x2c2>

     default:
      /* case IN_B2_sup_ok: */
      b2_sup_status = SUPERVISOR_OK;
 800c882:	2300      	movs	r3, #0
 800c884:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      if (SupervisorB1_DW.degraded_sup) {
 800c888:	4b2c      	ldr	r3, [pc, #176]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c88a:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d00b      	beq.n	800c8aa <SupervisorB1_step+0x252>
        SupervisorB1_DW.durationCounter_1_o = 0U;
 800c892:	4b2a      	ldr	r3, [pc, #168]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c894:	2200      	movs	r2, #0
 800c896:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        SupervisorB1_DW.is_MonitorBoard2Supervisor =
 800c89a:	4b28      	ldr	r3, [pc, #160]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c89c:	2202      	movs	r2, #2
 800c89e:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
          SupervisorB1_IN_B2_sup_degraded;
        b2_sup_status = SUPERVISOR_DEGRADED;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            SupervisorB1_DW.durationCounter_1_h = 0U;
            SupervisorB1_DW.durationCounter_1_o = 0U;
          }
        }
      }
      break;
 800c8a8:	e039      	b.n	800c91e <SupervisorB1_step+0x2c6>
        qY = SupervisorB1_U.now_ms -
 800c8aa:	4b23      	ldr	r3, [pc, #140]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c8ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
          /*MW:OvSatOk*/ SupervisorB1_U.last_valid_b2_ms;
 800c8ae:	4b22      	ldr	r3, [pc, #136]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c8b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
        qY = SupervisorB1_U.now_ms -
 800c8b2:	1ad3      	subs	r3, r2, r3
 800c8b4:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > SupervisorB1_U.now_ms) {
 800c8b6:	4b20      	ldr	r3, [pc, #128]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c8b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d901      	bls.n	800c8c4 <SupervisorB1_step+0x26c>
          qY = 0U;
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > 120U) {
 800c8c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8c6:	2b78      	cmp	r3, #120	@ 0x78
 800c8c8:	d90b      	bls.n	800c8e2 <SupervisorB1_step+0x28a>
          SupervisorB1_DW.durationCounter_1_h = 0U;
 800c8ca:	4b1c      	ldr	r3, [pc, #112]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
          SupervisorB1_DW.is_MonitorBoard2Supervisor =
 800c8d2:	4b1a      	ldr	r3, [pc, #104]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
          b2_sup_status = SUPERVISOR_CRITICAL;
 800c8da:	2302      	movs	r3, #2
 800c8dc:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      break;
 800c8e0:	e01d      	b.n	800c91e <SupervisorB1_step+0x2c6>
          SupervisorB1_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800c8e2:	4b15      	ldr	r3, [pc, #84]	@ (800c938 <SupervisorB1_step+0x2e0>)
 800c8e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8e6:	ed9f 0b12 	vldr	d0, [pc, #72]	@ 800c930 <SupervisorB1_step+0x2d8>
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7ff fb9a 	bl	800c024 <Supe_isCommDegradedByMeanPeriod>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	4b11      	ldr	r3, [pc, #68]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c8f6:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          if (SupervisorB1_DW.degraded_sup) {
 800c8fa:	4b10      	ldr	r3, [pc, #64]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c8fc:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c900:	2b00      	cmp	r3, #0
 800c902:	d00c      	beq.n	800c91e <SupervisorB1_step+0x2c6>
            SupervisorB1_DW.durationCounter_1_h = 0U;
 800c904:	4b0d      	ldr	r3, [pc, #52]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c906:	2200      	movs	r2, #0
 800c908:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            SupervisorB1_DW.durationCounter_1_o = 0U;
 800c90c:	4b0b      	ldr	r3, [pc, #44]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c90e:	2200      	movs	r2, #0
 800c910:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 800c914:	e003      	b.n	800c91e <SupervisorB1_step+0x2c6>
      break;
 800c916:	bf00      	nop
 800c918:	e002      	b.n	800c920 <SupervisorB1_step+0x2c8>
      break;
 800c91a:	bf00      	nop
 800c91c:	e000      	b.n	800c920 <SupervisorB1_step+0x2c8>
      break;
 800c91e:	bf00      	nop
    }

    switch (SupervisorB1_DW.is_MonitorRx) {
 800c920:	4b06      	ldr	r3, [pc, #24]	@ (800c93c <SupervisorB1_step+0x2e4>)
 800c922:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800c926:	2b01      	cmp	r3, #1
 800c928:	d00e      	beq.n	800c948 <SupervisorB1_step+0x2f0>
 800c92a:	2b02      	cmp	r3, #2
 800c92c:	d040      	beq.n	800c9b0 <SupervisorB1_step+0x358>
 800c92e:	e08e      	b.n	800ca4e <SupervisorB1_step+0x3f6>
 800c930:	00000000 	.word	0x00000000
 800c934:	40440000 	.word	0x40440000
 800c938:	20004d18 	.word	0x20004d18
 800c93c:	20004c48 	.word	0x20004c48
 800c940:	20004c40 	.word	0x20004c40
 800c944:	20004d3c 	.word	0x20004d3c
     case SupervisorB1_IN_Rx_critical:
      rx_status = RX_CRITICAL;
 800c948:	2302      	movs	r3, #2
 800c94a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      if (SupervisorB1_DW.degraded_rx) {
 800c94e:	4baa      	ldr	r3, [pc, #680]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c950:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800c954:	2b00      	cmp	r3, #0
 800c956:	d003      	beq.n	800c960 <SupervisorB1_step+0x308>
        SupervisorB1_DW.durationCounter_1_p = 0U;
 800c958:	4ba7      	ldr	r3, [pc, #668]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c95a:	2200      	movs	r2, #0
 800c95c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      }

      if (SupervisorB1_DW.durationCounter_1_p > 50U) {
 800c960:	4ba5      	ldr	r3, [pc, #660]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c962:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c966:	2b32      	cmp	r3, #50	@ 0x32
 800c968:	d907      	bls.n	800c97a <SupervisorB1_step+0x322>
        SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_ok;
 800c96a:	4ba3      	ldr	r3, [pc, #652]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c96c:	2203      	movs	r2, #3
 800c96e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
        rx_status = RX_OK;
 800c972:	2300      	movs	r3, #0
 800c974:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (SupervisorB1_DW.degraded_rx) {
          SupervisorB1_DW.durationCounter_1_p = 0U;
          SupervisorB1_DW.durationCounter_1_ie = 0U;
        }
      }
      break;
 800c978:	e0b3      	b.n	800cae2 <SupervisorB1_step+0x48a>
          (SupervisorB1_U.Board2_Data.data_last_valid_ms, 40.0);
 800c97a:	4ba0      	ldr	r3, [pc, #640]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800c97c:	6a1b      	ldr	r3, [r3, #32]
        SupervisorB1_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c97e:	ed9f 0b9c 	vldr	d0, [pc, #624]	@ 800cbf0 <SupervisorB1_step+0x598>
 800c982:	4618      	mov	r0, r3
 800c984:	f7ff fb4e 	bl	800c024 <Supe_isCommDegradedByMeanPeriod>
 800c988:	4603      	mov	r3, r0
 800c98a:	461a      	mov	r2, r3
 800c98c:	4b9a      	ldr	r3, [pc, #616]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c98e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        if (SupervisorB1_DW.degraded_rx) {
 800c992:	4b99      	ldr	r3, [pc, #612]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c994:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800c998:	2b00      	cmp	r3, #0
 800c99a:	f000 80a2 	beq.w	800cae2 <SupervisorB1_step+0x48a>
          SupervisorB1_DW.durationCounter_1_p = 0U;
 800c99e:	4b96      	ldr	r3, [pc, #600]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
          SupervisorB1_DW.durationCounter_1_ie = 0U;
 800c9a6:	4b94      	ldr	r3, [pc, #592]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
      break;
 800c9ae:	e098      	b.n	800cae2 <SupervisorB1_step+0x48a>

     case SupervisorB1_IN_Rx_degraded:
      rx_status = RX_DEGRADED;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      if (SupervisorB1_DW.degraded_rx) {
 800c9b6:	4b90      	ldr	r3, [pc, #576]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c9b8:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d003      	beq.n	800c9c8 <SupervisorB1_step+0x370>
        SupervisorB1_DW.durationCounter_1_ie = 0U;
 800c9c0:	4b8d      	ldr	r3, [pc, #564]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
      }

      if (SupervisorB1_DW.durationCounter_1_ie > 50U) {
 800c9c8:	4b8b      	ldr	r3, [pc, #556]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c9ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c9ce:	2b32      	cmp	r3, #50	@ 0x32
 800c9d0:	d907      	bls.n	800c9e2 <SupervisorB1_step+0x38a>
        SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_ok;
 800c9d2:	4b89      	ldr	r3, [pc, #548]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800c9d4:	2203      	movs	r2, #3
 800c9d6:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
        rx_status = RX_OK;
 800c9da:	2300      	movs	r3, #0
 800c9dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            SupervisorB1_DW.durationCounter_1_p = 0U;
            SupervisorB1_DW.durationCounter_1_ie = 0U;
          }
        }
      }
      break;
 800c9e0:	e081      	b.n	800cae6 <SupervisorB1_step+0x48e>
        qY = SupervisorB1_U.now_ms -
 800c9e2:	4b86      	ldr	r3, [pc, #536]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800c9e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
          /*MW:OvSatOk*/ SupervisorB1_U.Board2_Data.data_last_valid_ms;
 800c9e6:	4b85      	ldr	r3, [pc, #532]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800c9e8:	6a1b      	ldr	r3, [r3, #32]
        qY = SupervisorB1_U.now_ms -
 800c9ea:	1ad3      	subs	r3, r2, r3
 800c9ec:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > SupervisorB1_U.now_ms) {
 800c9ee:	4b83      	ldr	r3, [pc, #524]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800c9f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d901      	bls.n	800c9fc <SupervisorB1_step+0x3a4>
          qY = 0U;
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > 120U) {
 800c9fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9fe:	2b78      	cmp	r3, #120	@ 0x78
 800ca00:	d90b      	bls.n	800ca1a <SupervisorB1_step+0x3c2>
          SupervisorB1_DW.durationCounter_1_p = 0U;
 800ca02:	4b7d      	ldr	r3, [pc, #500]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca04:	2200      	movs	r2, #0
 800ca06:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
          SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_critical;
 800ca0a:	4b7b      	ldr	r3, [pc, #492]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
          rx_status = RX_CRITICAL;
 800ca12:	2302      	movs	r3, #2
 800ca14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      break;
 800ca18:	e065      	b.n	800cae6 <SupervisorB1_step+0x48e>
            (SupervisorB1_U.Board2_Data.data_last_valid_ms, 40.0);
 800ca1a:	4b78      	ldr	r3, [pc, #480]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800ca1c:	6a1b      	ldr	r3, [r3, #32]
          SupervisorB1_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800ca1e:	ed9f 0b74 	vldr	d0, [pc, #464]	@ 800cbf0 <SupervisorB1_step+0x598>
 800ca22:	4618      	mov	r0, r3
 800ca24:	f7ff fafe 	bl	800c024 <Supe_isCommDegradedByMeanPeriod>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	4b72      	ldr	r3, [pc, #456]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca2e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          if (SupervisorB1_DW.degraded_rx) {
 800ca32:	4b71      	ldr	r3, [pc, #452]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca34:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d054      	beq.n	800cae6 <SupervisorB1_step+0x48e>
            SupervisorB1_DW.durationCounter_1_p = 0U;
 800ca3c:	4b6e      	ldr	r3, [pc, #440]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca3e:	2200      	movs	r2, #0
 800ca40:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
            SupervisorB1_DW.durationCounter_1_ie = 0U;
 800ca44:	4b6c      	ldr	r3, [pc, #432]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca46:	2200      	movs	r2, #0
 800ca48:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
      break;
 800ca4c:	e04b      	b.n	800cae6 <SupervisorB1_step+0x48e>

     default:
      /* case IN_Rx_ok: */
      rx_status = RX_OK;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      if (SupervisorB1_DW.degraded_rx) {
 800ca54:	4b68      	ldr	r3, [pc, #416]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca56:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d00b      	beq.n	800ca76 <SupervisorB1_step+0x41e>
        SupervisorB1_DW.durationCounter_1_ie = 0U;
 800ca5e:	4b66      	ldr	r3, [pc, #408]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca60:	2200      	movs	r2, #0
 800ca62:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_degraded;
 800ca66:	4b64      	ldr	r3, [pc, #400]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca68:	2202      	movs	r2, #2
 800ca6a:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
        rx_status = RX_DEGRADED;
 800ca6e:	2301      	movs	r3, #1
 800ca70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            SupervisorB1_DW.durationCounter_1_p = 0U;
            SupervisorB1_DW.durationCounter_1_ie = 0U;
          }
        }
      }
      break;
 800ca74:	e039      	b.n	800caea <SupervisorB1_step+0x492>
        qY = SupervisorB1_U.now_ms -
 800ca76:	4b61      	ldr	r3, [pc, #388]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800ca78:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
          /*MW:OvSatOk*/ SupervisorB1_U.Board2_Data.data_last_valid_ms;
 800ca7a:	4b60      	ldr	r3, [pc, #384]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800ca7c:	6a1b      	ldr	r3, [r3, #32]
        qY = SupervisorB1_U.now_ms -
 800ca7e:	1ad3      	subs	r3, r2, r3
 800ca80:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > SupervisorB1_U.now_ms) {
 800ca82:	4b5e      	ldr	r3, [pc, #376]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800ca84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d901      	bls.n	800ca90 <SupervisorB1_step+0x438>
          qY = 0U;
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	637b      	str	r3, [r7, #52]	@ 0x34
        if (qY > 120U) {
 800ca90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca92:	2b78      	cmp	r3, #120	@ 0x78
 800ca94:	d90b      	bls.n	800caae <SupervisorB1_step+0x456>
          SupervisorB1_DW.durationCounter_1_p = 0U;
 800ca96:	4b58      	ldr	r3, [pc, #352]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800ca98:	2200      	movs	r2, #0
 800ca9a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
          SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_critical;
 800ca9e:	4b56      	ldr	r3, [pc, #344]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800caa0:	2201      	movs	r2, #1
 800caa2:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
          rx_status = RX_CRITICAL;
 800caa6:	2302      	movs	r3, #2
 800caa8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      break;
 800caac:	e01d      	b.n	800caea <SupervisorB1_step+0x492>
            (SupervisorB1_U.Board2_Data.data_last_valid_ms, 40.0);
 800caae:	4b53      	ldr	r3, [pc, #332]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cab0:	6a1b      	ldr	r3, [r3, #32]
          SupervisorB1_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800cab2:	ed9f 0b4f 	vldr	d0, [pc, #316]	@ 800cbf0 <SupervisorB1_step+0x598>
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7ff fab4 	bl	800c024 <Supe_isCommDegradedByMeanPeriod>
 800cabc:	4603      	mov	r3, r0
 800cabe:	461a      	mov	r2, r3
 800cac0:	4b4d      	ldr	r3, [pc, #308]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cac2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          if (SupervisorB1_DW.degraded_rx) {
 800cac6:	4b4c      	ldr	r3, [pc, #304]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cac8:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d00c      	beq.n	800caea <SupervisorB1_step+0x492>
            SupervisorB1_DW.durationCounter_1_p = 0U;
 800cad0:	4b49      	ldr	r3, [pc, #292]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
            SupervisorB1_DW.durationCounter_1_ie = 0U;
 800cad8:	4b47      	ldr	r3, [pc, #284]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cada:	2200      	movs	r2, #0
 800cadc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
      break;
 800cae0:	e003      	b.n	800caea <SupervisorB1_step+0x492>
      break;
 800cae2:	bf00      	nop
 800cae4:	e002      	b.n	800caec <SupervisorB1_step+0x494>
      break;
 800cae6:	bf00      	nop
 800cae8:	e000      	b.n	800caec <SupervisorB1_step+0x494>
      break;
 800caea:	bf00      	nop
    }
  }

  if ((SupervisorB1_U.Board_Health.temperature_degC < 50.0F) ||
 800caec:	4b43      	ldr	r3, [pc, #268]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800caee:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800caf2:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800cc00 <SupervisorB1_step+0x5a8>
 800caf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cafa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cafe:	d407      	bmi.n	800cb10 <SupervisorB1_step+0x4b8>
      (SupervisorB1_U.Board_Health.temperature_degC > 0.0F)) {
 800cb00:	4b3e      	ldr	r3, [pc, #248]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cb02:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
  if ((SupervisorB1_U.Board_Health.temperature_degC < 50.0F) ||
 800cb06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb0e:	dd0f      	ble.n	800cb30 <SupervisorB1_step+0x4d8>
    SupervisorB1_DW.durationCounter_1++;
 800cb10:	4b39      	ldr	r3, [pc, #228]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb14:	3301      	adds	r3, #1
 800cb16:	4a38      	ldr	r2, [pc, #224]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb18:	6713      	str	r3, [r2, #112]	@ 0x70
    SupervisorB1_DW.durationCounter_1_k++;
 800cb1a:	4b37      	ldr	r3, [pc, #220]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb1e:	3301      	adds	r3, #1
 800cb20:	4a35      	ldr	r2, [pc, #212]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb22:	6753      	str	r3, [r2, #116]	@ 0x74
    SupervisorB1_DW.durationCounter_1_kv++;
 800cb24:	4b34      	ldr	r3, [pc, #208]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb28:	3301      	adds	r3, #1
 800cb2a:	4a33      	ldr	r2, [pc, #204]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb2c:	67d3      	str	r3, [r2, #124]	@ 0x7c
 800cb2e:	e008      	b.n	800cb42 <SupervisorB1_step+0x4ea>
  } else {
    SupervisorB1_DW.durationCounter_1 = 0U;
 800cb30:	4b31      	ldr	r3, [pc, #196]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb32:	2200      	movs	r2, #0
 800cb34:	671a      	str	r2, [r3, #112]	@ 0x70
    SupervisorB1_DW.durationCounter_1_k = 0U;
 800cb36:	4b30      	ldr	r3, [pc, #192]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb38:	2200      	movs	r2, #0
 800cb3a:	675a      	str	r2, [r3, #116]	@ 0x74
    SupervisorB1_DW.durationCounter_1_kv = 0U;
 800cb3c:	4b2e      	ldr	r3, [pc, #184]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb3e:	2200      	movs	r2, #0
 800cb40:	67da      	str	r2, [r3, #124]	@ 0x7c
  }

  if ((SupervisorB1_U.Board_Health.temperature_degC > 55.0F) ||
 800cb42:	4b2e      	ldr	r3, [pc, #184]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cb44:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800cb48:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800cc04 <SupervisorB1_step+0x5ac>
 800cb4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb54:	dc09      	bgt.n	800cb6a <SupervisorB1_step+0x512>
      (SupervisorB1_U.Board_Health.temperature_degC < -5.0F)) {
 800cb56:	4b29      	ldr	r3, [pc, #164]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cb58:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
  if ((SupervisorB1_U.Board_Health.temperature_degC > 55.0F) ||
 800cb5c:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800cb60:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb68:	d505      	bpl.n	800cb76 <SupervisorB1_step+0x51e>
    SupervisorB1_DW.durationCounter_1_a++;
 800cb6a:	4b23      	ldr	r3, [pc, #140]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cb6e:	3301      	adds	r3, #1
 800cb70:	4a21      	ldr	r2, [pc, #132]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb72:	6793      	str	r3, [r2, #120]	@ 0x78
 800cb74:	e002      	b.n	800cb7c <SupervisorB1_step+0x524>
  } else {
    SupervisorB1_DW.durationCounter_1_a = 0U;
 800cb76:	4b20      	ldr	r3, [pc, #128]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	679a      	str	r2, [r3, #120]	@ 0x78
  }

  if ((SupervisorB1_U.Board_Health.temperature_degC > 65.0F) ||
 800cb7c:	4b1f      	ldr	r3, [pc, #124]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cb7e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800cb82:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800cc08 <SupervisorB1_step+0x5b0>
 800cb86:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb8e:	dc09      	bgt.n	800cba4 <SupervisorB1_step+0x54c>
      (SupervisorB1_U.Board_Health.temperature_degC < -15.0F)) {
 800cb90:	4b1a      	ldr	r3, [pc, #104]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cb92:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
  if ((SupervisorB1_U.Board_Health.temperature_degC > 65.0F) ||
 800cb96:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 800cb9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cba2:	d507      	bpl.n	800cbb4 <SupervisorB1_step+0x55c>
    SupervisorB1_DW.durationCounter_2++;
 800cba4:	4b14      	ldr	r3, [pc, #80]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbaa:	3301      	adds	r3, #1
 800cbac:	4a12      	ldr	r2, [pc, #72]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cbae:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cbb2:	e003      	b.n	800cbbc <SupervisorB1_step+0x564>
  } else {
    SupervisorB1_DW.durationCounter_2 = 0U;
 800cbb4:	4b10      	ldr	r3, [pc, #64]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if (SupervisorB1_U.Board_Health.battery_pct > 25.0F) {
 800cbbc:	4b0f      	ldr	r3, [pc, #60]	@ (800cbfc <SupervisorB1_step+0x5a4>)
 800cbbe:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cbc2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800cbc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbce:	dd1d      	ble.n	800cc0c <SupervisorB1_step+0x5b4>
    SupervisorB1_DW.durationCounter_1_e++;
 800cbd0:	4b09      	ldr	r3, [pc, #36]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cbd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cbd6:	3301      	adds	r3, #1
 800cbd8:	4a07      	ldr	r2, [pc, #28]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cbda:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    SupervisorB1_DW.durationCounter_1_m++;
 800cbde:	4b06      	ldr	r3, [pc, #24]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cbe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbe4:	3301      	adds	r3, #1
 800cbe6:	4a04      	ldr	r2, [pc, #16]	@ (800cbf8 <SupervisorB1_step+0x5a0>)
 800cbe8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800cbec:	e016      	b.n	800cc1c <SupervisorB1_step+0x5c4>
 800cbee:	bf00      	nop
 800cbf0:	00000000 	.word	0x00000000
 800cbf4:	40440000 	.word	0x40440000
 800cbf8:	20004c48 	.word	0x20004c48
 800cbfc:	20004d18 	.word	0x20004d18
 800cc00:	42480000 	.word	0x42480000
 800cc04:	425c0000 	.word	0x425c0000
 800cc08:	42820000 	.word	0x42820000
  } else {
    SupervisorB1_DW.durationCounter_1_e = 0U;
 800cc0c:	4ba9      	ldr	r3, [pc, #676]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    SupervisorB1_DW.durationCounter_1_m = 0U;
 800cc14:	4ba7      	ldr	r3, [pc, #668]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc16:	2200      	movs	r2, #0
 800cc18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  if (SupervisorB1_U.Board_Health.battery_pct < 23.0F) {
 800cc1c:	4ba6      	ldr	r3, [pc, #664]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800cc1e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cc22:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800cc26:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc2e:	d507      	bpl.n	800cc40 <SupervisorB1_step+0x5e8>
    SupervisorB1_DW.durationCounter_1_l++;
 800cc30:	4ba0      	ldr	r3, [pc, #640]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc36:	3301      	adds	r3, #1
 800cc38:	4a9e      	ldr	r2, [pc, #632]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800cc3e:	e003      	b.n	800cc48 <SupervisorB1_step+0x5f0>
  } else {
    SupervisorB1_DW.durationCounter_1_l = 0U;
 800cc40:	4b9c      	ldr	r3, [pc, #624]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc42:	2200      	movs	r2, #0
 800cc44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  if (SupervisorB1_U.Board_Health.battery_pct > 25.0F) {
 800cc48:	4b9b      	ldr	r3, [pc, #620]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800cc4a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cc4e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800cc52:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc5a:	dd07      	ble.n	800cc6c <SupervisorB1_step+0x614>
    SupervisorB1_DW.durationCounter_1_i++;
 800cc5c:	4b95      	ldr	r3, [pc, #596]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc62:	3301      	adds	r3, #1
 800cc64:	4a93      	ldr	r2, [pc, #588]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800cc6a:	e003      	b.n	800cc74 <SupervisorB1_step+0x61c>
  } else {
    SupervisorB1_DW.durationCounter_1_i = 0U;
 800cc6c:	4b91      	ldr	r3, [pc, #580]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc6e:	2200      	movs	r2, #0
 800cc70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  if (SupervisorB1_U.Board_Health.battery_pct < 15.0F) {
 800cc74:	4b90      	ldr	r3, [pc, #576]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800cc76:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cc7a:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800cc7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc86:	d507      	bpl.n	800cc98 <SupervisorB1_step+0x640>
    SupervisorB1_DW.durationCounter_2_f++;
 800cc88:	4b8a      	ldr	r3, [pc, #552]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cc8e:	3301      	adds	r3, #1
 800cc90:	4a88      	ldr	r2, [pc, #544]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800cc96:	e003      	b.n	800cca0 <SupervisorB1_step+0x648>
  } else {
    SupervisorB1_DW.durationCounter_2_f = 0U;
 800cc98:	4b86      	ldr	r3, [pc, #536]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  if (!SupervisorB1_DW.degraded_sup) {
 800cca0:	4b84      	ldr	r3, [pc, #528]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cca2:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d10e      	bne.n	800ccc8 <SupervisorB1_step+0x670>
    SupervisorB1_DW.durationCounter_1_h++;
 800ccaa:	4b82      	ldr	r3, [pc, #520]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ccb0:	3301      	adds	r3, #1
 800ccb2:	4a80      	ldr	r2, [pc, #512]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccb4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
    SupervisorB1_DW.durationCounter_1_o++;
 800ccb8:	4b7e      	ldr	r3, [pc, #504]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	4a7c      	ldr	r2, [pc, #496]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccc2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800ccc6:	e007      	b.n	800ccd8 <SupervisorB1_step+0x680>
  } else {
    SupervisorB1_DW.durationCounter_1_h = 0U;
 800ccc8:	4b7a      	ldr	r3, [pc, #488]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccca:	2200      	movs	r2, #0
 800cccc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    SupervisorB1_DW.durationCounter_1_o = 0U;
 800ccd0:	4b78      	ldr	r3, [pc, #480]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (!SupervisorB1_DW.degraded_rx) {
 800ccd8:	4b76      	ldr	r3, [pc, #472]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccda:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d10e      	bne.n	800cd00 <SupervisorB1_step+0x6a8>
    SupervisorB1_DW.durationCounter_1_p++;
 800cce2:	4b74      	ldr	r3, [pc, #464]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cce4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cce8:	3301      	adds	r3, #1
 800ccea:	4a72      	ldr	r2, [pc, #456]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccec:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
    SupervisorB1_DW.durationCounter_1_ie++;
 800ccf0:	4b70      	ldr	r3, [pc, #448]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccf2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ccf6:	3301      	adds	r3, #1
 800ccf8:	4a6e      	ldr	r2, [pc, #440]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ccfa:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800ccfe:	e007      	b.n	800cd10 <SupervisorB1_step+0x6b8>
  } else {
    SupervisorB1_DW.durationCounter_1_p = 0U;
 800cd00:	4b6c      	ldr	r3, [pc, #432]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cd02:	2200      	movs	r2, #0
 800cd04:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    SupervisorB1_DW.durationCounter_1_ie = 0U;
 800cd08:	4b6a      	ldr	r3, [pc, #424]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  }

  /* End of Chart: '<Root>/Monitor Board Status' */

  /* MATLAB Function: '<Root>/Board 1 fault masks' */
  crit_mask = 0;
 800cd10:	2300      	movs	r3, #0
 800cd12:	647b      	str	r3, [r7, #68]	@ 0x44
  degr_mask = 0;
 800cd14:	2300      	movs	r3, #0
 800cd16:	643b      	str	r3, [r7, #64]	@ 0x40
  switch (temp_status) {
 800cd18:	787b      	ldrb	r3, [r7, #1]
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d004      	beq.n	800cd28 <SupervisorB1_step+0x6d0>
 800cd1e:	2b02      	cmp	r3, #2
 800cd20:	d105      	bne.n	800cd2e <SupervisorB1_step+0x6d6>
   case TEMP_HEALTH_CRITICAL:
    crit_mask = 1;
 800cd22:	2301      	movs	r3, #1
 800cd24:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cd26:	e002      	b.n	800cd2e <SupervisorB1_step+0x6d6>

   case TEMP_HEALTH_DEGRADED:
    degr_mask = 1;
 800cd28:	2301      	movs	r3, #1
 800cd2a:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cd2c:	bf00      	nop
  }

  switch (battery_status) {
 800cd2e:	78fb      	ldrb	r3, [r7, #3]
 800cd30:	2b01      	cmp	r3, #1
 800cd32:	d006      	beq.n	800cd42 <SupervisorB1_step+0x6ea>
 800cd34:	2b02      	cmp	r3, #2
 800cd36:	d109      	bne.n	800cd4c <SupervisorB1_step+0x6f4>
   case BATTERY_HEALTH_CRITICAL:
    crit_mask = (int32_T)((uint32_T)crit_mask | 2U);
 800cd38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd3a:	f043 0302 	orr.w	r3, r3, #2
 800cd3e:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cd40:	e004      	b.n	800cd4c <SupervisorB1_step+0x6f4>

   case BATTERY_HEALTH_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 2U);
 800cd42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd44:	f043 0302 	orr.w	r3, r3, #2
 800cd48:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cd4a:	bf00      	nop
  }

  switch (rx_status) {
 800cd4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cd50:	2b01      	cmp	r3, #1
 800cd52:	d006      	beq.n	800cd62 <SupervisorB1_step+0x70a>
 800cd54:	2b02      	cmp	r3, #2
 800cd56:	d109      	bne.n	800cd6c <SupervisorB1_step+0x714>
   case RX_CRITICAL:
    crit_mask = (int32_T)((uint32_T)crit_mask | 4U);
 800cd58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd5a:	f043 0304 	orr.w	r3, r3, #4
 800cd5e:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cd60:	e004      	b.n	800cd6c <SupervisorB1_step+0x714>

   case RX_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 4U);
 800cd62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd64:	f043 0304 	orr.w	r3, r3, #4
 800cd68:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cd6a:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[0]) {
 800cd6c:	4b53      	ldr	r3, [pc, #332]	@ (800cebc <SupervisorB1_step+0x864>)
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b01      	cmp	r3, #1
 800cd72:	d006      	beq.n	800cd82 <SupervisorB1_step+0x72a>
 800cd74:	2b02      	cmp	r3, #2
 800cd76:	d109      	bne.n	800cd8c <SupervisorB1_step+0x734>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 8U);
 800cd78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd7a:	f043 0308 	orr.w	r3, r3, #8
 800cd7e:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cd80:	e004      	b.n	800cd8c <SupervisorB1_step+0x734>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 8U);
 800cd82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd84:	f043 0308 	orr.w	r3, r3, #8
 800cd88:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cd8a:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[1]) {
 800cd8c:	4b4b      	ldr	r3, [pc, #300]	@ (800cebc <SupervisorB1_step+0x864>)
 800cd8e:	785b      	ldrb	r3, [r3, #1]
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d006      	beq.n	800cda2 <SupervisorB1_step+0x74a>
 800cd94:	2b02      	cmp	r3, #2
 800cd96:	d109      	bne.n	800cdac <SupervisorB1_step+0x754>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 16U);
 800cd98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd9a:	f043 0310 	orr.w	r3, r3, #16
 800cd9e:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cda0:	e004      	b.n	800cdac <SupervisorB1_step+0x754>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 16U);
 800cda2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cda4:	f043 0310 	orr.w	r3, r3, #16
 800cda8:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cdaa:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[2]) {
 800cdac:	4b43      	ldr	r3, [pc, #268]	@ (800cebc <SupervisorB1_step+0x864>)
 800cdae:	789b      	ldrb	r3, [r3, #2]
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d006      	beq.n	800cdc2 <SupervisorB1_step+0x76a>
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	d109      	bne.n	800cdcc <SupervisorB1_step+0x774>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 32U);
 800cdb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdba:	f043 0320 	orr.w	r3, r3, #32
 800cdbe:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cdc0:	e004      	b.n	800cdcc <SupervisorB1_step+0x774>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 32U);
 800cdc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdc4:	f043 0320 	orr.w	r3, r3, #32
 800cdc8:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cdca:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[3]) {
 800cdcc:	4b3b      	ldr	r3, [pc, #236]	@ (800cebc <SupervisorB1_step+0x864>)
 800cdce:	78db      	ldrb	r3, [r3, #3]
 800cdd0:	2b01      	cmp	r3, #1
 800cdd2:	d006      	beq.n	800cde2 <SupervisorB1_step+0x78a>
 800cdd4:	2b02      	cmp	r3, #2
 800cdd6:	d109      	bne.n	800cdec <SupervisorB1_step+0x794>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 64U);
 800cdd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdde:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800cde0:	e004      	b.n	800cdec <SupervisorB1_step+0x794>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 64U);
 800cde2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cde4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cde8:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800cdea:	bf00      	nop
  }

  switch (b2_sup_status) {
 800cdec:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	d006      	beq.n	800ce02 <SupervisorB1_step+0x7aa>
 800cdf4:	2b02      	cmp	r3, #2
 800cdf6:	d109      	bne.n	800ce0c <SupervisorB1_step+0x7b4>
   case SUPERVISOR_CRITICAL:
    crit_mask = (int32_T)((uint32_T)crit_mask | 128U);
 800cdf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdfe:	647b      	str	r3, [r7, #68]	@ 0x44
    break;
 800ce00:	e004      	b.n	800ce0c <SupervisorB1_step+0x7b4>

   case SUPERVISOR_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 128U);
 800ce02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce08:	643b      	str	r3, [r7, #64]	@ 0x40
    break;
 800ce0a:	bf00      	nop
  }

  /* MATLAB Function: '<Root>/Process B2 masks' incorporates:
   *  Inport: '<Root>/Board2_Data'
   */
  rtb_stop_required = ((SupervisorB1_U.Board2_Data.payload.critical_mask & 3U)
 800ce0c:	4b2a      	ldr	r3, [pc, #168]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800ce0e:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800ce12:	f003 0303 	and.w	r3, r3, #3
                       != 0U);
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	bf14      	ite	ne
 800ce1a:	2301      	movne	r3, #1
 800ce1c:	2300      	moveq	r3, #0
 800ce1e:	b2db      	uxtb	r3, r3
  rtb_stop_required = ((SupervisorB1_U.Board2_Data.payload.critical_mask & 3U)
 800ce20:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  rtb_degraded_required = (((SupervisorB1_U.Board2_Data.payload.critical_mask &
 800ce24:	4b24      	ldr	r3, [pc, #144]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800ce26:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800ce2a:	f003 0304 	and.w	r3, r3, #4
    4U) != 0U) || ((SupervisorB1_U.Board2_Data.payload.critical_mask & 8U) != 0U)
    || (SupervisorB1_U.Board2_Data.payload.degraded_mask != 0U));
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d10b      	bne.n	800ce4a <SupervisorB1_step+0x7f2>
    4U) != 0U) || ((SupervisorB1_U.Board2_Data.payload.critical_mask & 8U) != 0U)
 800ce32:	4b21      	ldr	r3, [pc, #132]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800ce34:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800ce38:	f003 0308 	and.w	r3, r3, #8
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d104      	bne.n	800ce4a <SupervisorB1_step+0x7f2>
    || (SupervisorB1_U.Board2_Data.payload.degraded_mask != 0U));
 800ce40:	4b1d      	ldr	r3, [pc, #116]	@ (800ceb8 <SupervisorB1_step+0x860>)
 800ce42:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d001      	beq.n	800ce4e <SupervisorB1_step+0x7f6>
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	e000      	b.n	800ce50 <SupervisorB1_step+0x7f8>
 800ce4e:	2300      	movs	r3, #0
  rtb_degraded_required = (((SupervisorB1_U.Board2_Data.payload.critical_mask &
 800ce50:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30

  /* Chart: '<Root>/Check rover safety state' incorporates:
   *  MATLAB Function: '<Root>/Board 1 fault masks'
   */
  if (SupervisorB1_DW.is_active_c7_SupervisorB1 == 0) {
 800ce54:	4b17      	ldr	r3, [pc, #92]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ce56:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d10a      	bne.n	800ce74 <SupervisorB1_step+0x81c>
    SupervisorB1_DW.is_active_c7_SupervisorB1 = 1U;
 800ce5e:	4b15      	ldr	r3, [pc, #84]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ce60:	2201      	movs	r2, #1
 800ce62:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
    SupervisorB1_DW.is_c7_SupervisorB1 = SupervisorB_IN_Rover_Safe_State;
 800ce66:	4b13      	ldr	r3, [pc, #76]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ce68:	2203      	movs	r2, #3
 800ce6a:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    rover_safety_state = SAFETY_OK;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	70bb      	strb	r3, [r7, #2]
 800ce72:	e074      	b.n	800cf5e <SupervisorB1_step+0x906>
  } else {
    switch (SupervisorB1_DW.is_c7_SupervisorB1) {
 800ce74:	4b0f      	ldr	r3, [pc, #60]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800ce76:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d002      	beq.n	800ce84 <SupervisorB1_step+0x82c>
 800ce7e:	2b02      	cmp	r3, #2
 800ce80:	d02c      	beq.n	800cedc <SupervisorB1_step+0x884>
 800ce82:	e049      	b.n	800cf18 <SupervisorB1_step+0x8c0>
     case Supervi_IN_Rover_Critical_State:
      rover_safety_state = SAFETY_CRITICAL;
 800ce84:	2302      	movs	r3, #2
 800ce86:	70bb      	strb	r3, [r7, #2]
      if ((crit_mask == 0) && (!rtb_stop_required)) {
 800ce88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d162      	bne.n	800cf54 <SupervisorB1_step+0x8fc>
 800ce8e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d15e      	bne.n	800cf54 <SupervisorB1_step+0x8fc>
        if ((degr_mask == 0) && (!rtb_degraded_required)) {
 800ce96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d111      	bne.n	800cec0 <SupervisorB1_step+0x868>
 800ce9c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d10d      	bne.n	800cec0 <SupervisorB1_step+0x868>
          SupervisorB1_DW.is_c7_SupervisorB1 = SupervisorB_IN_Rover_Safe_State;
 800cea4:	4b03      	ldr	r3, [pc, #12]	@ (800ceb4 <SupervisorB1_step+0x85c>)
 800cea6:	2203      	movs	r2, #3
 800cea8:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
          rover_safety_state = SAFETY_OK;
 800ceac:	2300      	movs	r3, #0
 800ceae:	70bb      	strb	r3, [r7, #2]
        } else if ((degr_mask != 0) || rtb_degraded_required) {
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
          rover_safety_state = SAFETY_DEGRADED;
        }
      }
      break;
 800ceb0:	e050      	b.n	800cf54 <SupervisorB1_step+0x8fc>
 800ceb2:	bf00      	nop
 800ceb4:	20004c48 	.word	0x20004c48
 800ceb8:	20004d18 	.word	0x20004d18
 800cebc:	20004c40 	.word	0x20004c40
        } else if ((degr_mask != 0) || rtb_degraded_required) {
 800cec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d103      	bne.n	800cece <SupervisorB1_step+0x876>
 800cec6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d042      	beq.n	800cf54 <SupervisorB1_step+0x8fc>
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
 800cece:	4bb6      	ldr	r3, [pc, #728]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800ced0:	2202      	movs	r2, #2
 800ced2:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
          rover_safety_state = SAFETY_DEGRADED;
 800ced6:	2301      	movs	r3, #1
 800ced8:	70bb      	strb	r3, [r7, #2]
      break;
 800ceda:	e03b      	b.n	800cf54 <SupervisorB1_step+0x8fc>

     case Supervi_IN_Rover_Degraded_State:
      rover_safety_state = SAFETY_DEGRADED;
 800cedc:	2301      	movs	r3, #1
 800cede:	70bb      	strb	r3, [r7, #2]
      if ((degr_mask == 0) && (!rtb_degraded_required)) {
 800cee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d10a      	bne.n	800cefc <SupervisorB1_step+0x8a4>
 800cee6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d106      	bne.n	800cefc <SupervisorB1_step+0x8a4>
        SupervisorB1_DW.is_c7_SupervisorB1 = SupervisorB_IN_Rover_Safe_State;
 800ceee:	4bae      	ldr	r3, [pc, #696]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cef0:	2203      	movs	r2, #3
 800cef2:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
        rover_safety_state = SAFETY_OK;
 800cef6:	2300      	movs	r3, #0
 800cef8:	70bb      	strb	r3, [r7, #2]
      } else if ((crit_mask != 0) || rtb_stop_required) {
        SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Critical_State;
        rover_safety_state = SAFETY_CRITICAL;
      }
      break;
 800cefa:	e02d      	b.n	800cf58 <SupervisorB1_step+0x900>
      } else if ((crit_mask != 0) || rtb_stop_required) {
 800cefc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d103      	bne.n	800cf0a <SupervisorB1_step+0x8b2>
 800cf02:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d026      	beq.n	800cf58 <SupervisorB1_step+0x900>
        SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Critical_State;
 800cf0a:	4ba7      	ldr	r3, [pc, #668]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf0c:	2201      	movs	r2, #1
 800cf0e:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
        rover_safety_state = SAFETY_CRITICAL;
 800cf12:	2302      	movs	r3, #2
 800cf14:	70bb      	strb	r3, [r7, #2]
      break;
 800cf16:	e01f      	b.n	800cf58 <SupervisorB1_step+0x900>

     default:
      /* case IN_Rover_Safe_State: */
      rover_safety_state = SAFETY_OK;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	70bb      	strb	r3, [r7, #2]
      if ((crit_mask != 0) || rtb_stop_required) {
 800cf1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d103      	bne.n	800cf2a <SupervisorB1_step+0x8d2>
 800cf22:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d006      	beq.n	800cf38 <SupervisorB1_step+0x8e0>
        SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Critical_State;
 800cf2a:	4b9f      	ldr	r3, [pc, #636]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf2c:	2201      	movs	r2, #1
 800cf2e:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
        rover_safety_state = SAFETY_CRITICAL;
 800cf32:	2302      	movs	r3, #2
 800cf34:	70bb      	strb	r3, [r7, #2]
      } else if ((degr_mask != 0) || rtb_degraded_required) {
        SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
        rover_safety_state = SAFETY_DEGRADED;
      }
      break;
 800cf36:	e011      	b.n	800cf5c <SupervisorB1_step+0x904>
      } else if ((degr_mask != 0) || rtb_degraded_required) {
 800cf38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d103      	bne.n	800cf46 <SupervisorB1_step+0x8ee>
 800cf3e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00a      	beq.n	800cf5c <SupervisorB1_step+0x904>
        SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
 800cf46:	4b98      	ldr	r3, [pc, #608]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf48:	2202      	movs	r2, #2
 800cf4a:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
        rover_safety_state = SAFETY_DEGRADED;
 800cf4e:	2301      	movs	r3, #1
 800cf50:	70bb      	strb	r3, [r7, #2]
      break;
 800cf52:	e003      	b.n	800cf5c <SupervisorB1_step+0x904>
      break;
 800cf54:	bf00      	nop
 800cf56:	e002      	b.n	800cf5e <SupervisorB1_step+0x906>
      break;
 800cf58:	bf00      	nop
 800cf5a:	e000      	b.n	800cf5e <SupervisorB1_step+0x906>
      break;
 800cf5c:	bf00      	nop
  /* Chart: '<Root>/Check rover safety state1' incorporates:
   *  Inport: '<Root>/Board2_Data'
   *  Inport: '<Root>/Encoder'
   *  Outport: '<Root>/target_angle'
   */
  if (SupervisorB1_DW.is_active_c3_SupervisorB1 == 0) {
 800cf5e:	4b92      	ldr	r3, [pc, #584]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf60:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d113      	bne.n	800cf90 <SupervisorB1_step+0x938>
    SupervisorB1_DW.is_active_c3_SupervisorB1 = 1U;
 800cf68:	4b8f      	ldr	r3, [pc, #572]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    SupervisorB1_DW.is_c3_SupervisorB1 = Superviso_IN_Stato_Marcia_rover;
 800cf70:	4b8d      	ldr	r3, [pc, #564]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf72:	2202      	movs	r2, #2
 800cf74:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    enter_atomic_Stato_Marcia_rover(&rover_safety_state);
 800cf78:	1cbb      	adds	r3, r7, #2
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f7ff fb20 	bl	800c5c0 <enter_atomic_Stato_Marcia_rover>
    SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800cf80:	4b89      	ldr	r3, [pc, #548]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf82:	2203      	movs	r2, #3
 800cf84:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

    /* Outport: '<Root>/current_action' */
    SupervisorB1_Y.current_action = CMD_NORMAL;
 800cf88:	4b88      	ldr	r3, [pc, #544]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	749a      	strb	r2, [r3, #18]
 800cf8e:	e345      	b.n	800d61c <SupervisorB1_step+0xfc4>
  } else if (SupervisorB1_DW.is_c3_SupervisorB1 ==
 800cf90:	4b85      	ldr	r3, [pc, #532]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cf92:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800cf96:	2b01      	cmp	r3, #1
 800cf98:	d157      	bne.n	800d04a <SupervisorB1_step+0x9f2>
             IN_Procedura_frenata_di_emergen) {
    if ((rover_safety_state != SAFETY_CRITICAL) &&
 800cf9a:	78bb      	ldrb	r3, [r7, #2]
 800cf9c:	2b02      	cmp	r3, #2
 800cf9e:	d01b      	beq.n	800cfd8 <SupervisorB1_step+0x980>
        SupervisorB1_DW.estop_recover_enabled) {
 800cfa0:	4b81      	ldr	r3, [pc, #516]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cfa2:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
    if ((rover_safety_state != SAFETY_CRITICAL) &&
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d016      	beq.n	800cfd8 <SupervisorB1_step+0x980>
      /* Outport: '<Root>/actuate_emergency_stop' */
      SupervisorB1_Y.actuate_emergency_stop = false;
 800cfaa:	4b80      	ldr	r3, [pc, #512]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800cfac:	2200      	movs	r2, #0
 800cfae:	745a      	strb	r2, [r3, #17]
      SupervisorB1_DW.is_Procedura_frenata_di_emergen =
 800cfb0:	4b7d      	ldr	r3, [pc, #500]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        SupervisorB1_IN_NO_ACTIVE_CHILD;
      SupervisorB1_DW.is_c3_SupervisorB1 = Superviso_IN_Stato_Marcia_rover;
 800cfb8:	4b7b      	ldr	r3, [pc, #492]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cfba:	2202      	movs	r2, #2
 800cfbc:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
      enter_atomic_Stato_Marcia_rover(&rover_safety_state);
 800cfc0:	1cbb      	adds	r3, r7, #2
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	f7ff fafc 	bl	800c5c0 <enter_atomic_Stato_Marcia_rover>
      SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800cfc8:	4b77      	ldr	r3, [pc, #476]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cfca:	2203      	movs	r2, #3
 800cfcc:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_NORMAL;
 800cfd0:	4b76      	ldr	r3, [pc, #472]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	749a      	strb	r2, [r3, #18]
 800cfd6:	e321      	b.n	800d61c <SupervisorB1_step+0xfc4>
    } else if (SupervisorB1_DW.is_Procedura_frenata_di_emergen ==
 800cfd8:	4b73      	ldr	r3, [pc, #460]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cfda:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 800cfde:	2b01      	cmp	r3, #1
 800cfe0:	d12f      	bne.n	800d042 <SupervisorB1_step+0x9ea>
               Supe_IN_In_frenata_di_emergenza) {
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_ESTOP;
 800cfe2:	4b72      	ldr	r3, [pc, #456]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800cfe4:	2207      	movs	r2, #7
 800cfe6:	749a      	strb	r2, [r3, #18]
      if (!SupervisorB1_DW.roverIsStopped) {
 800cfe8:	4b6f      	ldr	r3, [pc, #444]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cfea:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d103      	bne.n	800cffa <SupervisorB1_step+0x9a2>
        SupervisorB1_DW.durationCounter_1_n = 0U;
 800cff2:	4b6d      	ldr	r3, [pc, #436]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cff4:	2200      	movs	r2, #0
 800cff6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      }

      if (SupervisorB1_DW.durationCounter_1_n > 10U) {
 800cffa:	4b6b      	ldr	r3, [pc, #428]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800cffc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d000:	2b0a      	cmp	r3, #10
 800d002:	d90b      	bls.n	800d01c <SupervisorB1_step+0x9c4>
        SupervisorB1_DW.is_Procedura_frenata_di_emergen =
 800d004:	4b68      	ldr	r3, [pc, #416]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d006:	2202      	movs	r2, #2
 800d008:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
          SupervisorB1_IN_Motori_fermi;

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_STOP;
 800d00c:	4b67      	ldr	r3, [pc, #412]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800d00e:	2206      	movs	r2, #6
 800d010:	749a      	strb	r2, [r3, #18]
        SupervisorB1_DW.estop_recover_enabled = true;
 800d012:	4b65      	ldr	r3, [pc, #404]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d014:	2201      	movs	r2, #1
 800d016:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 800d01a:	e2ff      	b.n	800d61c <SupervisorB1_step+0xfc4>
      } else {
        SupervisorB1_DW.roverIsStopped = SupervisorB1_checkStop
 800d01c:	4864      	ldr	r0, [pc, #400]	@ (800d1b0 <SupervisorB1_step+0xb58>)
 800d01e:	f7ff fa65 	bl	800c4ec <SupervisorB1_checkStop>
 800d022:	4603      	mov	r3, r0
 800d024:	461a      	mov	r2, r3
 800d026:	4b60      	ldr	r3, [pc, #384]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d028:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
          (SupervisorB1_U.Encoder.wheel_speed_rpm);
        if (!SupervisorB1_DW.roverIsStopped) {
 800d02c:	4b5e      	ldr	r3, [pc, #376]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d02e:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800d032:	2b00      	cmp	r3, #0
 800d034:	f040 82f2 	bne.w	800d61c <SupervisorB1_step+0xfc4>
          SupervisorB1_DW.durationCounter_1_n = 0U;
 800d038:	4b5b      	ldr	r3, [pc, #364]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d03a:	2200      	movs	r2, #0
 800d03c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800d040:	e2ec      	b.n	800d61c <SupervisorB1_step+0xfc4>
        }
      }
    } else {
      /* Outport: '<Root>/current_action' */
      /* case IN_Motori_fermi: */
      SupervisorB1_Y.current_action = CMD_STOP;
 800d042:	4b5a      	ldr	r3, [pc, #360]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800d044:	2206      	movs	r2, #6
 800d046:	749a      	strb	r2, [r3, #18]
 800d048:	e2e8      	b.n	800d61c <SupervisorB1_step+0xfc4>
    }

    /* case IN_Stato_Marcia_rover: */
  } else if (((SupervisorB1_U.Board2_Data.payload.command == CMD_ESTOP) &&
 800d04a:	4b5a      	ldr	r3, [pc, #360]	@ (800d1b4 <SupervisorB1_step+0xb5c>)
 800d04c:	781b      	ldrb	r3, [r3, #0]
 800d04e:	2b07      	cmp	r3, #7
 800d050:	d10c      	bne.n	800d06c <SupervisorB1_step+0xa14>
              (SupervisorB1_DW.v_user > 0.0F) &&
 800d052:	4b55      	ldr	r3, [pc, #340]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d054:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
  } else if (((SupervisorB1_U.Board2_Data.payload.command == CMD_ESTOP) &&
 800d058:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d060:	dd04      	ble.n	800d06c <SupervisorB1_step+0xa14>
              (!SupervisorB1_DW.is_rotating180)) || (rover_safety_state ==
 800d062:	4b51      	ldr	r3, [pc, #324]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d064:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
              (SupervisorB1_DW.v_user > 0.0F) &&
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d002      	beq.n	800d072 <SupervisorB1_step+0xa1a>
              (!SupervisorB1_DW.is_rotating180)) || (rover_safety_state ==
 800d06c:	78bb      	ldrb	r3, [r7, #2]
 800d06e:	2b02      	cmp	r3, #2
 800d070:	d134      	bne.n	800d0dc <SupervisorB1_step+0xa84>
              SAFETY_CRITICAL)) {
    SupervisorB1_DW.estop_recover_enabled = false;
 800d072:	4b4d      	ldr	r3, [pc, #308]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d074:	2200      	movs	r2, #0
 800d076:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    if (SupervisorB1_DW.is_Stato_Marcia_rover == SupervisorB1_IN_Retromarcia_180)
 800d07a:	4b4b      	ldr	r3, [pc, #300]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d07c:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800d080:	2b04      	cmp	r3, #4
 800d082:	d108      	bne.n	800d096 <SupervisorB1_step+0xa3e>
    {
      SupervisorB1_DW.is_rotating180 = false;
 800d084:	4b48      	ldr	r3, [pc, #288]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d086:	2200      	movs	r2, #0
 800d088:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_NO_ACTIVE_CHILD;
 800d08c:	4b46      	ldr	r3, [pc, #280]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d08e:	2200      	movs	r2, #0
 800d090:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
 800d094:	e003      	b.n	800d09e <SupervisorB1_step+0xa46>
    } else {
      SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_NO_ACTIVE_CHILD;
 800d096:	4b44      	ldr	r3, [pc, #272]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d098:	2200      	movs	r2, #0
 800d09a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
    }

    SupervisorB1_DW.invert_y = false;
 800d09e:	4b42      	ldr	r3, [pc, #264]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    SupervisorB1_DW.is_c3_SupervisorB1 = IN_Procedura_frenata_di_emergen;
 800d0a6:	4b40      	ldr	r3, [pc, #256]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d0a8:	2201      	movs	r2, #1
 800d0aa:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    SupervisorB1_DW.durationCounter_1_n = 0U;
 800d0ae:	4b3e      	ldr	r3, [pc, #248]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    SupervisorB1_DW.is_Procedura_frenata_di_emergen =
 800d0b6:	4b3c      	ldr	r3, [pc, #240]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d0b8:	2201      	movs	r2, #1
 800d0ba:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
      Supe_IN_In_frenata_di_emergenza;

    /* Outport: '<Root>/current_action' */
    SupervisorB1_Y.current_action = CMD_ESTOP;
 800d0be:	4b3b      	ldr	r3, [pc, #236]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800d0c0:	2207      	movs	r2, #7
 800d0c2:	749a      	strb	r2, [r3, #18]

    /* Outport: '<Root>/v_ref' */
    SupervisorB1_Y.v_ref = 0.0F;
 800d0c4:	4b39      	ldr	r3, [pc, #228]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800d0c6:	f04f 0200 	mov.w	r2, #0
 800d0ca:	601a      	str	r2, [r3, #0]

    /* Outport: '<Root>/omega_ref' */
    SupervisorB1_Y.omega_ref = 0.0F;
 800d0cc:	4b37      	ldr	r3, [pc, #220]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800d0ce:	f04f 0200 	mov.w	r2, #0
 800d0d2:	605a      	str	r2, [r3, #4]

    /* Outport: '<Root>/actuate_emergency_stop' */
    SupervisorB1_Y.actuate_emergency_stop = true;
 800d0d4:	4b35      	ldr	r3, [pc, #212]	@ (800d1ac <SupervisorB1_step+0xb54>)
 800d0d6:	2201      	movs	r2, #1
 800d0d8:	745a      	strb	r2, [r3, #17]
 800d0da:	e29f      	b.n	800d61c <SupervisorB1_step+0xfc4>
  } else {
    SupervisorB1_updateSafetyLimits(rover_safety_state, &V_MAX, &OMEGA_MAX,
 800d0dc:	78b8      	ldrb	r0, [r7, #2]
 800d0de:	f107 0408 	add.w	r4, r7, #8
 800d0e2:	f107 0218 	add.w	r2, r7, #24
 800d0e6:	f107 0110 	add.w	r1, r7, #16
 800d0ea:	f107 0320 	add.w	r3, r7, #32
 800d0ee:	9301      	str	r3, [sp, #4]
 800d0f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d0f4:	9300      	str	r3, [sp, #0]
 800d0f6:	4623      	mov	r3, r4
 800d0f8:	f7ff f8ca 	bl	800c290 <SupervisorB1_updateSafetyLimits>
      &V_MAX_MANEUVER, &OMEGA_GO_LEFT, &OMEGA_GO_RIGHT);
    SupervisorB1_DW.v_user = SupervisorB1_U.Board2_Data.payload.y_norm *
 800d0fc:	4b2d      	ldr	r3, [pc, #180]	@ (800d1b4 <SupervisorB1_step+0xb5c>)
 800d0fe:	f8d3 4012 	ldr.w	r4, [r3, #18]
 800d102:	4623      	mov	r3, r4
 800d104:	461c      	mov	r4, r3
      (real32_T)V_MAX;
 800d106:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d10a:	4610      	mov	r0, r2
 800d10c:	4619      	mov	r1, r3
 800d10e:	f7f3 fd93 	bl	8000c38 <__aeabi_d2f>
 800d112:	ee07 0a90 	vmov	s15, r0
    SupervisorB1_DW.v_user = SupervisorB1_U.Board2_Data.payload.y_norm *
 800d116:	ee07 4a10 	vmov	s14, r4
 800d11a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d11e:	4b22      	ldr	r3, [pc, #136]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d120:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    omega_user = SupervisorB1_U.Board2_Data.payload.x_norm * (real32_T)OMEGA_MAX;
 800d124:	4b23      	ldr	r3, [pc, #140]	@ (800d1b4 <SupervisorB1_step+0xb5c>)
 800d126:	f8d3 400e 	ldr.w	r4, [r3, #14]
 800d12a:	4623      	mov	r3, r4
 800d12c:	461c      	mov	r4, r3
 800d12e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d132:	4610      	mov	r0, r2
 800d134:	4619      	mov	r1, r3
 800d136:	f7f3 fd7f 	bl	8000c38 <__aeabi_d2f>
 800d13a:	ee07 0a90 	vmov	s15, r0
 800d13e:	ee07 4a10 	vmov	s14, r4
 800d142:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d146:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    if (SupervisorB1_DW.invert_y) {
 800d14a:	4b17      	ldr	r3, [pc, #92]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d14c:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800d150:	2b00      	cmp	r3, #0
 800d152:	d014      	beq.n	800d17e <SupervisorB1_step+0xb26>
      if (SupervisorB1_DW.v_user >= 0.0F) {
 800d154:	4b14      	ldr	r3, [pc, #80]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d156:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d15a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d162:	db04      	blt.n	800d16e <SupervisorB1_step+0xb16>
        SupervisorB1_DW.invert_y = false;
 800d164:	4b10      	ldr	r3, [pc, #64]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d166:	2200      	movs	r2, #0
 800d168:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
 800d16c:	e007      	b.n	800d17e <SupervisorB1_step+0xb26>
      } else {
        SupervisorB1_DW.v_user = -SupervisorB1_DW.v_user;
 800d16e:	4b0e      	ldr	r3, [pc, #56]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d170:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d174:	eef1 7a67 	vneg.f32	s15, s15
 800d178:	4b0b      	ldr	r3, [pc, #44]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d17a:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
      }
    }

    switch (SupervisorB1_DW.is_Stato_Marcia_rover) {
 800d17e:	4b0a      	ldr	r3, [pc, #40]	@ (800d1a8 <SupervisorB1_step+0xb50>)
 800d180:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800d184:	3b01      	subs	r3, #1
 800d186:	2b04      	cmp	r3, #4
 800d188:	f200 8211 	bhi.w	800d5ae <SupervisorB1_step+0xf56>
 800d18c:	a201      	add	r2, pc, #4	@ (adr r2, 800d194 <SupervisorB1_step+0xb3c>)
 800d18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d192:	bf00      	nop
 800d194:	0800d1b9 	.word	0x0800d1b9
 800d198:	0800d1f7 	.word	0x0800d1f7
 800d19c:	0800d235 	.word	0x0800d235
 800d1a0:	0800d375 	.word	0x0800d375
 800d1a4:	0800d541 	.word	0x0800d541
 800d1a8:	20004c48 	.word	0x20004c48
 800d1ac:	20004d80 	.word	0x20004d80
 800d1b0:	20004d50 	.word	0x20004d50
 800d1b4:	20004d18 	.word	0x20004d18
     case SupervisorB1_IN_Evita_destra:
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_AVOID_RIGHT;
 800d1b8:	4bac      	ldr	r3, [pc, #688]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d1ba:	2204      	movs	r2, #4
 800d1bc:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800d1be:	4bac      	ldr	r3, [pc, #688]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d107      	bne.n	800d1d6 <SupervisorB1_step+0xb7e>
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800d1c6:	4bab      	ldr	r3, [pc, #684]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d1c8:	2203      	movs	r2, #3
 800d1ca:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800d1ce:	4ba7      	ldr	r3, [pc, #668]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	749a      	strb	r2, [r3, #18]
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;

        /* Outport: '<Root>/omega_ref' */
        SupervisorB1_Y.omega_ref = fmaxf(omega_user, 0.0F);
      }
      break;
 800d1d4:	e222      	b.n	800d61c <SupervisorB1_step+0xfc4>
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;
 800d1d6:	4ba7      	ldr	r3, [pc, #668]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d1d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1da:	4aa4      	ldr	r2, [pc, #656]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d1dc:	6013      	str	r3, [r2, #0]
        SupervisorB1_Y.omega_ref = fmaxf(omega_user, 0.0F);
 800d1de:	eddf 0aa6 	vldr	s1, [pc, #664]	@ 800d478 <SupervisorB1_step+0xe20>
 800d1e2:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800d1e6:	f008 fb89 	bl	80158fc <fmaxf>
 800d1ea:	eef0 7a40 	vmov.f32	s15, s0
 800d1ee:	4b9f      	ldr	r3, [pc, #636]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d1f0:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800d1f4:	e212      	b.n	800d61c <SupervisorB1_step+0xfc4>

     case SupervisorB1_IN_Evita_sinistra:
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_AVOID_LEFT;
 800d1f6:	4b9d      	ldr	r3, [pc, #628]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d1f8:	2205      	movs	r2, #5
 800d1fa:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800d1fc:	4b9c      	ldr	r3, [pc, #624]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d107      	bne.n	800d214 <SupervisorB1_step+0xbbc>
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800d204:	4b9b      	ldr	r3, [pc, #620]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d206:	2203      	movs	r2, #3
 800d208:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800d20c:	4b97      	ldr	r3, [pc, #604]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d20e:	2200      	movs	r2, #0
 800d210:	749a      	strb	r2, [r3, #18]
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;

        /* Outport: '<Root>/omega_ref' */
        SupervisorB1_Y.omega_ref = fminf(omega_user, 0.0F);
      }
      break;
 800d212:	e203      	b.n	800d61c <SupervisorB1_step+0xfc4>
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;
 800d214:	4b97      	ldr	r3, [pc, #604]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d218:	4a94      	ldr	r2, [pc, #592]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d21a:	6013      	str	r3, [r2, #0]
        SupervisorB1_Y.omega_ref = fminf(omega_user, 0.0F);
 800d21c:	eddf 0a96 	vldr	s1, [pc, #600]	@ 800d478 <SupervisorB1_step+0xe20>
 800d220:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800d224:	f008 fb87 	bl	8015936 <fminf>
 800d228:	eef0 7a40 	vmov.f32	s15, s0
 800d22c:	4b8f      	ldr	r3, [pc, #572]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d22e:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800d232:	e1f3      	b.n	800d61c <SupervisorB1_step+0xfc4>

     case SupervisorB1_IN_Normale_marcia:
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_NORMAL;
 800d234:	4b8d      	ldr	r3, [pc, #564]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d236:	2200      	movs	r2, #0
 800d238:	749a      	strb	r2, [r3, #18]
      if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d23a:	4b8e      	ldr	r3, [pc, #568]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d23c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d240:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d248:	dd0b      	ble.n	800d262 <SupervisorB1_step+0xc0a>
          (SupervisorB1_U.Board2_Data.payload.command == CMD_GO_LEFT)) {
 800d24a:	4b89      	ldr	r3, [pc, #548]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d24c:	781b      	ldrb	r3, [r3, #0]
      if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d24e:	2b02      	cmp	r3, #2
 800d250:	d107      	bne.n	800d262 <SupervisorB1_step+0xc0a>
        SupervisorB1_DW.is_Stato_Marcia_rover = Supervis_IN_Schivata_a_sinistra;
 800d252:	4b88      	ldr	r3, [pc, #544]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d254:	2206      	movs	r2, #6
 800d256:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_GO_LEFT;
 800d25a:	4b84      	ldr	r3, [pc, #528]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d25c:	2202      	movs	r2, #2
 800d25e:	749a      	strb	r2, [r3, #18]
 800d260:	e087      	b.n	800d372 <SupervisorB1_step+0xd1a>
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d262:	4b84      	ldr	r3, [pc, #528]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d264:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d268:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d26c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d270:	dd0b      	ble.n	800d28a <SupervisorB1_step+0xc32>
                 (SupervisorB1_U.Board2_Data.payload.command == CMD_AVOID_LEFT))
 800d272:	4b7f      	ldr	r3, [pc, #508]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d274:	781b      	ldrb	r3, [r3, #0]
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d276:	2b05      	cmp	r3, #5
 800d278:	d107      	bne.n	800d28a <SupervisorB1_step+0xc32>
      {
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Evita_sinistra;
 800d27a:	4b7e      	ldr	r3, [pc, #504]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d27c:	2202      	movs	r2, #2
 800d27e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_AVOID_LEFT;
 800d282:	4b7a      	ldr	r3, [pc, #488]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d284:	2205      	movs	r2, #5
 800d286:	749a      	strb	r2, [r3, #18]
 800d288:	e073      	b.n	800d372 <SupervisorB1_step+0xd1a>
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d28a:	4b7a      	ldr	r3, [pc, #488]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d28c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d290:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d298:	dd0b      	ble.n	800d2b2 <SupervisorB1_step+0xc5a>
                 (SupervisorB1_U.Board2_Data.payload.command == CMD_AVOID_RIGHT))
 800d29a:	4b75      	ldr	r3, [pc, #468]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d29c:	781b      	ldrb	r3, [r3, #0]
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d29e:	2b04      	cmp	r3, #4
 800d2a0:	d107      	bne.n	800d2b2 <SupervisorB1_step+0xc5a>
      {
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Evita_destra;
 800d2a2:	4b74      	ldr	r3, [pc, #464]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_AVOID_RIGHT;
 800d2aa:	4b70      	ldr	r3, [pc, #448]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d2ac:	2204      	movs	r2, #4
 800d2ae:	749a      	strb	r2, [r3, #18]
 800d2b0:	e05f      	b.n	800d372 <SupervisorB1_step+0xd1a>
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d2b2:	4b70      	ldr	r3, [pc, #448]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2b4:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d2b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2c0:	dd0b      	ble.n	800d2da <SupervisorB1_step+0xc82>
                 (SupervisorB1_U.Board2_Data.payload.command == CMD_GO_RIGHT)) {
 800d2c2:	4b6b      	ldr	r3, [pc, #428]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d2c4:	781b      	ldrb	r3, [r3, #0]
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800d2c6:	2b03      	cmp	r3, #3
 800d2c8:	d107      	bne.n	800d2da <SupervisorB1_step+0xc82>
        SupervisorB1_DW.is_Stato_Marcia_rover = Supervisor_IN_Schivata_a_destra;
 800d2ca:	4b6a      	ldr	r3, [pc, #424]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2cc:	2205      	movs	r2, #5
 800d2ce:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_GO_RIGHT;
 800d2d2:	4b66      	ldr	r3, [pc, #408]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d2d4:	2203      	movs	r2, #3
 800d2d6:	749a      	strb	r2, [r3, #18]
 800d2d8:	e04b      	b.n	800d372 <SupervisorB1_step+0xd1a>
      } else if (SupervisorB1_DW.start180) {
 800d2da:	4b66      	ldr	r3, [pc, #408]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2dc:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d01b      	beq.n	800d31c <SupervisorB1_step+0xcc4>
        SupervisorB1_DW.start180 = false;
 800d2e4:	4b63      	ldr	r3, [pc, #396]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Retromarcia_180;
 800d2ec:	4b61      	ldr	r3, [pc, #388]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2ee:	2204      	movs	r2, #4
 800d2f0:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_ROTATE_180;
 800d2f4:	4b5d      	ldr	r3, [pc, #372]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	749a      	strb	r2, [r3, #18]
        SupervisorB1_DW.is_rotating180 = true;
 800d2fa:	4b5e      	ldr	r3, [pc, #376]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d2fc:	2201      	movs	r2, #1
 800d2fe:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6

        /* Outport: '<Root>/target_angle' */
        SupervisorB1_Y.target_angle = SupervisorB1_angleCalculator180
 800d302:	4b5b      	ldr	r3, [pc, #364]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d304:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800d308:	ee00 3a10 	vmov	s0, r3
 800d30c:	f7ff f850 	bl	800c3b0 <SupervisorB1_angleCalculator180>
 800d310:	eef0 7a40 	vmov.f32	s15, s0
 800d314:	4b55      	ldr	r3, [pc, #340]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d316:	edc3 7a05 	vstr	s15, [r3, #20]
        SupervisorB1_Y.v_ref = 0.0F;

        /* Outport: '<Root>/omega_ref' */
        SupervisorB1_Y.omega_ref = omega_user;
      }
      break;
 800d31a:	e17f      	b.n	800d61c <SupervisorB1_step+0xfc4>
      } else if (SupervisorB1_U.Board2_Data.payload.y_norm > 0.0F) {
 800d31c:	4b54      	ldr	r3, [pc, #336]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d31e:	f8d3 3012 	ldr.w	r3, [r3, #18]
 800d322:	ee07 3a90 	vmov	s15, r3
 800d326:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d32e:	dd07      	ble.n	800d340 <SupervisorB1_step+0xce8>
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;
 800d330:	4b50      	ldr	r3, [pc, #320]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d332:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d334:	4a4d      	ldr	r2, [pc, #308]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d336:	6013      	str	r3, [r2, #0]
        SupervisorB1_Y.omega_ref = omega_user;
 800d338:	4a4c      	ldr	r2, [pc, #304]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d33a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33c:	6053      	str	r3, [r2, #4]
      break;
 800d33e:	e16d      	b.n	800d61c <SupervisorB1_step+0xfc4>
      } else if (SupervisorB1_U.Board2_Data.payload.y_norm <= -0.5F) {
 800d340:	4b4b      	ldr	r3, [pc, #300]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d342:	f8d3 3012 	ldr.w	r3, [r3, #18]
 800d346:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 800d34a:	ee07 3a10 	vmov	s14, r3
 800d34e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d356:	d804      	bhi.n	800d362 <SupervisorB1_step+0xd0a>
        SupervisorB1_DW.start180 = true;
 800d358:	4b46      	ldr	r3, [pc, #280]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d35a:	2201      	movs	r2, #1
 800d35c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      break;
 800d360:	e15c      	b.n	800d61c <SupervisorB1_step+0xfc4>
        SupervisorB1_Y.v_ref = 0.0F;
 800d362:	4b42      	ldr	r3, [pc, #264]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d364:	f04f 0200 	mov.w	r2, #0
 800d368:	601a      	str	r2, [r3, #0]
        SupervisorB1_Y.omega_ref = omega_user;
 800d36a:	4a40      	ldr	r2, [pc, #256]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d36e:	6053      	str	r3, [r2, #4]
      break;
 800d370:	e154      	b.n	800d61c <SupervisorB1_step+0xfc4>
 800d372:	e153      	b.n	800d61c <SupervisorB1_step+0xfc4>

     case SupervisorB1_IN_Retromarcia_180:
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_ROTATE_180;
 800d374:	4b3d      	ldr	r3, [pc, #244]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d376:	2201      	movs	r2, #1
 800d378:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_DW.done180) {
 800d37a:	4b3e      	ldr	r3, [pc, #248]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d37c:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 800d380:	2b00      	cmp	r3, #0
 800d382:	d023      	beq.n	800d3cc <SupervisorB1_step+0xd74>
        SupervisorB1_DW.done180 = false;
 800d384:	4b3b      	ldr	r3, [pc, #236]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d386:	2200      	movs	r2, #0
 800d388:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_DW.invert_y = ((SupervisorB1_DW.v_user < 0.0F) ||
 800d38c:	4b39      	ldr	r3, [pc, #228]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d38e:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800d392:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d39a:	d404      	bmi.n	800d3a6 <SupervisorB1_step+0xd4e>
          SupervisorB1_DW.invert_y);
 800d39c:	4b35      	ldr	r3, [pc, #212]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d39e:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
        SupervisorB1_DW.invert_y = ((SupervisorB1_DW.v_user < 0.0F) ||
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d001      	beq.n	800d3aa <SupervisorB1_step+0xd52>
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	e000      	b.n	800d3ac <SupervisorB1_step+0xd54>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	b2da      	uxtb	r2, r3
 800d3ae:	4b31      	ldr	r3, [pc, #196]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d3b0:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
        SupervisorB1_DW.is_rotating180 = false;
 800d3b4:	4b2f      	ldr	r3, [pc, #188]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800d3bc:	4b2d      	ldr	r3, [pc, #180]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d3be:	2203      	movs	r2, #3
 800d3c0:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800d3c4:	4b29      	ldr	r3, [pc, #164]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	749a      	strb	r2, [r3, #18]
          SupervisorB1_Y.omega_ref =
              fminf((real32_T)OMEGA_MAX,
                    fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
        }
      }
      break;
 800d3ca:	e127      	b.n	800d61c <SupervisorB1_step+0xfc4>
        angle_err = SupervisorB1_angleError
 800d3cc:	4b28      	ldr	r3, [pc, #160]	@ (800d470 <SupervisorB1_step+0xe18>)
 800d3ce:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800d3d2:	4613      	mov	r3, r2
 800d3d4:	461a      	mov	r2, r3
 800d3d6:	4b25      	ldr	r3, [pc, #148]	@ (800d46c <SupervisorB1_step+0xe14>)
 800d3d8:	edd3 7a05 	vldr	s15, [r3, #20]
 800d3dc:	eef0 0a67 	vmov.f32	s1, s15
 800d3e0:	ee00 2a10 	vmov	s0, r2
 800d3e4:	f7ff f81a 	bl	800c41c <SupervisorB1_angleError>
 800d3e8:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
        omega_user = fabsf(angle_err);
 800d3ec:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d3f0:	eef0 7ae7 	vabs.f32	s15, s15
 800d3f4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        if (omega_user < 7.5F) {
 800d3f8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d3fc:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 800d400:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d408:	d504      	bpl.n	800d414 <SupervisorB1_step+0xdbc>
          SupervisorB1_DW.done180 = true;
 800d40a:	4b1a      	ldr	r3, [pc, #104]	@ (800d474 <SupervisorB1_step+0xe1c>)
 800d40c:	2201      	movs	r2, #1
 800d40e:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      break;
 800d412:	e103      	b.n	800d61c <SupervisorB1_step+0xfc4>
        } else if (omega_user > 45.0F) {
 800d414:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d418:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800d47c <SupervisorB1_step+0xe24>
 800d41c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d424:	dd43      	ble.n	800d4ae <SupervisorB1_step+0xe56>
          if (rtIsNaNF(-angle_err)) {
 800d426:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d42a:	eef1 7a67 	vneg.f32	s15, s15
 800d42e:	eeb0 0a67 	vmov.f32	s0, s15
 800d432:	f000 f9bd 	bl	800d7b0 <rtIsNaNF>
 800d436:	4603      	mov	r3, r0
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d003      	beq.n	800d444 <SupervisorB1_step+0xdec>
            omega_user = (rtNaNF);
 800d43c:	4b10      	ldr	r3, [pc, #64]	@ (800d480 <SupervisorB1_step+0xe28>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d442:	e024      	b.n	800d48e <SupervisorB1_step+0xe36>
          } else if (-angle_err < 0.0F) {
 800d444:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d448:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d44c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d450:	dd02      	ble.n	800d458 <SupervisorB1_step+0xe00>
            omega_user = -1.0F;
 800d452:	4b0c      	ldr	r3, [pc, #48]	@ (800d484 <SupervisorB1_step+0xe2c>)
 800d454:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d456:	e01a      	b.n	800d48e <SupervisorB1_step+0xe36>
            omega_user = (real32_T)(-angle_err > 0.0F);
 800d458:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d45c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d464:	d510      	bpl.n	800d488 <SupervisorB1_step+0xe30>
 800d466:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800d46a:	e00f      	b.n	800d48c <SupervisorB1_step+0xe34>
 800d46c:	20004d80 	.word	0x20004d80
 800d470:	20004d18 	.word	0x20004d18
 800d474:	20004c48 	.word	0x20004c48
 800d478:	00000000 	.word	0x00000000
 800d47c:	42340000 	.word	0x42340000
 800d480:	2000006c 	.word	0x2000006c
 800d484:	bf800000 	.word	0xbf800000
 800d488:	f04f 0300 	mov.w	r3, #0
 800d48c:	63bb      	str	r3, [r7, #56]	@ 0x38
          SupervisorB1_Y.omega_ref = omega_user * (real32_T)OMEGA_MAX;
 800d48e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d492:	4610      	mov	r0, r2
 800d494:	4619      	mov	r1, r3
 800d496:	f7f3 fbcf 	bl	8000c38 <__aeabi_d2f>
 800d49a:	ee07 0a10 	vmov	s14, r0
 800d49e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d4a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4a6:	4ba6      	ldr	r3, [pc, #664]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d4a8:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800d4ac:	e0b6      	b.n	800d61c <SupervisorB1_step+0xfc4>
          if (rtIsNaNF(-angle_err)) {
 800d4ae:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d4b2:	eef1 7a67 	vneg.f32	s15, s15
 800d4b6:	eeb0 0a67 	vmov.f32	s0, s15
 800d4ba:	f000 f979 	bl	800d7b0 <rtIsNaNF>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d003      	beq.n	800d4cc <SupervisorB1_step+0xe74>
            angle_err = (rtNaNF);
 800d4c4:	4b9f      	ldr	r3, [pc, #636]	@ (800d744 <SupervisorB1_step+0x10ec>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d4ca:	e016      	b.n	800d4fa <SupervisorB1_step+0xea2>
          } else if (-angle_err < 0.0F) {
 800d4cc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d4d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d4d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4d8:	dd02      	ble.n	800d4e0 <SupervisorB1_step+0xe88>
            angle_err = -1.0F;
 800d4da:	4b9b      	ldr	r3, [pc, #620]	@ (800d748 <SupervisorB1_step+0x10f0>)
 800d4dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d4de:	e00c      	b.n	800d4fa <SupervisorB1_step+0xea2>
            angle_err = (real32_T)(-angle_err > 0.0F);
 800d4e0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d4e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d4e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4ec:	d502      	bpl.n	800d4f4 <SupervisorB1_step+0xe9c>
 800d4ee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800d4f2:	e001      	b.n	800d4f8 <SupervisorB1_step+0xea0>
 800d4f4:	f04f 0300 	mov.w	r3, #0
 800d4f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
              fminf((real32_T)OMEGA_MAX,
 800d4fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d4fe:	4610      	mov	r0, r2
 800d500:	4619      	mov	r1, r3
 800d502:	f7f3 fb99 	bl	8000c38 <__aeabi_d2f>
 800d506:	4604      	mov	r4, r0
                    fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
 800d508:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 800d50c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800d510:	f008 f9f4 	bl	80158fc <fmaxf>
 800d514:	eef0 7a40 	vmov.f32	s15, s0
              fminf((real32_T)OMEGA_MAX,
 800d518:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 800d74c <SupervisorB1_step+0x10f4>
 800d51c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d520:	eef0 0a67 	vmov.f32	s1, s15
 800d524:	ee00 4a10 	vmov	s0, r4
 800d528:	f008 fa05 	bl	8015936 <fminf>
 800d52c:	eeb0 7a40 	vmov.f32	s14, s0
                    fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
 800d530:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d534:	ee67 7a27 	vmul.f32	s15, s14, s15
          SupervisorB1_Y.omega_ref =
 800d538:	4b81      	ldr	r3, [pc, #516]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d53a:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800d53e:	e06d      	b.n	800d61c <SupervisorB1_step+0xfc4>

     case Supervisor_IN_Schivata_a_destra:
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_GO_RIGHT;
 800d540:	4b7f      	ldr	r3, [pc, #508]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d542:	2203      	movs	r2, #3
 800d544:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800d546:	4b82      	ldr	r3, [pc, #520]	@ (800d750 <SupervisorB1_step+0x10f8>)
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d107      	bne.n	800d55e <SupervisorB1_step+0xf06>
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800d54e:	4b81      	ldr	r3, [pc, #516]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d550:	2203      	movs	r2, #3
 800d552:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800d556:	4b7a      	ldr	r3, [pc, #488]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d558:	2200      	movs	r2, #0
 800d55a:	749a      	strb	r2, [r3, #18]
          V_MAX_MANEUVER);

        /* Outport: '<Root>/omega_ref' */
        SupervisorB1_Y.omega_ref = fminf(omega_user, (real32_T)OMEGA_GO_RIGHT);
      }
      break;
 800d55c:	e05e      	b.n	800d61c <SupervisorB1_step+0xfc4>
        SupervisorB1_Y.v_ref = fminf(SupervisorB1_DW.v_user, (real32_T)
 800d55e:	4b7d      	ldr	r3, [pc, #500]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d560:	ed93 8a19 	vldr	s16, [r3, #100]	@ 0x64
 800d564:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d568:	4610      	mov	r0, r2
 800d56a:	4619      	mov	r1, r3
 800d56c:	f7f3 fb64 	bl	8000c38 <__aeabi_d2f>
 800d570:	4603      	mov	r3, r0
 800d572:	ee00 3a90 	vmov	s1, r3
 800d576:	eeb0 0a48 	vmov.f32	s0, s16
 800d57a:	f008 f9dc 	bl	8015936 <fminf>
 800d57e:	eef0 7a40 	vmov.f32	s15, s0
 800d582:	4b6f      	ldr	r3, [pc, #444]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d584:	edc3 7a00 	vstr	s15, [r3]
        SupervisorB1_Y.omega_ref = fminf(omega_user, (real32_T)OMEGA_GO_RIGHT);
 800d588:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d58c:	4610      	mov	r0, r2
 800d58e:	4619      	mov	r1, r3
 800d590:	f7f3 fb52 	bl	8000c38 <__aeabi_d2f>
 800d594:	4603      	mov	r3, r0
 800d596:	ee00 3a90 	vmov	s1, r3
 800d59a:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800d59e:	f008 f9ca 	bl	8015936 <fminf>
 800d5a2:	eef0 7a40 	vmov.f32	s15, s0
 800d5a6:	4b66      	ldr	r3, [pc, #408]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d5a8:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800d5ac:	e036      	b.n	800d61c <SupervisorB1_step+0xfc4>

     default:
      /* Outport: '<Root>/current_action' */
      /* case IN_Schivata_a_sinistra: */
      SupervisorB1_Y.current_action = CMD_GO_LEFT;
 800d5ae:	4b64      	ldr	r3, [pc, #400]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d5b0:	2202      	movs	r2, #2
 800d5b2:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800d5b4:	4b66      	ldr	r3, [pc, #408]	@ (800d750 <SupervisorB1_step+0x10f8>)
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d107      	bne.n	800d5cc <SupervisorB1_step+0xf74>
        SupervisorB1_DW.is_Stato_Marcia_rover = SupervisorB1_IN_Normale_marcia;
 800d5bc:	4b65      	ldr	r3, [pc, #404]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d5be:	2203      	movs	r2, #3
 800d5c0:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800d5c4:	4b5e      	ldr	r3, [pc, #376]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	749a      	strb	r2, [r3, #18]
          V_MAX_MANEUVER);

        /* Outport: '<Root>/omega_ref' */
        SupervisorB1_Y.omega_ref = fmaxf(omega_user, (real32_T)OMEGA_GO_LEFT);
      }
      break;
 800d5ca:	e026      	b.n	800d61a <SupervisorB1_step+0xfc2>
        SupervisorB1_Y.v_ref = fminf(SupervisorB1_DW.v_user, (real32_T)
 800d5cc:	4b61      	ldr	r3, [pc, #388]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d5ce:	ed93 8a19 	vldr	s16, [r3, #100]	@ 0x64
 800d5d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d5d6:	4610      	mov	r0, r2
 800d5d8:	4619      	mov	r1, r3
 800d5da:	f7f3 fb2d 	bl	8000c38 <__aeabi_d2f>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	ee00 3a90 	vmov	s1, r3
 800d5e4:	eeb0 0a48 	vmov.f32	s0, s16
 800d5e8:	f008 f9a5 	bl	8015936 <fminf>
 800d5ec:	eef0 7a40 	vmov.f32	s15, s0
 800d5f0:	4b53      	ldr	r3, [pc, #332]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d5f2:	edc3 7a00 	vstr	s15, [r3]
        SupervisorB1_Y.omega_ref = fmaxf(omega_user, (real32_T)OMEGA_GO_LEFT);
 800d5f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d5fa:	4610      	mov	r0, r2
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	f7f3 fb1b 	bl	8000c38 <__aeabi_d2f>
 800d602:	4603      	mov	r3, r0
 800d604:	ee00 3a90 	vmov	s1, r3
 800d608:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800d60c:	f008 f976 	bl	80158fc <fmaxf>
 800d610:	eef0 7a40 	vmov.f32	s15, s0
 800d614:	4b4a      	ldr	r3, [pc, #296]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d616:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800d61a:	bf00      	nop
    }
  }

  if (SupervisorB1_DW.roverIsStopped) {
 800d61c:	4b4d      	ldr	r3, [pc, #308]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d61e:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800d622:	2b00      	cmp	r3, #0
 800d624:	d007      	beq.n	800d636 <SupervisorB1_step+0xfde>
    SupervisorB1_DW.durationCounter_1_n++;
 800d626:	4b4b      	ldr	r3, [pc, #300]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d628:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d62c:	3301      	adds	r3, #1
 800d62e:	4a49      	ldr	r2, [pc, #292]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d630:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800d634:	e003      	b.n	800d63e <SupervisorB1_step+0xfe6>
  } else {
    SupervisorB1_DW.durationCounter_1_n = 0U;
 800d636:	4b47      	ldr	r3, [pc, #284]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d638:	2200      	movs	r2, #0
 800d63a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  /* End of Chart: '<Root>/Check rover safety state1' */

  /* Outport: '<Root>/critical_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 1 fault masks'
   */
  SupervisorB1_Y.critical_mask = (uint32_T)crit_mask;
 800d63e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d640:	4a3f      	ldr	r2, [pc, #252]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d642:	6093      	str	r3, [r2, #8]

  /* Outport: '<Root>/degraded_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 1 fault masks'
   */
  SupervisorB1_Y.degraded_mask = (uint32_T)degr_mask;
 800d644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d646:	4a3e      	ldr	r2, [pc, #248]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d648:	60d3      	str	r3, [r2, #12]

  /* Chart: '<Root>/B1_Failure_Fallback' */
  if (SupervisorB1_DW.is_active_c4_SupervisorB1 == 0) {
 800d64a:	4b42      	ldr	r3, [pc, #264]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d64c:	f893 30bf 	ldrb.w	r3, [r3, #191]	@ 0xbf
 800d650:	2b00      	cmp	r3, #0
 800d652:	d10b      	bne.n	800d66c <SupervisorB1_step+0x1014>
    SupervisorB1_DW.is_active_c4_SupervisorB1 = 1U;
 800d654:	4b3f      	ldr	r3, [pc, #252]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d656:	2201      	movs	r2, #1
 800d658:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
    SupervisorB1_DW.is_c4_SupervisorB1 = SupervisorB1_IN_B1_actuating;
 800d65c:	4b3d      	ldr	r3, [pc, #244]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d65e:	2201      	movs	r2, #1
 800d660:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    /* Outport: '<Root>/give_b2_actuation' */
    SupervisorB1_Y.give_b2_actuation = false;
 800d664:	4b36      	ldr	r3, [pc, #216]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d666:	2200      	movs	r2, #0
 800d668:	741a      	strb	r2, [r3, #16]
 800d66a:	e036      	b.n	800d6da <SupervisorB1_step+0x1082>
  } else if (SupervisorB1_DW.is_c4_SupervisorB1 == SupervisorB1_IN_B1_actuating)
 800d66c:	4b39      	ldr	r3, [pc, #228]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d66e:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800d672:	2b01      	cmp	r3, #1
 800d674:	d116      	bne.n	800d6a4 <SupervisorB1_step+0x104c>
  {
    /* Outport: '<Root>/give_b2_actuation' */
    SupervisorB1_Y.give_b2_actuation = false;
 800d676:	4b32      	ldr	r3, [pc, #200]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d678:	2200      	movs	r2, #0
 800d67a:	741a      	strb	r2, [r3, #16]
    if ((rx_status == RX_CRITICAL) || (b2_sup_status == SUPERVISOR_CRITICAL)) {
 800d67c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d680:	2b02      	cmp	r3, #2
 800d682:	d003      	beq.n	800d68c <SupervisorB1_step+0x1034>
 800d684:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d688:	2b02      	cmp	r3, #2
 800d68a:	d126      	bne.n	800d6da <SupervisorB1_step+0x1082>
      SupervisorB1_DW.durationCounter_1_d = 0U;
 800d68c:	4b31      	ldr	r3, [pc, #196]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d68e:	2200      	movs	r2, #0
 800d690:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      SupervisorB1_DW.is_c4_SupervisorB1 = SupervisorB1_IN_B2_actuating;
 800d694:	4b2f      	ldr	r3, [pc, #188]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d696:	2202      	movs	r2, #2
 800d698:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      /* Outport: '<Root>/give_b2_actuation' */
      SupervisorB1_Y.give_b2_actuation = true;
 800d69c:	4b28      	ldr	r3, [pc, #160]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d69e:	2201      	movs	r2, #1
 800d6a0:	741a      	strb	r2, [r3, #16]
 800d6a2:	e01a      	b.n	800d6da <SupervisorB1_step+0x1082>
    }
  } else {
    /* Outport: '<Root>/give_b2_actuation' */
    /* case IN_B2_actuating: */
    SupervisorB1_Y.give_b2_actuation = true;
 800d6a4:	4b26      	ldr	r3, [pc, #152]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d6a6:	2201      	movs	r2, #1
 800d6a8:	741a      	strb	r2, [r3, #16]
    if ((rx_status == RX_CRITICAL) || (b2_sup_status == SUPERVISOR_CRITICAL)) {
 800d6aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d6ae:	2b02      	cmp	r3, #2
 800d6b0:	d003      	beq.n	800d6ba <SupervisorB1_step+0x1062>
 800d6b2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d6b6:	2b02      	cmp	r3, #2
 800d6b8:	d103      	bne.n	800d6c2 <SupervisorB1_step+0x106a>
      SupervisorB1_DW.durationCounter_1_d = 0U;
 800d6ba:	4b26      	ldr	r3, [pc, #152]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d6bc:	2200      	movs	r2, #0
 800d6be:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    if (SupervisorB1_DW.durationCounter_1_d > 150U) {
 800d6c2:	4b24      	ldr	r3, [pc, #144]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d6c4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d6c8:	2b96      	cmp	r3, #150	@ 0x96
 800d6ca:	d906      	bls.n	800d6da <SupervisorB1_step+0x1082>
      SupervisorB1_DW.is_c4_SupervisorB1 = SupervisorB1_IN_B1_actuating;
 800d6cc:	4b21      	ldr	r3, [pc, #132]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d6ce:	2201      	movs	r2, #1
 800d6d0:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      /* Outport: '<Root>/give_b2_actuation' */
      SupervisorB1_Y.give_b2_actuation = false;
 800d6d4:	4b1a      	ldr	r3, [pc, #104]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	741a      	strb	r2, [r3, #16]
    }
  }

  if ((rx_status != RX_CRITICAL) && (b2_sup_status != SUPERVISOR_CRITICAL)) {
 800d6da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d6de:	2b02      	cmp	r3, #2
 800d6e0:	d00b      	beq.n	800d6fa <SupervisorB1_step+0x10a2>
 800d6e2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d6e6:	2b02      	cmp	r3, #2
 800d6e8:	d007      	beq.n	800d6fa <SupervisorB1_step+0x10a2>
    SupervisorB1_DW.durationCounter_1_d++;
 800d6ea:	4b1a      	ldr	r3, [pc, #104]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d6ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	4a18      	ldr	r2, [pc, #96]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d6f4:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
 800d6f8:	e003      	b.n	800d702 <SupervisorB1_step+0x10aa>
  } else {
    SupervisorB1_DW.durationCounter_1_d = 0U;
 800d6fa:	4b16      	ldr	r3, [pc, #88]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  /* End of Chart: '<Root>/B1_Failure_Fallback' */

  /* Outport: '<Root>/current_yaw_seen' incorporates:
   *  Inport: '<Root>/Board2_Data'
   */
  SupervisorB1_Y.current_yaw_seen = SupervisorB1_U.Board2_Data.payload.yaw;
 800d702:	4b13      	ldr	r3, [pc, #76]	@ (800d750 <SupervisorB1_step+0x10f8>)
 800d704:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800d708:	4a0d      	ldr	r2, [pc, #52]	@ (800d740 <SupervisorB1_step+0x10e8>)
 800d70a:	6193      	str	r3, [r2, #24]

  /* Update for UnitDelay: '<Root>/Unit Delay' */
  SupervisorB1_DW.UnitDelay_DSTATE[0] = SupervisorB1_B.wheel_status[0];
 800d70c:	4b12      	ldr	r3, [pc, #72]	@ (800d758 <SupervisorB1_step+0x1100>)
 800d70e:	781a      	ldrb	r2, [r3, #0]
 800d710:	4b10      	ldr	r3, [pc, #64]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d712:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
  SupervisorB1_DW.UnitDelay_DSTATE[1] = SupervisorB1_B.wheel_status[1];
 800d716:	4b10      	ldr	r3, [pc, #64]	@ (800d758 <SupervisorB1_step+0x1100>)
 800d718:	785a      	ldrb	r2, [r3, #1]
 800d71a:	4b0e      	ldr	r3, [pc, #56]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d71c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  SupervisorB1_DW.UnitDelay_DSTATE[2] = SupervisorB1_B.wheel_status[2];
 800d720:	4b0d      	ldr	r3, [pc, #52]	@ (800d758 <SupervisorB1_step+0x1100>)
 800d722:	789a      	ldrb	r2, [r3, #2]
 800d724:	4b0b      	ldr	r3, [pc, #44]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d726:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  SupervisorB1_DW.UnitDelay_DSTATE[3] = SupervisorB1_B.wheel_status[3];
 800d72a:	4b0b      	ldr	r3, [pc, #44]	@ (800d758 <SupervisorB1_step+0x1100>)
 800d72c:	78da      	ldrb	r2, [r3, #3]
 800d72e:	4b09      	ldr	r3, [pc, #36]	@ (800d754 <SupervisorB1_step+0x10fc>)
 800d730:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
}
 800d734:	bf00      	nop
 800d736:	374c      	adds	r7, #76	@ 0x4c
 800d738:	46bd      	mov	sp, r7
 800d73a:	ecbd 8b02 	vpop	{d8}
 800d73e:	bd90      	pop	{r4, r7, pc}
 800d740:	20004d80 	.word	0x20004d80
 800d744:	2000006c 	.word	0x2000006c
 800d748:	bf800000 	.word	0xbf800000
 800d74c:	3ba3d70a 	.word	0x3ba3d70a
 800d750:	20004d18 	.word	0x20004d18
 800d754:	20004c48 	.word	0x20004c48
 800d758:	20004c40 	.word	0x20004c40

0800d75c <SupervisorB1_initialize>:

/* Model initialize function */
void SupervisorB1_initialize(void)
{
 800d75c:	b480      	push	{r7}
 800d75e:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 800d760:	bf00      	nop
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr
	...

0800d76c <rtIsInfF>:
  return (boolean_T)isinf(value);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b083      	sub	sp, #12
 800d770:	af00      	add	r7, sp, #0
 800d772:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)isinf(value);
 800d776:	edd7 7a01 	vldr	s15, [r7, #4]
 800d77a:	eef0 7ae7 	vabs.f32	s15, s15
 800d77e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800d7ac <rtIsInfF+0x40>
 800d782:	eef4 7a47 	vcmp.f32	s15, s14
 800d786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d78a:	dc01      	bgt.n	800d790 <rtIsInfF+0x24>
 800d78c:	2300      	movs	r3, #0
 800d78e:	e007      	b.n	800d7a0 <rtIsInfF+0x34>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d796:	2b00      	cmp	r3, #0
 800d798:	d001      	beq.n	800d79e <rtIsInfF+0x32>
 800d79a:	23ff      	movs	r3, #255	@ 0xff
 800d79c:	e000      	b.n	800d7a0 <rtIsInfF+0x34>
 800d79e:	2301      	movs	r3, #1
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	370c      	adds	r7, #12
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7aa:	4770      	bx	lr
 800d7ac:	7f7fffff 	.word	0x7f7fffff

0800d7b0 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b083      	sub	sp, #12
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 800d7ba:	ed97 7a01 	vldr	s14, [r7, #4]
 800d7be:	edd7 7a01 	vldr	s15, [r7, #4]
 800d7c2:	eeb4 7a67 	vcmp.f32	s14, s15
 800d7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7ca:	d701      	bvc.n	800d7d0 <rtIsNaNF+0x20>
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	e000      	b.n	800d7d2 <rtIsNaNF+0x22>
 800d7d0:	2300      	movs	r3, #0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	370c      	adds	r7, #12
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7dc:	4770      	bx	lr
	...

0800d7e0 <__NVIC_SetPriority>:
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b083      	sub	sp, #12
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	6039      	str	r1, [r7, #0]
 800d7ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d7ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	db0a      	blt.n	800d80a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	b2da      	uxtb	r2, r3
 800d7f8:	490c      	ldr	r1, [pc, #48]	@ (800d82c <__NVIC_SetPriority+0x4c>)
 800d7fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7fe:	0112      	lsls	r2, r2, #4
 800d800:	b2d2      	uxtb	r2, r2
 800d802:	440b      	add	r3, r1
 800d804:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d808:	e00a      	b.n	800d820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	b2da      	uxtb	r2, r3
 800d80e:	4908      	ldr	r1, [pc, #32]	@ (800d830 <__NVIC_SetPriority+0x50>)
 800d810:	79fb      	ldrb	r3, [r7, #7]
 800d812:	f003 030f 	and.w	r3, r3, #15
 800d816:	3b04      	subs	r3, #4
 800d818:	0112      	lsls	r2, r2, #4
 800d81a:	b2d2      	uxtb	r2, r2
 800d81c:	440b      	add	r3, r1
 800d81e:	761a      	strb	r2, [r3, #24]
}
 800d820:	bf00      	nop
 800d822:	370c      	adds	r7, #12
 800d824:	46bd      	mov	sp, r7
 800d826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82a:	4770      	bx	lr
 800d82c:	e000e100 	.word	0xe000e100
 800d830:	e000ed00 	.word	0xe000ed00

0800d834 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d834:	b580      	push	{r7, lr}
 800d836:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d838:	4b05      	ldr	r3, [pc, #20]	@ (800d850 <SysTick_Handler+0x1c>)
 800d83a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d83c:	f002 f9b0 	bl	800fba0 <xTaskGetSchedulerState>
 800d840:	4603      	mov	r3, r0
 800d842:	2b01      	cmp	r3, #1
 800d844:	d001      	beq.n	800d84a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d846:	f003 f987 	bl	8010b58 <xPortSysTickHandler>
  }
}
 800d84a:	bf00      	nop
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	e000e010 	.word	0xe000e010

0800d854 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d854:	b580      	push	{r7, lr}
 800d856:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d858:	2100      	movs	r1, #0
 800d85a:	f06f 0004 	mvn.w	r0, #4
 800d85e:	f7ff ffbf 	bl	800d7e0 <__NVIC_SetPriority>
#endif
}
 800d862:	bf00      	nop
 800d864:	bd80      	pop	{r7, pc}
	...

0800d868 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d868:	b480      	push	{r7}
 800d86a:	b083      	sub	sp, #12
 800d86c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d86e:	f3ef 8305 	mrs	r3, IPSR
 800d872:	603b      	str	r3, [r7, #0]
  return(result);
 800d874:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d876:	2b00      	cmp	r3, #0
 800d878:	d003      	beq.n	800d882 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d87a:	f06f 0305 	mvn.w	r3, #5
 800d87e:	607b      	str	r3, [r7, #4]
 800d880:	e00c      	b.n	800d89c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d882:	4b0a      	ldr	r3, [pc, #40]	@ (800d8ac <osKernelInitialize+0x44>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d105      	bne.n	800d896 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d88a:	4b08      	ldr	r3, [pc, #32]	@ (800d8ac <osKernelInitialize+0x44>)
 800d88c:	2201      	movs	r2, #1
 800d88e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d890:	2300      	movs	r3, #0
 800d892:	607b      	str	r3, [r7, #4]
 800d894:	e002      	b.n	800d89c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d896:	f04f 33ff 	mov.w	r3, #4294967295
 800d89a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d89c:	687b      	ldr	r3, [r7, #4]
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	370c      	adds	r7, #12
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	20004d9c 	.word	0x20004d9c

0800d8b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b082      	sub	sp, #8
 800d8b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8b6:	f3ef 8305 	mrs	r3, IPSR
 800d8ba:	603b      	str	r3, [r7, #0]
  return(result);
 800d8bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d003      	beq.n	800d8ca <osKernelStart+0x1a>
    stat = osErrorISR;
 800d8c2:	f06f 0305 	mvn.w	r3, #5
 800d8c6:	607b      	str	r3, [r7, #4]
 800d8c8:	e010      	b.n	800d8ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d8ca:	4b0b      	ldr	r3, [pc, #44]	@ (800d8f8 <osKernelStart+0x48>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	2b01      	cmp	r3, #1
 800d8d0:	d109      	bne.n	800d8e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d8d2:	f7ff ffbf 	bl	800d854 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d8d6:	4b08      	ldr	r3, [pc, #32]	@ (800d8f8 <osKernelStart+0x48>)
 800d8d8:	2202      	movs	r2, #2
 800d8da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d8dc:	f001 fc7e 	bl	800f1dc <vTaskStartScheduler>
      stat = osOK;
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	607b      	str	r3, [r7, #4]
 800d8e4:	e002      	b.n	800d8ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d8e6:	f04f 33ff 	mov.w	r3, #4294967295
 800d8ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d8ec:	687b      	ldr	r3, [r7, #4]
}
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	3708      	adds	r7, #8
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}
 800d8f6:	bf00      	nop
 800d8f8:	20004d9c 	.word	0x20004d9c

0800d8fc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d902:	f3ef 8305 	mrs	r3, IPSR
 800d906:	603b      	str	r3, [r7, #0]
  return(result);
 800d908:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d003      	beq.n	800d916 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800d90e:	f001 fd91 	bl	800f434 <xTaskGetTickCountFromISR>
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	e002      	b.n	800d91c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800d916:	f001 fd7d 	bl	800f414 <xTaskGetTickCount>
 800d91a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800d91c:	687b      	ldr	r3, [r7, #4]
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3708      	adds	r7, #8
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}

0800d926 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d926:	b580      	push	{r7, lr}
 800d928:	b08e      	sub	sp, #56	@ 0x38
 800d92a:	af04      	add	r7, sp, #16
 800d92c:	60f8      	str	r0, [r7, #12]
 800d92e:	60b9      	str	r1, [r7, #8]
 800d930:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d932:	2300      	movs	r3, #0
 800d934:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d936:	f3ef 8305 	mrs	r3, IPSR
 800d93a:	617b      	str	r3, [r7, #20]
  return(result);
 800d93c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d17e      	bne.n	800da40 <osThreadNew+0x11a>
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d07b      	beq.n	800da40 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d948:	2380      	movs	r3, #128	@ 0x80
 800d94a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d94c:	2318      	movs	r3, #24
 800d94e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d950:	2300      	movs	r3, #0
 800d952:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800d954:	f04f 33ff 	mov.w	r3, #4294967295
 800d958:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d045      	beq.n	800d9ec <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d002      	beq.n	800d96e <osThreadNew+0x48>
        name = attr->name;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	699b      	ldr	r3, [r3, #24]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d002      	beq.n	800d97c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	699b      	ldr	r3, [r3, #24]
 800d97a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d97c:	69fb      	ldr	r3, [r7, #28]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d008      	beq.n	800d994 <osThreadNew+0x6e>
 800d982:	69fb      	ldr	r3, [r7, #28]
 800d984:	2b38      	cmp	r3, #56	@ 0x38
 800d986:	d805      	bhi.n	800d994 <osThreadNew+0x6e>
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	685b      	ldr	r3, [r3, #4]
 800d98c:	f003 0301 	and.w	r3, r3, #1
 800d990:	2b00      	cmp	r3, #0
 800d992:	d001      	beq.n	800d998 <osThreadNew+0x72>
        return (NULL);
 800d994:	2300      	movs	r3, #0
 800d996:	e054      	b.n	800da42 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	695b      	ldr	r3, [r3, #20]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d003      	beq.n	800d9a8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	695b      	ldr	r3, [r3, #20]
 800d9a4:	089b      	lsrs	r3, r3, #2
 800d9a6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	689b      	ldr	r3, [r3, #8]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d00e      	beq.n	800d9ce <osThreadNew+0xa8>
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	68db      	ldr	r3, [r3, #12]
 800d9b4:	2ba7      	cmp	r3, #167	@ 0xa7
 800d9b6:	d90a      	bls.n	800d9ce <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d006      	beq.n	800d9ce <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	695b      	ldr	r3, [r3, #20]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d002      	beq.n	800d9ce <osThreadNew+0xa8>
        mem = 1;
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	61bb      	str	r3, [r7, #24]
 800d9cc:	e010      	b.n	800d9f0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	689b      	ldr	r3, [r3, #8]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d10c      	bne.n	800d9f0 <osThreadNew+0xca>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	68db      	ldr	r3, [r3, #12]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d108      	bne.n	800d9f0 <osThreadNew+0xca>
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	691b      	ldr	r3, [r3, #16]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d104      	bne.n	800d9f0 <osThreadNew+0xca>
          mem = 0;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	61bb      	str	r3, [r7, #24]
 800d9ea:	e001      	b.n	800d9f0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d9f0:	69bb      	ldr	r3, [r7, #24]
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	d110      	bne.n	800da18 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d9fa:	687a      	ldr	r2, [r7, #4]
 800d9fc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d9fe:	9202      	str	r2, [sp, #8]
 800da00:	9301      	str	r3, [sp, #4]
 800da02:	69fb      	ldr	r3, [r7, #28]
 800da04:	9300      	str	r3, [sp, #0]
 800da06:	68bb      	ldr	r3, [r7, #8]
 800da08:	6a3a      	ldr	r2, [r7, #32]
 800da0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800da0c:	68f8      	ldr	r0, [r7, #12]
 800da0e:	f001 f971 	bl	800ecf4 <xTaskCreateStatic>
 800da12:	4603      	mov	r3, r0
 800da14:	613b      	str	r3, [r7, #16]
 800da16:	e013      	b.n	800da40 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800da18:	69bb      	ldr	r3, [r7, #24]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d110      	bne.n	800da40 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800da1e:	6a3b      	ldr	r3, [r7, #32]
 800da20:	b29a      	uxth	r2, r3
 800da22:	f107 0310 	add.w	r3, r7, #16
 800da26:	9301      	str	r3, [sp, #4]
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	9300      	str	r3, [sp, #0]
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800da30:	68f8      	ldr	r0, [r7, #12]
 800da32:	f001 f9bf 	bl	800edb4 <xTaskCreate>
 800da36:	4603      	mov	r3, r0
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d001      	beq.n	800da40 <osThreadNew+0x11a>
            hTask = NULL;
 800da3c:	2300      	movs	r3, #0
 800da3e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800da40:	693b      	ldr	r3, [r7, #16]
}
 800da42:	4618      	mov	r0, r3
 800da44:	3728      	adds	r7, #40	@ 0x28
 800da46:	46bd      	mov	sp, r7
 800da48:	bd80      	pop	{r7, pc}

0800da4a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800da4a:	b580      	push	{r7, lr}
 800da4c:	b084      	sub	sp, #16
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da52:	f3ef 8305 	mrs	r3, IPSR
 800da56:	60bb      	str	r3, [r7, #8]
  return(result);
 800da58:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d003      	beq.n	800da66 <osDelay+0x1c>
    stat = osErrorISR;
 800da5e:	f06f 0305 	mvn.w	r3, #5
 800da62:	60fb      	str	r3, [r7, #12]
 800da64:	e007      	b.n	800da76 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800da66:	2300      	movs	r3, #0
 800da68:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d002      	beq.n	800da76 <osDelay+0x2c>
      vTaskDelay(ticks);
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f001 fb7d 	bl	800f170 <vTaskDelay>
    }
  }

  return (stat);
 800da76:	68fb      	ldr	r3, [r7, #12]
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3710      	adds	r7, #16
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}

0800da80 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800da80:	b580      	push	{r7, lr}
 800da82:	b086      	sub	sp, #24
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da88:	f3ef 8305 	mrs	r3, IPSR
 800da8c:	60fb      	str	r3, [r7, #12]
  return(result);
 800da8e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800da90:	2b00      	cmp	r3, #0
 800da92:	d003      	beq.n	800da9c <osDelayUntil+0x1c>
    stat = osErrorISR;
 800da94:	f06f 0305 	mvn.w	r3, #5
 800da98:	617b      	str	r3, [r7, #20]
 800da9a:	e019      	b.n	800dad0 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800da9c:	2300      	movs	r3, #0
 800da9e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800daa0:	f001 fcb8 	bl	800f414 <xTaskGetTickCount>
 800daa4:	4603      	mov	r3, r0
 800daa6:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	687a      	ldr	r2, [r7, #4]
 800daac:	1ad3      	subs	r3, r2, r3
 800daae:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d009      	beq.n	800daca <osDelayUntil+0x4a>
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	db06      	blt.n	800daca <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800dabc:	f107 0308 	add.w	r3, r7, #8
 800dac0:	6939      	ldr	r1, [r7, #16]
 800dac2:	4618      	mov	r0, r3
 800dac4:	f001 fad4 	bl	800f070 <vTaskDelayUntil>
 800dac8:	e002      	b.n	800dad0 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800daca:	f06f 0303 	mvn.w	r3, #3
 800dace:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800dad0:	697b      	ldr	r3, [r7, #20]
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3718      	adds	r7, #24
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}

0800dada <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800dada:	b580      	push	{r7, lr}
 800dadc:	b088      	sub	sp, #32
 800dade:	af00      	add	r7, sp, #0
 800dae0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800dae2:	2300      	movs	r3, #0
 800dae4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dae6:	f3ef 8305 	mrs	r3, IPSR
 800daea:	60bb      	str	r3, [r7, #8]
  return(result);
 800daec:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d174      	bne.n	800dbdc <osMutexNew+0x102>
    if (attr != NULL) {
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d003      	beq.n	800db00 <osMutexNew+0x26>
      type = attr->attr_bits;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	61bb      	str	r3, [r7, #24]
 800dafe:	e001      	b.n	800db04 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800db00:	2300      	movs	r3, #0
 800db02:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800db04:	69bb      	ldr	r3, [r7, #24]
 800db06:	f003 0301 	and.w	r3, r3, #1
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d002      	beq.n	800db14 <osMutexNew+0x3a>
      rmtx = 1U;
 800db0e:	2301      	movs	r3, #1
 800db10:	617b      	str	r3, [r7, #20]
 800db12:	e001      	b.n	800db18 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800db14:	2300      	movs	r3, #0
 800db16:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800db18:	69bb      	ldr	r3, [r7, #24]
 800db1a:	f003 0308 	and.w	r3, r3, #8
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d15c      	bne.n	800dbdc <osMutexNew+0x102>
      mem = -1;
 800db22:	f04f 33ff 	mov.w	r3, #4294967295
 800db26:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d015      	beq.n	800db5a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	689b      	ldr	r3, [r3, #8]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d006      	beq.n	800db44 <osMutexNew+0x6a>
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	68db      	ldr	r3, [r3, #12]
 800db3a:	2b4f      	cmp	r3, #79	@ 0x4f
 800db3c:	d902      	bls.n	800db44 <osMutexNew+0x6a>
          mem = 1;
 800db3e:	2301      	movs	r3, #1
 800db40:	613b      	str	r3, [r7, #16]
 800db42:	e00c      	b.n	800db5e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	689b      	ldr	r3, [r3, #8]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d108      	bne.n	800db5e <osMutexNew+0x84>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	68db      	ldr	r3, [r3, #12]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d104      	bne.n	800db5e <osMutexNew+0x84>
            mem = 0;
 800db54:	2300      	movs	r3, #0
 800db56:	613b      	str	r3, [r7, #16]
 800db58:	e001      	b.n	800db5e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800db5a:	2300      	movs	r3, #0
 800db5c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	2b01      	cmp	r3, #1
 800db62:	d112      	bne.n	800db8a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d007      	beq.n	800db7a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	689b      	ldr	r3, [r3, #8]
 800db6e:	4619      	mov	r1, r3
 800db70:	2004      	movs	r0, #4
 800db72:	f000 fb20 	bl	800e1b6 <xQueueCreateMutexStatic>
 800db76:	61f8      	str	r0, [r7, #28]
 800db78:	e016      	b.n	800dba8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	4619      	mov	r1, r3
 800db80:	2001      	movs	r0, #1
 800db82:	f000 fb18 	bl	800e1b6 <xQueueCreateMutexStatic>
 800db86:	61f8      	str	r0, [r7, #28]
 800db88:	e00e      	b.n	800dba8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d10b      	bne.n	800dba8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d004      	beq.n	800dba0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800db96:	2004      	movs	r0, #4
 800db98:	f000 faf5 	bl	800e186 <xQueueCreateMutex>
 800db9c:	61f8      	str	r0, [r7, #28]
 800db9e:	e003      	b.n	800dba8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800dba0:	2001      	movs	r0, #1
 800dba2:	f000 faf0 	bl	800e186 <xQueueCreateMutex>
 800dba6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800dba8:	69fb      	ldr	r3, [r7, #28]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d00c      	beq.n	800dbc8 <osMutexNew+0xee>
        if (attr != NULL) {
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d003      	beq.n	800dbbc <osMutexNew+0xe2>
          name = attr->name;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	60fb      	str	r3, [r7, #12]
 800dbba:	e001      	b.n	800dbc0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800dbc0:	68f9      	ldr	r1, [r7, #12]
 800dbc2:	69f8      	ldr	r0, [r7, #28]
 800dbc4:	f001 f838 	bl	800ec38 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800dbc8:	69fb      	ldr	r3, [r7, #28]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d006      	beq.n	800dbdc <osMutexNew+0x102>
 800dbce:	697b      	ldr	r3, [r7, #20]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d003      	beq.n	800dbdc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800dbd4:	69fb      	ldr	r3, [r7, #28]
 800dbd6:	f043 0301 	orr.w	r3, r3, #1
 800dbda:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800dbdc:	69fb      	ldr	r3, [r7, #28]
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	3720      	adds	r7, #32
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	bd80      	pop	{r7, pc}

0800dbe6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800dbe6:	b580      	push	{r7, lr}
 800dbe8:	b086      	sub	sp, #24
 800dbea:	af00      	add	r7, sp, #0
 800dbec:	6078      	str	r0, [r7, #4]
 800dbee:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f023 0301 	bic.w	r3, r3, #1
 800dbf6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f003 0301 	and.w	r3, r3, #1
 800dbfe:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800dc00:	2300      	movs	r3, #0
 800dc02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc04:	f3ef 8305 	mrs	r3, IPSR
 800dc08:	60bb      	str	r3, [r7, #8]
  return(result);
 800dc0a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d003      	beq.n	800dc18 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800dc10:	f06f 0305 	mvn.w	r3, #5
 800dc14:	617b      	str	r3, [r7, #20]
 800dc16:	e02c      	b.n	800dc72 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800dc18:	693b      	ldr	r3, [r7, #16]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d103      	bne.n	800dc26 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800dc1e:	f06f 0303 	mvn.w	r3, #3
 800dc22:	617b      	str	r3, [r7, #20]
 800dc24:	e025      	b.n	800dc72 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d011      	beq.n	800dc50 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800dc2c:	6839      	ldr	r1, [r7, #0]
 800dc2e:	6938      	ldr	r0, [r7, #16]
 800dc30:	f000 fb11 	bl	800e256 <xQueueTakeMutexRecursive>
 800dc34:	4603      	mov	r3, r0
 800dc36:	2b01      	cmp	r3, #1
 800dc38:	d01b      	beq.n	800dc72 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d003      	beq.n	800dc48 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800dc40:	f06f 0301 	mvn.w	r3, #1
 800dc44:	617b      	str	r3, [r7, #20]
 800dc46:	e014      	b.n	800dc72 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800dc48:	f06f 0302 	mvn.w	r3, #2
 800dc4c:	617b      	str	r3, [r7, #20]
 800dc4e:	e010      	b.n	800dc72 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800dc50:	6839      	ldr	r1, [r7, #0]
 800dc52:	6938      	ldr	r0, [r7, #16]
 800dc54:	f000 fdb8 	bl	800e7c8 <xQueueSemaphoreTake>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d009      	beq.n	800dc72 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d003      	beq.n	800dc6c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800dc64:	f06f 0301 	mvn.w	r3, #1
 800dc68:	617b      	str	r3, [r7, #20]
 800dc6a:	e002      	b.n	800dc72 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800dc6c:	f06f 0302 	mvn.w	r3, #2
 800dc70:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800dc72:	697b      	ldr	r3, [r7, #20]
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3718      	adds	r7, #24
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b086      	sub	sp, #24
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	f023 0301 	bic.w	r3, r3, #1
 800dc8a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f003 0301 	and.w	r3, r3, #1
 800dc92:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800dc94:	2300      	movs	r3, #0
 800dc96:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc98:	f3ef 8305 	mrs	r3, IPSR
 800dc9c:	60bb      	str	r3, [r7, #8]
  return(result);
 800dc9e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d003      	beq.n	800dcac <osMutexRelease+0x30>
    stat = osErrorISR;
 800dca4:	f06f 0305 	mvn.w	r3, #5
 800dca8:	617b      	str	r3, [r7, #20]
 800dcaa:	e01f      	b.n	800dcec <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800dcac:	693b      	ldr	r3, [r7, #16]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d103      	bne.n	800dcba <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800dcb2:	f06f 0303 	mvn.w	r3, #3
 800dcb6:	617b      	str	r3, [r7, #20]
 800dcb8:	e018      	b.n	800dcec <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d009      	beq.n	800dcd4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800dcc0:	6938      	ldr	r0, [r7, #16]
 800dcc2:	f000 fa93 	bl	800e1ec <xQueueGiveMutexRecursive>
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	2b01      	cmp	r3, #1
 800dcca:	d00f      	beq.n	800dcec <osMutexRelease+0x70>
        stat = osErrorResource;
 800dccc:	f06f 0302 	mvn.w	r3, #2
 800dcd0:	617b      	str	r3, [r7, #20]
 800dcd2:	e00b      	b.n	800dcec <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	2100      	movs	r1, #0
 800dcda:	6938      	ldr	r0, [r7, #16]
 800dcdc:	f000 faf2 	bl	800e2c4 <xQueueGenericSend>
 800dce0:	4603      	mov	r3, r0
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d002      	beq.n	800dcec <osMutexRelease+0x70>
        stat = osErrorResource;
 800dce6:	f06f 0302 	mvn.w	r3, #2
 800dcea:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800dcec:	697b      	ldr	r3, [r7, #20]
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3718      	adds	r7, #24
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}
	...

0800dcf8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800dcf8:	b480      	push	{r7}
 800dcfa:	b085      	sub	sp, #20
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	60f8      	str	r0, [r7, #12]
 800dd00:	60b9      	str	r1, [r7, #8]
 800dd02:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	4a07      	ldr	r2, [pc, #28]	@ (800dd24 <vApplicationGetIdleTaskMemory+0x2c>)
 800dd08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	4a06      	ldr	r2, [pc, #24]	@ (800dd28 <vApplicationGetIdleTaskMemory+0x30>)
 800dd0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2280      	movs	r2, #128	@ 0x80
 800dd14:	601a      	str	r2, [r3, #0]
}
 800dd16:	bf00      	nop
 800dd18:	3714      	adds	r7, #20
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd20:	4770      	bx	lr
 800dd22:	bf00      	nop
 800dd24:	20004da0 	.word	0x20004da0
 800dd28:	20004e48 	.word	0x20004e48

0800dd2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dd2c:	b480      	push	{r7}
 800dd2e:	b085      	sub	sp, #20
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	60f8      	str	r0, [r7, #12]
 800dd34:	60b9      	str	r1, [r7, #8]
 800dd36:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	4a07      	ldr	r2, [pc, #28]	@ (800dd58 <vApplicationGetTimerTaskMemory+0x2c>)
 800dd3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800dd3e:	68bb      	ldr	r3, [r7, #8]
 800dd40:	4a06      	ldr	r2, [pc, #24]	@ (800dd5c <vApplicationGetTimerTaskMemory+0x30>)
 800dd42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dd4a:	601a      	str	r2, [r3, #0]
}
 800dd4c:	bf00      	nop
 800dd4e:	3714      	adds	r7, #20
 800dd50:	46bd      	mov	sp, r7
 800dd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd56:	4770      	bx	lr
 800dd58:	20005048 	.word	0x20005048
 800dd5c:	200050f0 	.word	0x200050f0

0800dd60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dd60:	b480      	push	{r7}
 800dd62:	b083      	sub	sp, #12
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f103 0208 	add.w	r2, r3, #8
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	f04f 32ff 	mov.w	r2, #4294967295
 800dd78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	f103 0208 	add.w	r2, r3, #8
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f103 0208 	add.w	r2, r3, #8
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	2200      	movs	r2, #0
 800dd92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dd94:	bf00      	nop
 800dd96:	370c      	adds	r7, #12
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9e:	4770      	bx	lr

0800dda0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dda0:	b480      	push	{r7}
 800dda2:	b083      	sub	sp, #12
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ddae:	bf00      	nop
 800ddb0:	370c      	adds	r7, #12
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb8:	4770      	bx	lr

0800ddba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ddba:	b480      	push	{r7}
 800ddbc:	b085      	sub	sp, #20
 800ddbe:	af00      	add	r7, sp, #0
 800ddc0:	6078      	str	r0, [r7, #4]
 800ddc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	685b      	ldr	r3, [r3, #4]
 800ddc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	68fa      	ldr	r2, [r7, #12]
 800ddce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	689a      	ldr	r2, [r3, #8]
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	689b      	ldr	r3, [r3, #8]
 800dddc:	683a      	ldr	r2, [r7, #0]
 800ddde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	683a      	ldr	r2, [r7, #0]
 800dde4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	687a      	ldr	r2, [r7, #4]
 800ddea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	1c5a      	adds	r2, r3, #1
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	601a      	str	r2, [r3, #0]
}
 800ddf6:	bf00      	nop
 800ddf8:	3714      	adds	r7, #20
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr

0800de02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800de02:	b480      	push	{r7}
 800de04:	b085      	sub	sp, #20
 800de06:	af00      	add	r7, sp, #0
 800de08:	6078      	str	r0, [r7, #4]
 800de0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800de12:	68bb      	ldr	r3, [r7, #8]
 800de14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de18:	d103      	bne.n	800de22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	691b      	ldr	r3, [r3, #16]
 800de1e:	60fb      	str	r3, [r7, #12]
 800de20:	e00c      	b.n	800de3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	3308      	adds	r3, #8
 800de26:	60fb      	str	r3, [r7, #12]
 800de28:	e002      	b.n	800de30 <vListInsert+0x2e>
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	685b      	ldr	r3, [r3, #4]
 800de2e:	60fb      	str	r3, [r7, #12]
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	68ba      	ldr	r2, [r7, #8]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d2f6      	bcs.n	800de2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	685a      	ldr	r2, [r3, #4]
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	683a      	ldr	r2, [r7, #0]
 800de4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	68fa      	ldr	r2, [r7, #12]
 800de50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	683a      	ldr	r2, [r7, #0]
 800de56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	687a      	ldr	r2, [r7, #4]
 800de5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	1c5a      	adds	r2, r3, #1
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	601a      	str	r2, [r3, #0]
}
 800de68:	bf00      	nop
 800de6a:	3714      	adds	r7, #20
 800de6c:	46bd      	mov	sp, r7
 800de6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de72:	4770      	bx	lr

0800de74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800de74:	b480      	push	{r7}
 800de76:	b085      	sub	sp, #20
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	691b      	ldr	r3, [r3, #16]
 800de80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	687a      	ldr	r2, [r7, #4]
 800de88:	6892      	ldr	r2, [r2, #8]
 800de8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	689b      	ldr	r3, [r3, #8]
 800de90:	687a      	ldr	r2, [r7, #4]
 800de92:	6852      	ldr	r2, [r2, #4]
 800de94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	687a      	ldr	r2, [r7, #4]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d103      	bne.n	800dea8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	689a      	ldr	r2, [r3, #8]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2200      	movs	r2, #0
 800deac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	1e5a      	subs	r2, r3, #1
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	681b      	ldr	r3, [r3, #0]
}
 800debc:	4618      	mov	r0, r3
 800debe:	3714      	adds	r7, #20
 800dec0:	46bd      	mov	sp, r7
 800dec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec6:	4770      	bx	lr

0800dec8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b084      	sub	sp, #16
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
 800ded0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d10b      	bne.n	800def4 <xQueueGenericReset+0x2c>
	__asm volatile
 800dedc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dee0:	f383 8811 	msr	BASEPRI, r3
 800dee4:	f3bf 8f6f 	isb	sy
 800dee8:	f3bf 8f4f 	dsb	sy
 800deec:	60bb      	str	r3, [r7, #8]
}
 800deee:	bf00      	nop
 800def0:	bf00      	nop
 800def2:	e7fd      	b.n	800def0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800def4:	f002 fda0 	bl	8010a38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	681a      	ldr	r2, [r3, #0]
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df00:	68f9      	ldr	r1, [r7, #12]
 800df02:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800df04:	fb01 f303 	mul.w	r3, r1, r3
 800df08:	441a      	add	r2, r3
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	2200      	movs	r2, #0
 800df12:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681a      	ldr	r2, [r3, #0]
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	681a      	ldr	r2, [r3, #0]
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df24:	3b01      	subs	r3, #1
 800df26:	68f9      	ldr	r1, [r7, #12]
 800df28:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800df2a:	fb01 f303 	mul.w	r3, r1, r3
 800df2e:	441a      	add	r2, r3
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	22ff      	movs	r2, #255	@ 0xff
 800df38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	22ff      	movs	r2, #255	@ 0xff
 800df40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d114      	bne.n	800df74 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	691b      	ldr	r3, [r3, #16]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d01a      	beq.n	800df88 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	3310      	adds	r3, #16
 800df56:	4618      	mov	r0, r3
 800df58:	f001 fc14 	bl	800f784 <xTaskRemoveFromEventList>
 800df5c:	4603      	mov	r3, r0
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d012      	beq.n	800df88 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800df62:	4b0d      	ldr	r3, [pc, #52]	@ (800df98 <xQueueGenericReset+0xd0>)
 800df64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df68:	601a      	str	r2, [r3, #0]
 800df6a:	f3bf 8f4f 	dsb	sy
 800df6e:	f3bf 8f6f 	isb	sy
 800df72:	e009      	b.n	800df88 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	3310      	adds	r3, #16
 800df78:	4618      	mov	r0, r3
 800df7a:	f7ff fef1 	bl	800dd60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	3324      	adds	r3, #36	@ 0x24
 800df82:	4618      	mov	r0, r3
 800df84:	f7ff feec 	bl	800dd60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800df88:	f002 fd88 	bl	8010a9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800df8c:	2301      	movs	r3, #1
}
 800df8e:	4618      	mov	r0, r3
 800df90:	3710      	adds	r7, #16
 800df92:	46bd      	mov	sp, r7
 800df94:	bd80      	pop	{r7, pc}
 800df96:	bf00      	nop
 800df98:	e000ed04 	.word	0xe000ed04

0800df9c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b08e      	sub	sp, #56	@ 0x38
 800dfa0:	af02      	add	r7, sp, #8
 800dfa2:	60f8      	str	r0, [r7, #12]
 800dfa4:	60b9      	str	r1, [r7, #8]
 800dfa6:	607a      	str	r2, [r7, #4]
 800dfa8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d10b      	bne.n	800dfc8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800dfb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb4:	f383 8811 	msr	BASEPRI, r3
 800dfb8:	f3bf 8f6f 	isb	sy
 800dfbc:	f3bf 8f4f 	dsb	sy
 800dfc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800dfc2:	bf00      	nop
 800dfc4:	bf00      	nop
 800dfc6:	e7fd      	b.n	800dfc4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d10b      	bne.n	800dfe6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800dfce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfd2:	f383 8811 	msr	BASEPRI, r3
 800dfd6:	f3bf 8f6f 	isb	sy
 800dfda:	f3bf 8f4f 	dsb	sy
 800dfde:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800dfe0:	bf00      	nop
 800dfe2:	bf00      	nop
 800dfe4:	e7fd      	b.n	800dfe2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d002      	beq.n	800dff2 <xQueueGenericCreateStatic+0x56>
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d001      	beq.n	800dff6 <xQueueGenericCreateStatic+0x5a>
 800dff2:	2301      	movs	r3, #1
 800dff4:	e000      	b.n	800dff8 <xQueueGenericCreateStatic+0x5c>
 800dff6:	2300      	movs	r3, #0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d10b      	bne.n	800e014 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800dffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e000:	f383 8811 	msr	BASEPRI, r3
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	f3bf 8f4f 	dsb	sy
 800e00c:	623b      	str	r3, [r7, #32]
}
 800e00e:	bf00      	nop
 800e010:	bf00      	nop
 800e012:	e7fd      	b.n	800e010 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d102      	bne.n	800e020 <xQueueGenericCreateStatic+0x84>
 800e01a:	68bb      	ldr	r3, [r7, #8]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d101      	bne.n	800e024 <xQueueGenericCreateStatic+0x88>
 800e020:	2301      	movs	r3, #1
 800e022:	e000      	b.n	800e026 <xQueueGenericCreateStatic+0x8a>
 800e024:	2300      	movs	r3, #0
 800e026:	2b00      	cmp	r3, #0
 800e028:	d10b      	bne.n	800e042 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800e02a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e02e:	f383 8811 	msr	BASEPRI, r3
 800e032:	f3bf 8f6f 	isb	sy
 800e036:	f3bf 8f4f 	dsb	sy
 800e03a:	61fb      	str	r3, [r7, #28]
}
 800e03c:	bf00      	nop
 800e03e:	bf00      	nop
 800e040:	e7fd      	b.n	800e03e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e042:	2350      	movs	r3, #80	@ 0x50
 800e044:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	2b50      	cmp	r3, #80	@ 0x50
 800e04a:	d00b      	beq.n	800e064 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800e04c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e050:	f383 8811 	msr	BASEPRI, r3
 800e054:	f3bf 8f6f 	isb	sy
 800e058:	f3bf 8f4f 	dsb	sy
 800e05c:	61bb      	str	r3, [r7, #24]
}
 800e05e:	bf00      	nop
 800e060:	bf00      	nop
 800e062:	e7fd      	b.n	800e060 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e064:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800e06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d00d      	beq.n	800e08c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e072:	2201      	movs	r2, #1
 800e074:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e078:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e07c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e07e:	9300      	str	r3, [sp, #0]
 800e080:	4613      	mov	r3, r2
 800e082:	687a      	ldr	r2, [r7, #4]
 800e084:	68b9      	ldr	r1, [r7, #8]
 800e086:	68f8      	ldr	r0, [r7, #12]
 800e088:	f000 f840 	bl	800e10c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800e08e:	4618      	mov	r0, r3
 800e090:	3730      	adds	r7, #48	@ 0x30
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}

0800e096 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e096:	b580      	push	{r7, lr}
 800e098:	b08a      	sub	sp, #40	@ 0x28
 800e09a:	af02      	add	r7, sp, #8
 800e09c:	60f8      	str	r0, [r7, #12]
 800e09e:	60b9      	str	r1, [r7, #8]
 800e0a0:	4613      	mov	r3, r2
 800e0a2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d10b      	bne.n	800e0c2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800e0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0ae:	f383 8811 	msr	BASEPRI, r3
 800e0b2:	f3bf 8f6f 	isb	sy
 800e0b6:	f3bf 8f4f 	dsb	sy
 800e0ba:	613b      	str	r3, [r7, #16]
}
 800e0bc:	bf00      	nop
 800e0be:	bf00      	nop
 800e0c0:	e7fd      	b.n	800e0be <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	68ba      	ldr	r2, [r7, #8]
 800e0c6:	fb02 f303 	mul.w	r3, r2, r3
 800e0ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e0cc:	69fb      	ldr	r3, [r7, #28]
 800e0ce:	3350      	adds	r3, #80	@ 0x50
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f002 fdd3 	bl	8010c7c <pvPortMalloc>
 800e0d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e0d8:	69bb      	ldr	r3, [r7, #24]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d011      	beq.n	800e102 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e0de:	69bb      	ldr	r3, [r7, #24]
 800e0e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	3350      	adds	r3, #80	@ 0x50
 800e0e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e0e8:	69bb      	ldr	r3, [r7, #24]
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e0f0:	79fa      	ldrb	r2, [r7, #7]
 800e0f2:	69bb      	ldr	r3, [r7, #24]
 800e0f4:	9300      	str	r3, [sp, #0]
 800e0f6:	4613      	mov	r3, r2
 800e0f8:	697a      	ldr	r2, [r7, #20]
 800e0fa:	68b9      	ldr	r1, [r7, #8]
 800e0fc:	68f8      	ldr	r0, [r7, #12]
 800e0fe:	f000 f805 	bl	800e10c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e102:	69bb      	ldr	r3, [r7, #24]
	}
 800e104:	4618      	mov	r0, r3
 800e106:	3720      	adds	r7, #32
 800e108:	46bd      	mov	sp, r7
 800e10a:	bd80      	pop	{r7, pc}

0800e10c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e10c:	b580      	push	{r7, lr}
 800e10e:	b084      	sub	sp, #16
 800e110:	af00      	add	r7, sp, #0
 800e112:	60f8      	str	r0, [r7, #12]
 800e114:	60b9      	str	r1, [r7, #8]
 800e116:	607a      	str	r2, [r7, #4]
 800e118:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e11a:	68bb      	ldr	r3, [r7, #8]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d103      	bne.n	800e128 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e120:	69bb      	ldr	r3, [r7, #24]
 800e122:	69ba      	ldr	r2, [r7, #24]
 800e124:	601a      	str	r2, [r3, #0]
 800e126:	e002      	b.n	800e12e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e128:	69bb      	ldr	r3, [r7, #24]
 800e12a:	687a      	ldr	r2, [r7, #4]
 800e12c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e12e:	69bb      	ldr	r3, [r7, #24]
 800e130:	68fa      	ldr	r2, [r7, #12]
 800e132:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e134:	69bb      	ldr	r3, [r7, #24]
 800e136:	68ba      	ldr	r2, [r7, #8]
 800e138:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e13a:	2101      	movs	r1, #1
 800e13c:	69b8      	ldr	r0, [r7, #24]
 800e13e:	f7ff fec3 	bl	800dec8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e142:	69bb      	ldr	r3, [r7, #24]
 800e144:	78fa      	ldrb	r2, [r7, #3]
 800e146:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e14a:	bf00      	nop
 800e14c:	3710      	adds	r7, #16
 800e14e:	46bd      	mov	sp, r7
 800e150:	bd80      	pop	{r7, pc}

0800e152 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e152:	b580      	push	{r7, lr}
 800e154:	b082      	sub	sp, #8
 800e156:	af00      	add	r7, sp, #0
 800e158:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d00e      	beq.n	800e17e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2200      	movs	r2, #0
 800e164:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	2200      	movs	r2, #0
 800e16a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2200      	movs	r2, #0
 800e170:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e172:	2300      	movs	r3, #0
 800e174:	2200      	movs	r2, #0
 800e176:	2100      	movs	r1, #0
 800e178:	6878      	ldr	r0, [r7, #4]
 800e17a:	f000 f8a3 	bl	800e2c4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e17e:	bf00      	nop
 800e180:	3708      	adds	r7, #8
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}

0800e186 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e186:	b580      	push	{r7, lr}
 800e188:	b086      	sub	sp, #24
 800e18a:	af00      	add	r7, sp, #0
 800e18c:	4603      	mov	r3, r0
 800e18e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e190:	2301      	movs	r3, #1
 800e192:	617b      	str	r3, [r7, #20]
 800e194:	2300      	movs	r3, #0
 800e196:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e198:	79fb      	ldrb	r3, [r7, #7]
 800e19a:	461a      	mov	r2, r3
 800e19c:	6939      	ldr	r1, [r7, #16]
 800e19e:	6978      	ldr	r0, [r7, #20]
 800e1a0:	f7ff ff79 	bl	800e096 <xQueueGenericCreate>
 800e1a4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e1a6:	68f8      	ldr	r0, [r7, #12]
 800e1a8:	f7ff ffd3 	bl	800e152 <prvInitialiseMutex>

		return xNewQueue;
 800e1ac:	68fb      	ldr	r3, [r7, #12]
	}
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	3718      	adds	r7, #24
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}

0800e1b6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e1b6:	b580      	push	{r7, lr}
 800e1b8:	b088      	sub	sp, #32
 800e1ba:	af02      	add	r7, sp, #8
 800e1bc:	4603      	mov	r3, r0
 800e1be:	6039      	str	r1, [r7, #0]
 800e1c0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	617b      	str	r3, [r7, #20]
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e1ca:	79fb      	ldrb	r3, [r7, #7]
 800e1cc:	9300      	str	r3, [sp, #0]
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	6939      	ldr	r1, [r7, #16]
 800e1d4:	6978      	ldr	r0, [r7, #20]
 800e1d6:	f7ff fee1 	bl	800df9c <xQueueGenericCreateStatic>
 800e1da:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e1dc:	68f8      	ldr	r0, [r7, #12]
 800e1de:	f7ff ffb8 	bl	800e152 <prvInitialiseMutex>

		return xNewQueue;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
	}
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	3718      	adds	r7, #24
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	bd80      	pop	{r7, pc}

0800e1ec <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800e1ec:	b590      	push	{r4, r7, lr}
 800e1ee:	b087      	sub	sp, #28
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e1f8:	693b      	ldr	r3, [r7, #16]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d10b      	bne.n	800e216 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800e1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e202:	f383 8811 	msr	BASEPRI, r3
 800e206:	f3bf 8f6f 	isb	sy
 800e20a:	f3bf 8f4f 	dsb	sy
 800e20e:	60fb      	str	r3, [r7, #12]
}
 800e210:	bf00      	nop
 800e212:	bf00      	nop
 800e214:	e7fd      	b.n	800e212 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	689c      	ldr	r4, [r3, #8]
 800e21a:	f001 fcb1 	bl	800fb80 <xTaskGetCurrentTaskHandle>
 800e21e:	4603      	mov	r3, r0
 800e220:	429c      	cmp	r4, r3
 800e222:	d111      	bne.n	800e248 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	68db      	ldr	r3, [r3, #12]
 800e228:	1e5a      	subs	r2, r3, #1
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	68db      	ldr	r3, [r3, #12]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d105      	bne.n	800e242 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800e236:	2300      	movs	r3, #0
 800e238:	2200      	movs	r2, #0
 800e23a:	2100      	movs	r1, #0
 800e23c:	6938      	ldr	r0, [r7, #16]
 800e23e:	f000 f841 	bl	800e2c4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800e242:	2301      	movs	r3, #1
 800e244:	617b      	str	r3, [r7, #20]
 800e246:	e001      	b.n	800e24c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800e248:	2300      	movs	r3, #0
 800e24a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800e24c:	697b      	ldr	r3, [r7, #20]
	}
 800e24e:	4618      	mov	r0, r3
 800e250:	371c      	adds	r7, #28
 800e252:	46bd      	mov	sp, r7
 800e254:	bd90      	pop	{r4, r7, pc}

0800e256 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800e256:	b590      	push	{r4, r7, lr}
 800e258:	b087      	sub	sp, #28
 800e25a:	af00      	add	r7, sp, #0
 800e25c:	6078      	str	r0, [r7, #4]
 800e25e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d10b      	bne.n	800e282 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800e26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e26e:	f383 8811 	msr	BASEPRI, r3
 800e272:	f3bf 8f6f 	isb	sy
 800e276:	f3bf 8f4f 	dsb	sy
 800e27a:	60fb      	str	r3, [r7, #12]
}
 800e27c:	bf00      	nop
 800e27e:	bf00      	nop
 800e280:	e7fd      	b.n	800e27e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	689c      	ldr	r4, [r3, #8]
 800e286:	f001 fc7b 	bl	800fb80 <xTaskGetCurrentTaskHandle>
 800e28a:	4603      	mov	r3, r0
 800e28c:	429c      	cmp	r4, r3
 800e28e:	d107      	bne.n	800e2a0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	68db      	ldr	r3, [r3, #12]
 800e294:	1c5a      	adds	r2, r3, #1
 800e296:	693b      	ldr	r3, [r7, #16]
 800e298:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800e29a:	2301      	movs	r3, #1
 800e29c:	617b      	str	r3, [r7, #20]
 800e29e:	e00c      	b.n	800e2ba <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800e2a0:	6839      	ldr	r1, [r7, #0]
 800e2a2:	6938      	ldr	r0, [r7, #16]
 800e2a4:	f000 fa90 	bl	800e7c8 <xQueueSemaphoreTake>
 800e2a8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d004      	beq.n	800e2ba <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e2b0:	693b      	ldr	r3, [r7, #16]
 800e2b2:	68db      	ldr	r3, [r3, #12]
 800e2b4:	1c5a      	adds	r2, r3, #1
 800e2b6:	693b      	ldr	r3, [r7, #16]
 800e2b8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800e2ba:	697b      	ldr	r3, [r7, #20]
	}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	371c      	adds	r7, #28
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd90      	pop	{r4, r7, pc}

0800e2c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b08e      	sub	sp, #56	@ 0x38
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	60f8      	str	r0, [r7, #12]
 800e2cc:	60b9      	str	r1, [r7, #8]
 800e2ce:	607a      	str	r2, [r7, #4]
 800e2d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d10b      	bne.n	800e2f8 <xQueueGenericSend+0x34>
	__asm volatile
 800e2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2e4:	f383 8811 	msr	BASEPRI, r3
 800e2e8:	f3bf 8f6f 	isb	sy
 800e2ec:	f3bf 8f4f 	dsb	sy
 800e2f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e2f2:	bf00      	nop
 800e2f4:	bf00      	nop
 800e2f6:	e7fd      	b.n	800e2f4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e2f8:	68bb      	ldr	r3, [r7, #8]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d103      	bne.n	800e306 <xQueueGenericSend+0x42>
 800e2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e302:	2b00      	cmp	r3, #0
 800e304:	d101      	bne.n	800e30a <xQueueGenericSend+0x46>
 800e306:	2301      	movs	r3, #1
 800e308:	e000      	b.n	800e30c <xQueueGenericSend+0x48>
 800e30a:	2300      	movs	r3, #0
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d10b      	bne.n	800e328 <xQueueGenericSend+0x64>
	__asm volatile
 800e310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e314:	f383 8811 	msr	BASEPRI, r3
 800e318:	f3bf 8f6f 	isb	sy
 800e31c:	f3bf 8f4f 	dsb	sy
 800e320:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e322:	bf00      	nop
 800e324:	bf00      	nop
 800e326:	e7fd      	b.n	800e324 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	2b02      	cmp	r3, #2
 800e32c:	d103      	bne.n	800e336 <xQueueGenericSend+0x72>
 800e32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e332:	2b01      	cmp	r3, #1
 800e334:	d101      	bne.n	800e33a <xQueueGenericSend+0x76>
 800e336:	2301      	movs	r3, #1
 800e338:	e000      	b.n	800e33c <xQueueGenericSend+0x78>
 800e33a:	2300      	movs	r3, #0
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d10b      	bne.n	800e358 <xQueueGenericSend+0x94>
	__asm volatile
 800e340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e344:	f383 8811 	msr	BASEPRI, r3
 800e348:	f3bf 8f6f 	isb	sy
 800e34c:	f3bf 8f4f 	dsb	sy
 800e350:	623b      	str	r3, [r7, #32]
}
 800e352:	bf00      	nop
 800e354:	bf00      	nop
 800e356:	e7fd      	b.n	800e354 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e358:	f001 fc22 	bl	800fba0 <xTaskGetSchedulerState>
 800e35c:	4603      	mov	r3, r0
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d102      	bne.n	800e368 <xQueueGenericSend+0xa4>
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d101      	bne.n	800e36c <xQueueGenericSend+0xa8>
 800e368:	2301      	movs	r3, #1
 800e36a:	e000      	b.n	800e36e <xQueueGenericSend+0xaa>
 800e36c:	2300      	movs	r3, #0
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d10b      	bne.n	800e38a <xQueueGenericSend+0xc6>
	__asm volatile
 800e372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e376:	f383 8811 	msr	BASEPRI, r3
 800e37a:	f3bf 8f6f 	isb	sy
 800e37e:	f3bf 8f4f 	dsb	sy
 800e382:	61fb      	str	r3, [r7, #28]
}
 800e384:	bf00      	nop
 800e386:	bf00      	nop
 800e388:	e7fd      	b.n	800e386 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e38a:	f002 fb55 	bl	8010a38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e390:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e396:	429a      	cmp	r2, r3
 800e398:	d302      	bcc.n	800e3a0 <xQueueGenericSend+0xdc>
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	2b02      	cmp	r3, #2
 800e39e:	d129      	bne.n	800e3f4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e3a0:	683a      	ldr	r2, [r7, #0]
 800e3a2:	68b9      	ldr	r1, [r7, #8]
 800e3a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e3a6:	f000 fb37 	bl	800ea18 <prvCopyDataToQueue>
 800e3aa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d010      	beq.n	800e3d6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b6:	3324      	adds	r3, #36	@ 0x24
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	f001 f9e3 	bl	800f784 <xTaskRemoveFromEventList>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d013      	beq.n	800e3ec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e3c4:	4b3f      	ldr	r3, [pc, #252]	@ (800e4c4 <xQueueGenericSend+0x200>)
 800e3c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3ca:	601a      	str	r2, [r3, #0]
 800e3cc:	f3bf 8f4f 	dsb	sy
 800e3d0:	f3bf 8f6f 	isb	sy
 800e3d4:	e00a      	b.n	800e3ec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d007      	beq.n	800e3ec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e3dc:	4b39      	ldr	r3, [pc, #228]	@ (800e4c4 <xQueueGenericSend+0x200>)
 800e3de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3e2:	601a      	str	r2, [r3, #0]
 800e3e4:	f3bf 8f4f 	dsb	sy
 800e3e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e3ec:	f002 fb56 	bl	8010a9c <vPortExitCritical>
				return pdPASS;
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	e063      	b.n	800e4bc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d103      	bne.n	800e402 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e3fa:	f002 fb4f 	bl	8010a9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e3fe:	2300      	movs	r3, #0
 800e400:	e05c      	b.n	800e4bc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e404:	2b00      	cmp	r3, #0
 800e406:	d106      	bne.n	800e416 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e408:	f107 0314 	add.w	r3, r7, #20
 800e40c:	4618      	mov	r0, r3
 800e40e:	f001 fa1d 	bl	800f84c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e412:	2301      	movs	r3, #1
 800e414:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e416:	f002 fb41 	bl	8010a9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e41a:	f000 ff4f 	bl	800f2bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e41e:	f002 fb0b 	bl	8010a38 <vPortEnterCritical>
 800e422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e424:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e428:	b25b      	sxtb	r3, r3
 800e42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e42e:	d103      	bne.n	800e438 <xQueueGenericSend+0x174>
 800e430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e432:	2200      	movs	r2, #0
 800e434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e43a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e43e:	b25b      	sxtb	r3, r3
 800e440:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e444:	d103      	bne.n	800e44e <xQueueGenericSend+0x18a>
 800e446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e448:	2200      	movs	r2, #0
 800e44a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e44e:	f002 fb25 	bl	8010a9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e452:	1d3a      	adds	r2, r7, #4
 800e454:	f107 0314 	add.w	r3, r7, #20
 800e458:	4611      	mov	r1, r2
 800e45a:	4618      	mov	r0, r3
 800e45c:	f001 fa0c 	bl	800f878 <xTaskCheckForTimeOut>
 800e460:	4603      	mov	r3, r0
 800e462:	2b00      	cmp	r3, #0
 800e464:	d124      	bne.n	800e4b0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e466:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e468:	f000 fbce 	bl	800ec08 <prvIsQueueFull>
 800e46c:	4603      	mov	r3, r0
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d018      	beq.n	800e4a4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e474:	3310      	adds	r3, #16
 800e476:	687a      	ldr	r2, [r7, #4]
 800e478:	4611      	mov	r1, r2
 800e47a:	4618      	mov	r0, r3
 800e47c:	f001 f930 	bl	800f6e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e480:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e482:	f000 fb59 	bl	800eb38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e486:	f000 ff27 	bl	800f2d8 <xTaskResumeAll>
 800e48a:	4603      	mov	r3, r0
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	f47f af7c 	bne.w	800e38a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800e492:	4b0c      	ldr	r3, [pc, #48]	@ (800e4c4 <xQueueGenericSend+0x200>)
 800e494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e498:	601a      	str	r2, [r3, #0]
 800e49a:	f3bf 8f4f 	dsb	sy
 800e49e:	f3bf 8f6f 	isb	sy
 800e4a2:	e772      	b.n	800e38a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e4a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e4a6:	f000 fb47 	bl	800eb38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e4aa:	f000 ff15 	bl	800f2d8 <xTaskResumeAll>
 800e4ae:	e76c      	b.n	800e38a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e4b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e4b2:	f000 fb41 	bl	800eb38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e4b6:	f000 ff0f 	bl	800f2d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e4ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e4bc:	4618      	mov	r0, r3
 800e4be:	3738      	adds	r7, #56	@ 0x38
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	bd80      	pop	{r7, pc}
 800e4c4:	e000ed04 	.word	0xe000ed04

0800e4c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b090      	sub	sp, #64	@ 0x40
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	60f8      	str	r0, [r7, #12]
 800e4d0:	60b9      	str	r1, [r7, #8]
 800e4d2:	607a      	str	r2, [r7, #4]
 800e4d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800e4da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d10b      	bne.n	800e4f8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800e4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4e4:	f383 8811 	msr	BASEPRI, r3
 800e4e8:	f3bf 8f6f 	isb	sy
 800e4ec:	f3bf 8f4f 	dsb	sy
 800e4f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e4f2:	bf00      	nop
 800e4f4:	bf00      	nop
 800e4f6:	e7fd      	b.n	800e4f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d103      	bne.n	800e506 <xQueueGenericSendFromISR+0x3e>
 800e4fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e502:	2b00      	cmp	r3, #0
 800e504:	d101      	bne.n	800e50a <xQueueGenericSendFromISR+0x42>
 800e506:	2301      	movs	r3, #1
 800e508:	e000      	b.n	800e50c <xQueueGenericSendFromISR+0x44>
 800e50a:	2300      	movs	r3, #0
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d10b      	bne.n	800e528 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800e510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e514:	f383 8811 	msr	BASEPRI, r3
 800e518:	f3bf 8f6f 	isb	sy
 800e51c:	f3bf 8f4f 	dsb	sy
 800e520:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e522:	bf00      	nop
 800e524:	bf00      	nop
 800e526:	e7fd      	b.n	800e524 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	2b02      	cmp	r3, #2
 800e52c:	d103      	bne.n	800e536 <xQueueGenericSendFromISR+0x6e>
 800e52e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e532:	2b01      	cmp	r3, #1
 800e534:	d101      	bne.n	800e53a <xQueueGenericSendFromISR+0x72>
 800e536:	2301      	movs	r3, #1
 800e538:	e000      	b.n	800e53c <xQueueGenericSendFromISR+0x74>
 800e53a:	2300      	movs	r3, #0
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d10b      	bne.n	800e558 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800e540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e544:	f383 8811 	msr	BASEPRI, r3
 800e548:	f3bf 8f6f 	isb	sy
 800e54c:	f3bf 8f4f 	dsb	sy
 800e550:	623b      	str	r3, [r7, #32]
}
 800e552:	bf00      	nop
 800e554:	bf00      	nop
 800e556:	e7fd      	b.n	800e554 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e558:	f002 fb4e 	bl	8010bf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e55c:	f3ef 8211 	mrs	r2, BASEPRI
 800e560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e564:	f383 8811 	msr	BASEPRI, r3
 800e568:	f3bf 8f6f 	isb	sy
 800e56c:	f3bf 8f4f 	dsb	sy
 800e570:	61fa      	str	r2, [r7, #28]
 800e572:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e574:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e576:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e57a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e57e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e580:	429a      	cmp	r2, r3
 800e582:	d302      	bcc.n	800e58a <xQueueGenericSendFromISR+0xc2>
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	2b02      	cmp	r3, #2
 800e588:	d12f      	bne.n	800e5ea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e58a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e58c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e590:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e598:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e59a:	683a      	ldr	r2, [r7, #0]
 800e59c:	68b9      	ldr	r1, [r7, #8]
 800e59e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e5a0:	f000 fa3a 	bl	800ea18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e5a4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800e5a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5ac:	d112      	bne.n	800e5d4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d016      	beq.n	800e5e4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e5b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5b8:	3324      	adds	r3, #36	@ 0x24
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f001 f8e2 	bl	800f784 <xTaskRemoveFromEventList>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d00e      	beq.n	800e5e4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d00b      	beq.n	800e5e4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	601a      	str	r2, [r3, #0]
 800e5d2:	e007      	b.n	800e5e4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e5d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e5d8:	3301      	adds	r3, #1
 800e5da:	b2db      	uxtb	r3, r3
 800e5dc:	b25a      	sxtb	r2, r3
 800e5de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e5e4:	2301      	movs	r3, #1
 800e5e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800e5e8:	e001      	b.n	800e5ee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e5ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5f0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e5f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e5fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	3740      	adds	r7, #64	@ 0x40
 800e600:	46bd      	mov	sp, r7
 800e602:	bd80      	pop	{r7, pc}

0800e604 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b08c      	sub	sp, #48	@ 0x30
 800e608:	af00      	add	r7, sp, #0
 800e60a:	60f8      	str	r0, [r7, #12]
 800e60c:	60b9      	str	r1, [r7, #8]
 800e60e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e610:	2300      	movs	r3, #0
 800e612:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d10b      	bne.n	800e636 <xQueueReceive+0x32>
	__asm volatile
 800e61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e622:	f383 8811 	msr	BASEPRI, r3
 800e626:	f3bf 8f6f 	isb	sy
 800e62a:	f3bf 8f4f 	dsb	sy
 800e62e:	623b      	str	r3, [r7, #32]
}
 800e630:	bf00      	nop
 800e632:	bf00      	nop
 800e634:	e7fd      	b.n	800e632 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e636:	68bb      	ldr	r3, [r7, #8]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d103      	bne.n	800e644 <xQueueReceive+0x40>
 800e63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e63e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e640:	2b00      	cmp	r3, #0
 800e642:	d101      	bne.n	800e648 <xQueueReceive+0x44>
 800e644:	2301      	movs	r3, #1
 800e646:	e000      	b.n	800e64a <xQueueReceive+0x46>
 800e648:	2300      	movs	r3, #0
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d10b      	bne.n	800e666 <xQueueReceive+0x62>
	__asm volatile
 800e64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e652:	f383 8811 	msr	BASEPRI, r3
 800e656:	f3bf 8f6f 	isb	sy
 800e65a:	f3bf 8f4f 	dsb	sy
 800e65e:	61fb      	str	r3, [r7, #28]
}
 800e660:	bf00      	nop
 800e662:	bf00      	nop
 800e664:	e7fd      	b.n	800e662 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e666:	f001 fa9b 	bl	800fba0 <xTaskGetSchedulerState>
 800e66a:	4603      	mov	r3, r0
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d102      	bne.n	800e676 <xQueueReceive+0x72>
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d101      	bne.n	800e67a <xQueueReceive+0x76>
 800e676:	2301      	movs	r3, #1
 800e678:	e000      	b.n	800e67c <xQueueReceive+0x78>
 800e67a:	2300      	movs	r3, #0
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d10b      	bne.n	800e698 <xQueueReceive+0x94>
	__asm volatile
 800e680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e684:	f383 8811 	msr	BASEPRI, r3
 800e688:	f3bf 8f6f 	isb	sy
 800e68c:	f3bf 8f4f 	dsb	sy
 800e690:	61bb      	str	r3, [r7, #24]
}
 800e692:	bf00      	nop
 800e694:	bf00      	nop
 800e696:	e7fd      	b.n	800e694 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e698:	f002 f9ce 	bl	8010a38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e69e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d01f      	beq.n	800e6e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e6a8:	68b9      	ldr	r1, [r7, #8]
 800e6aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e6ac:	f000 fa1e 	bl	800eaec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6b2:	1e5a      	subs	r2, r3, #1
 800e6b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6ba:	691b      	ldr	r3, [r3, #16]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d00f      	beq.n	800e6e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6c2:	3310      	adds	r3, #16
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	f001 f85d 	bl	800f784 <xTaskRemoveFromEventList>
 800e6ca:	4603      	mov	r3, r0
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d007      	beq.n	800e6e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e6d0:	4b3c      	ldr	r3, [pc, #240]	@ (800e7c4 <xQueueReceive+0x1c0>)
 800e6d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e6d6:	601a      	str	r2, [r3, #0]
 800e6d8:	f3bf 8f4f 	dsb	sy
 800e6dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e6e0:	f002 f9dc 	bl	8010a9c <vPortExitCritical>
				return pdPASS;
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	e069      	b.n	800e7bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d103      	bne.n	800e6f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e6ee:	f002 f9d5 	bl	8010a9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	e062      	b.n	800e7bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e6f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d106      	bne.n	800e70a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e6fc:	f107 0310 	add.w	r3, r7, #16
 800e700:	4618      	mov	r0, r3
 800e702:	f001 f8a3 	bl	800f84c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e706:	2301      	movs	r3, #1
 800e708:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e70a:	f002 f9c7 	bl	8010a9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e70e:	f000 fdd5 	bl	800f2bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e712:	f002 f991 	bl	8010a38 <vPortEnterCritical>
 800e716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e71c:	b25b      	sxtb	r3, r3
 800e71e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e722:	d103      	bne.n	800e72c <xQueueReceive+0x128>
 800e724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e726:	2200      	movs	r2, #0
 800e728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e72c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e72e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e732:	b25b      	sxtb	r3, r3
 800e734:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e738:	d103      	bne.n	800e742 <xQueueReceive+0x13e>
 800e73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e73c:	2200      	movs	r2, #0
 800e73e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e742:	f002 f9ab 	bl	8010a9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e746:	1d3a      	adds	r2, r7, #4
 800e748:	f107 0310 	add.w	r3, r7, #16
 800e74c:	4611      	mov	r1, r2
 800e74e:	4618      	mov	r0, r3
 800e750:	f001 f892 	bl	800f878 <xTaskCheckForTimeOut>
 800e754:	4603      	mov	r3, r0
 800e756:	2b00      	cmp	r3, #0
 800e758:	d123      	bne.n	800e7a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e75a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e75c:	f000 fa3e 	bl	800ebdc <prvIsQueueEmpty>
 800e760:	4603      	mov	r3, r0
 800e762:	2b00      	cmp	r3, #0
 800e764:	d017      	beq.n	800e796 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e768:	3324      	adds	r3, #36	@ 0x24
 800e76a:	687a      	ldr	r2, [r7, #4]
 800e76c:	4611      	mov	r1, r2
 800e76e:	4618      	mov	r0, r3
 800e770:	f000 ffb6 	bl	800f6e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e776:	f000 f9df 	bl	800eb38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e77a:	f000 fdad 	bl	800f2d8 <xTaskResumeAll>
 800e77e:	4603      	mov	r3, r0
 800e780:	2b00      	cmp	r3, #0
 800e782:	d189      	bne.n	800e698 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e784:	4b0f      	ldr	r3, [pc, #60]	@ (800e7c4 <xQueueReceive+0x1c0>)
 800e786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e78a:	601a      	str	r2, [r3, #0]
 800e78c:	f3bf 8f4f 	dsb	sy
 800e790:	f3bf 8f6f 	isb	sy
 800e794:	e780      	b.n	800e698 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e796:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e798:	f000 f9ce 	bl	800eb38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e79c:	f000 fd9c 	bl	800f2d8 <xTaskResumeAll>
 800e7a0:	e77a      	b.n	800e698 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e7a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e7a4:	f000 f9c8 	bl	800eb38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e7a8:	f000 fd96 	bl	800f2d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e7ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e7ae:	f000 fa15 	bl	800ebdc <prvIsQueueEmpty>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	f43f af6f 	beq.w	800e698 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e7ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e7bc:	4618      	mov	r0, r3
 800e7be:	3730      	adds	r7, #48	@ 0x30
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	bd80      	pop	{r7, pc}
 800e7c4:	e000ed04 	.word	0xe000ed04

0800e7c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b08e      	sub	sp, #56	@ 0x38
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
 800e7d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d10b      	bne.n	800e7fc <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7e8:	f383 8811 	msr	BASEPRI, r3
 800e7ec:	f3bf 8f6f 	isb	sy
 800e7f0:	f3bf 8f4f 	dsb	sy
 800e7f4:	623b      	str	r3, [r7, #32]
}
 800e7f6:	bf00      	nop
 800e7f8:	bf00      	nop
 800e7fa:	e7fd      	b.n	800e7f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e800:	2b00      	cmp	r3, #0
 800e802:	d00b      	beq.n	800e81c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e808:	f383 8811 	msr	BASEPRI, r3
 800e80c:	f3bf 8f6f 	isb	sy
 800e810:	f3bf 8f4f 	dsb	sy
 800e814:	61fb      	str	r3, [r7, #28]
}
 800e816:	bf00      	nop
 800e818:	bf00      	nop
 800e81a:	e7fd      	b.n	800e818 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e81c:	f001 f9c0 	bl	800fba0 <xTaskGetSchedulerState>
 800e820:	4603      	mov	r3, r0
 800e822:	2b00      	cmp	r3, #0
 800e824:	d102      	bne.n	800e82c <xQueueSemaphoreTake+0x64>
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d101      	bne.n	800e830 <xQueueSemaphoreTake+0x68>
 800e82c:	2301      	movs	r3, #1
 800e82e:	e000      	b.n	800e832 <xQueueSemaphoreTake+0x6a>
 800e830:	2300      	movs	r3, #0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d10b      	bne.n	800e84e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e83a:	f383 8811 	msr	BASEPRI, r3
 800e83e:	f3bf 8f6f 	isb	sy
 800e842:	f3bf 8f4f 	dsb	sy
 800e846:	61bb      	str	r3, [r7, #24]
}
 800e848:	bf00      	nop
 800e84a:	bf00      	nop
 800e84c:	e7fd      	b.n	800e84a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e84e:	f002 f8f3 	bl	8010a38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e856:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d024      	beq.n	800e8a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e860:	1e5a      	subs	r2, r3, #1
 800e862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e864:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d104      	bne.n	800e878 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e86e:	f001 fb11 	bl	800fe94 <pvTaskIncrementMutexHeldCount>
 800e872:	4602      	mov	r2, r0
 800e874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e876:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e87a:	691b      	ldr	r3, [r3, #16]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d00f      	beq.n	800e8a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e882:	3310      	adds	r3, #16
 800e884:	4618      	mov	r0, r3
 800e886:	f000 ff7d 	bl	800f784 <xTaskRemoveFromEventList>
 800e88a:	4603      	mov	r3, r0
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d007      	beq.n	800e8a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e890:	4b54      	ldr	r3, [pc, #336]	@ (800e9e4 <xQueueSemaphoreTake+0x21c>)
 800e892:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e896:	601a      	str	r2, [r3, #0]
 800e898:	f3bf 8f4f 	dsb	sy
 800e89c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e8a0:	f002 f8fc 	bl	8010a9c <vPortExitCritical>
				return pdPASS;
 800e8a4:	2301      	movs	r3, #1
 800e8a6:	e098      	b.n	800e9da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d112      	bne.n	800e8d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d00b      	beq.n	800e8cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 800e8b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8b8:	f383 8811 	msr	BASEPRI, r3
 800e8bc:	f3bf 8f6f 	isb	sy
 800e8c0:	f3bf 8f4f 	dsb	sy
 800e8c4:	617b      	str	r3, [r7, #20]
}
 800e8c6:	bf00      	nop
 800e8c8:	bf00      	nop
 800e8ca:	e7fd      	b.n	800e8c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e8cc:	f002 f8e6 	bl	8010a9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	e082      	b.n	800e9da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e8d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d106      	bne.n	800e8e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e8da:	f107 030c 	add.w	r3, r7, #12
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f000 ffb4 	bl	800f84c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e8e8:	f002 f8d8 	bl	8010a9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e8ec:	f000 fce6 	bl	800f2bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e8f0:	f002 f8a2 	bl	8010a38 <vPortEnterCritical>
 800e8f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e8fa:	b25b      	sxtb	r3, r3
 800e8fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e900:	d103      	bne.n	800e90a <xQueueSemaphoreTake+0x142>
 800e902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e904:	2200      	movs	r2, #0
 800e906:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e90a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e90c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e910:	b25b      	sxtb	r3, r3
 800e912:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e916:	d103      	bne.n	800e920 <xQueueSemaphoreTake+0x158>
 800e918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e91a:	2200      	movs	r2, #0
 800e91c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e920:	f002 f8bc 	bl	8010a9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e924:	463a      	mov	r2, r7
 800e926:	f107 030c 	add.w	r3, r7, #12
 800e92a:	4611      	mov	r1, r2
 800e92c:	4618      	mov	r0, r3
 800e92e:	f000 ffa3 	bl	800f878 <xTaskCheckForTimeOut>
 800e932:	4603      	mov	r3, r0
 800e934:	2b00      	cmp	r3, #0
 800e936:	d132      	bne.n	800e99e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e938:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e93a:	f000 f94f 	bl	800ebdc <prvIsQueueEmpty>
 800e93e:	4603      	mov	r3, r0
 800e940:	2b00      	cmp	r3, #0
 800e942:	d026      	beq.n	800e992 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d109      	bne.n	800e960 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e94c:	f002 f874 	bl	8010a38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e952:	689b      	ldr	r3, [r3, #8]
 800e954:	4618      	mov	r0, r3
 800e956:	f001 f941 	bl	800fbdc <xTaskPriorityInherit>
 800e95a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800e95c:	f002 f89e 	bl	8010a9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e962:	3324      	adds	r3, #36	@ 0x24
 800e964:	683a      	ldr	r2, [r7, #0]
 800e966:	4611      	mov	r1, r2
 800e968:	4618      	mov	r0, r3
 800e96a:	f000 feb9 	bl	800f6e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e96e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e970:	f000 f8e2 	bl	800eb38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e974:	f000 fcb0 	bl	800f2d8 <xTaskResumeAll>
 800e978:	4603      	mov	r3, r0
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	f47f af67 	bne.w	800e84e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800e980:	4b18      	ldr	r3, [pc, #96]	@ (800e9e4 <xQueueSemaphoreTake+0x21c>)
 800e982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e986:	601a      	str	r2, [r3, #0]
 800e988:	f3bf 8f4f 	dsb	sy
 800e98c:	f3bf 8f6f 	isb	sy
 800e990:	e75d      	b.n	800e84e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e992:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e994:	f000 f8d0 	bl	800eb38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e998:	f000 fc9e 	bl	800f2d8 <xTaskResumeAll>
 800e99c:	e757      	b.n	800e84e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e99e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e9a0:	f000 f8ca 	bl	800eb38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e9a4:	f000 fc98 	bl	800f2d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e9a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e9aa:	f000 f917 	bl	800ebdc <prvIsQueueEmpty>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	f43f af4c 	beq.w	800e84e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e9b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d00d      	beq.n	800e9d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800e9bc:	f002 f83c 	bl	8010a38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e9c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e9c2:	f000 f811 	bl	800e9e8 <prvGetDisinheritPriorityAfterTimeout>
 800e9c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ca:	689b      	ldr	r3, [r3, #8]
 800e9cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f001 f9dc 	bl	800fd8c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e9d4:	f002 f862 	bl	8010a9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e9d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3738      	adds	r7, #56	@ 0x38
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
 800e9e2:	bf00      	nop
 800e9e4:	e000ed04 	.word	0xe000ed04

0800e9e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b085      	sub	sp, #20
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d006      	beq.n	800ea06 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800ea02:	60fb      	str	r3, [r7, #12]
 800ea04:	e001      	b.n	800ea0a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ea06:	2300      	movs	r3, #0
 800ea08:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
	}
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	3714      	adds	r7, #20
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b086      	sub	sp, #24
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	60f8      	str	r0, [r7, #12]
 800ea20:	60b9      	str	r1, [r7, #8]
 800ea22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ea24:	2300      	movs	r3, #0
 800ea26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d10d      	bne.n	800ea52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d14d      	bne.n	800eada <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	689b      	ldr	r3, [r3, #8]
 800ea42:	4618      	mov	r0, r3
 800ea44:	f001 f932 	bl	800fcac <xTaskPriorityDisinherit>
 800ea48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	609a      	str	r2, [r3, #8]
 800ea50:	e043      	b.n	800eada <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d119      	bne.n	800ea8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	6858      	ldr	r0, [r3, #4]
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea60:	461a      	mov	r2, r3
 800ea62:	68b9      	ldr	r1, [r7, #8]
 800ea64:	f003 fc63 	bl	801232e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	685a      	ldr	r2, [r3, #4]
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea70:	441a      	add	r2, r3
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	685a      	ldr	r2, [r3, #4]
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	689b      	ldr	r3, [r3, #8]
 800ea7e:	429a      	cmp	r2, r3
 800ea80:	d32b      	bcc.n	800eada <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	681a      	ldr	r2, [r3, #0]
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	605a      	str	r2, [r3, #4]
 800ea8a:	e026      	b.n	800eada <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	68d8      	ldr	r0, [r3, #12]
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea94:	461a      	mov	r2, r3
 800ea96:	68b9      	ldr	r1, [r7, #8]
 800ea98:	f003 fc49 	bl	801232e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	68da      	ldr	r2, [r3, #12]
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eaa4:	425b      	negs	r3, r3
 800eaa6:	441a      	add	r2, r3
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	68da      	ldr	r2, [r3, #12]
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	429a      	cmp	r2, r3
 800eab6:	d207      	bcs.n	800eac8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	689a      	ldr	r2, [r3, #8]
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eac0:	425b      	negs	r3, r3
 800eac2:	441a      	add	r2, r3
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2b02      	cmp	r3, #2
 800eacc:	d105      	bne.n	800eada <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800eace:	693b      	ldr	r3, [r7, #16]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d002      	beq.n	800eada <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ead4:	693b      	ldr	r3, [r7, #16]
 800ead6:	3b01      	subs	r3, #1
 800ead8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800eada:	693b      	ldr	r3, [r7, #16]
 800eadc:	1c5a      	adds	r2, r3, #1
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800eae2:	697b      	ldr	r3, [r7, #20]
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3718      	adds	r7, #24
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}

0800eaec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b082      	sub	sp, #8
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
 800eaf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d018      	beq.n	800eb30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	68da      	ldr	r2, [r3, #12]
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb06:	441a      	add	r2, r3
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	68da      	ldr	r2, [r3, #12]
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	689b      	ldr	r3, [r3, #8]
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d303      	bcc.n	800eb20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681a      	ldr	r2, [r3, #0]
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	68d9      	ldr	r1, [r3, #12]
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb28:	461a      	mov	r2, r3
 800eb2a:	6838      	ldr	r0, [r7, #0]
 800eb2c:	f003 fbff 	bl	801232e <memcpy>
	}
}
 800eb30:	bf00      	nop
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b084      	sub	sp, #16
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800eb40:	f001 ff7a 	bl	8010a38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eb4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800eb4c:	e011      	b.n	800eb72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d012      	beq.n	800eb7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	3324      	adds	r3, #36	@ 0x24
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f000 fe12 	bl	800f784 <xTaskRemoveFromEventList>
 800eb60:	4603      	mov	r3, r0
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d001      	beq.n	800eb6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800eb66:	f000 feeb 	bl	800f940 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800eb6a:	7bfb      	ldrb	r3, [r7, #15]
 800eb6c:	3b01      	subs	r3, #1
 800eb6e:	b2db      	uxtb	r3, r3
 800eb70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800eb72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	dce9      	bgt.n	800eb4e <prvUnlockQueue+0x16>
 800eb7a:	e000      	b.n	800eb7e <prvUnlockQueue+0x46>
					break;
 800eb7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	22ff      	movs	r2, #255	@ 0xff
 800eb82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800eb86:	f001 ff89 	bl	8010a9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800eb8a:	f001 ff55 	bl	8010a38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800eb94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800eb96:	e011      	b.n	800ebbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	691b      	ldr	r3, [r3, #16]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d012      	beq.n	800ebc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	3310      	adds	r3, #16
 800eba4:	4618      	mov	r0, r3
 800eba6:	f000 fded 	bl	800f784 <xTaskRemoveFromEventList>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d001      	beq.n	800ebb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ebb0:	f000 fec6 	bl	800f940 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ebb4:	7bbb      	ldrb	r3, [r7, #14]
 800ebb6:	3b01      	subs	r3, #1
 800ebb8:	b2db      	uxtb	r3, r3
 800ebba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ebbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	dce9      	bgt.n	800eb98 <prvUnlockQueue+0x60>
 800ebc4:	e000      	b.n	800ebc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ebc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	22ff      	movs	r2, #255	@ 0xff
 800ebcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ebd0:	f001 ff64 	bl	8010a9c <vPortExitCritical>
}
 800ebd4:	bf00      	nop
 800ebd6:	3710      	adds	r7, #16
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}

0800ebdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b084      	sub	sp, #16
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ebe4:	f001 ff28 	bl	8010a38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d102      	bne.n	800ebf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ebf0:	2301      	movs	r3, #1
 800ebf2:	60fb      	str	r3, [r7, #12]
 800ebf4:	e001      	b.n	800ebfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ebfa:	f001 ff4f 	bl	8010a9c <vPortExitCritical>

	return xReturn;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
}
 800ec00:	4618      	mov	r0, r3
 800ec02:	3710      	adds	r7, #16
 800ec04:	46bd      	mov	sp, r7
 800ec06:	bd80      	pop	{r7, pc}

0800ec08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b084      	sub	sp, #16
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ec10:	f001 ff12 	bl	8010a38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d102      	bne.n	800ec26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ec20:	2301      	movs	r3, #1
 800ec22:	60fb      	str	r3, [r7, #12]
 800ec24:	e001      	b.n	800ec2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ec26:	2300      	movs	r3, #0
 800ec28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ec2a:	f001 ff37 	bl	8010a9c <vPortExitCritical>

	return xReturn;
 800ec2e:	68fb      	ldr	r3, [r7, #12]
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3710      	adds	r7, #16
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ec38:	b480      	push	{r7}
 800ec3a:	b085      	sub	sp, #20
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
 800ec40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ec42:	2300      	movs	r3, #0
 800ec44:	60fb      	str	r3, [r7, #12]
 800ec46:	e014      	b.n	800ec72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ec48:	4a0f      	ldr	r2, [pc, #60]	@ (800ec88 <vQueueAddToRegistry+0x50>)
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d10b      	bne.n	800ec6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ec54:	490c      	ldr	r1, [pc, #48]	@ (800ec88 <vQueueAddToRegistry+0x50>)
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	683a      	ldr	r2, [r7, #0]
 800ec5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ec5e:	4a0a      	ldr	r2, [pc, #40]	@ (800ec88 <vQueueAddToRegistry+0x50>)
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	00db      	lsls	r3, r3, #3
 800ec64:	4413      	add	r3, r2
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ec6a:	e006      	b.n	800ec7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	3301      	adds	r3, #1
 800ec70:	60fb      	str	r3, [r7, #12]
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	2b07      	cmp	r3, #7
 800ec76:	d9e7      	bls.n	800ec48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ec78:	bf00      	nop
 800ec7a:	bf00      	nop
 800ec7c:	3714      	adds	r7, #20
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec84:	4770      	bx	lr
 800ec86:	bf00      	nop
 800ec88:	200054f0 	.word	0x200054f0

0800ec8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b086      	sub	sp, #24
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	60f8      	str	r0, [r7, #12]
 800ec94:	60b9      	str	r1, [r7, #8]
 800ec96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ec9c:	f001 fecc 	bl	8010a38 <vPortEnterCritical>
 800eca0:	697b      	ldr	r3, [r7, #20]
 800eca2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800eca6:	b25b      	sxtb	r3, r3
 800eca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecac:	d103      	bne.n	800ecb6 <vQueueWaitForMessageRestricted+0x2a>
 800ecae:	697b      	ldr	r3, [r7, #20]
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ecb6:	697b      	ldr	r3, [r7, #20]
 800ecb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ecbc:	b25b      	sxtb	r3, r3
 800ecbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecc2:	d103      	bne.n	800eccc <vQueueWaitForMessageRestricted+0x40>
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eccc:	f001 fee6 	bl	8010a9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d106      	bne.n	800ece6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	3324      	adds	r3, #36	@ 0x24
 800ecdc:	687a      	ldr	r2, [r7, #4]
 800ecde:	68b9      	ldr	r1, [r7, #8]
 800ece0:	4618      	mov	r0, r3
 800ece2:	f000 fd23 	bl	800f72c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ece6:	6978      	ldr	r0, [r7, #20]
 800ece8:	f7ff ff26 	bl	800eb38 <prvUnlockQueue>
	}
 800ecec:	bf00      	nop
 800ecee:	3718      	adds	r7, #24
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}

0800ecf4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b08e      	sub	sp, #56	@ 0x38
 800ecf8:	af04      	add	r7, sp, #16
 800ecfa:	60f8      	str	r0, [r7, #12]
 800ecfc:	60b9      	str	r1, [r7, #8]
 800ecfe:	607a      	str	r2, [r7, #4]
 800ed00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ed02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d10b      	bne.n	800ed20 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ed08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed0c:	f383 8811 	msr	BASEPRI, r3
 800ed10:	f3bf 8f6f 	isb	sy
 800ed14:	f3bf 8f4f 	dsb	sy
 800ed18:	623b      	str	r3, [r7, #32]
}
 800ed1a:	bf00      	nop
 800ed1c:	bf00      	nop
 800ed1e:	e7fd      	b.n	800ed1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ed20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d10b      	bne.n	800ed3e <xTaskCreateStatic+0x4a>
	__asm volatile
 800ed26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed2a:	f383 8811 	msr	BASEPRI, r3
 800ed2e:	f3bf 8f6f 	isb	sy
 800ed32:	f3bf 8f4f 	dsb	sy
 800ed36:	61fb      	str	r3, [r7, #28]
}
 800ed38:	bf00      	nop
 800ed3a:	bf00      	nop
 800ed3c:	e7fd      	b.n	800ed3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ed3e:	23a8      	movs	r3, #168	@ 0xa8
 800ed40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	2ba8      	cmp	r3, #168	@ 0xa8
 800ed46:	d00b      	beq.n	800ed60 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ed48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed4c:	f383 8811 	msr	BASEPRI, r3
 800ed50:	f3bf 8f6f 	isb	sy
 800ed54:	f3bf 8f4f 	dsb	sy
 800ed58:	61bb      	str	r3, [r7, #24]
}
 800ed5a:	bf00      	nop
 800ed5c:	bf00      	nop
 800ed5e:	e7fd      	b.n	800ed5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ed60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ed62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d01e      	beq.n	800eda6 <xTaskCreateStatic+0xb2>
 800ed68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d01b      	beq.n	800eda6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ed6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ed72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ed78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed7a:	2202      	movs	r2, #2
 800ed7c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ed80:	2300      	movs	r3, #0
 800ed82:	9303      	str	r3, [sp, #12]
 800ed84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed86:	9302      	str	r3, [sp, #8]
 800ed88:	f107 0314 	add.w	r3, r7, #20
 800ed8c:	9301      	str	r3, [sp, #4]
 800ed8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed90:	9300      	str	r3, [sp, #0]
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	687a      	ldr	r2, [r7, #4]
 800ed96:	68b9      	ldr	r1, [r7, #8]
 800ed98:	68f8      	ldr	r0, [r7, #12]
 800ed9a:	f000 f851 	bl	800ee40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ed9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eda0:	f000 f8f6 	bl	800ef90 <prvAddNewTaskToReadyList>
 800eda4:	e001      	b.n	800edaa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800eda6:	2300      	movs	r3, #0
 800eda8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800edaa:	697b      	ldr	r3, [r7, #20]
	}
 800edac:	4618      	mov	r0, r3
 800edae:	3728      	adds	r7, #40	@ 0x28
 800edb0:	46bd      	mov	sp, r7
 800edb2:	bd80      	pop	{r7, pc}

0800edb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b08c      	sub	sp, #48	@ 0x30
 800edb8:	af04      	add	r7, sp, #16
 800edba:	60f8      	str	r0, [r7, #12]
 800edbc:	60b9      	str	r1, [r7, #8]
 800edbe:	603b      	str	r3, [r7, #0]
 800edc0:	4613      	mov	r3, r2
 800edc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800edc4:	88fb      	ldrh	r3, [r7, #6]
 800edc6:	009b      	lsls	r3, r3, #2
 800edc8:	4618      	mov	r0, r3
 800edca:	f001 ff57 	bl	8010c7c <pvPortMalloc>
 800edce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800edd0:	697b      	ldr	r3, [r7, #20]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d00e      	beq.n	800edf4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800edd6:	20a8      	movs	r0, #168	@ 0xa8
 800edd8:	f001 ff50 	bl	8010c7c <pvPortMalloc>
 800eddc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800edde:	69fb      	ldr	r3, [r7, #28]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d003      	beq.n	800edec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ede4:	69fb      	ldr	r3, [r7, #28]
 800ede6:	697a      	ldr	r2, [r7, #20]
 800ede8:	631a      	str	r2, [r3, #48]	@ 0x30
 800edea:	e005      	b.n	800edf8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800edec:	6978      	ldr	r0, [r7, #20]
 800edee:	f002 f813 	bl	8010e18 <vPortFree>
 800edf2:	e001      	b.n	800edf8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800edf4:	2300      	movs	r3, #0
 800edf6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800edf8:	69fb      	ldr	r3, [r7, #28]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d017      	beq.n	800ee2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800edfe:	69fb      	ldr	r3, [r7, #28]
 800ee00:	2200      	movs	r2, #0
 800ee02:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ee06:	88fa      	ldrh	r2, [r7, #6]
 800ee08:	2300      	movs	r3, #0
 800ee0a:	9303      	str	r3, [sp, #12]
 800ee0c:	69fb      	ldr	r3, [r7, #28]
 800ee0e:	9302      	str	r3, [sp, #8]
 800ee10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee12:	9301      	str	r3, [sp, #4]
 800ee14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee16:	9300      	str	r3, [sp, #0]
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	68b9      	ldr	r1, [r7, #8]
 800ee1c:	68f8      	ldr	r0, [r7, #12]
 800ee1e:	f000 f80f 	bl	800ee40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ee22:	69f8      	ldr	r0, [r7, #28]
 800ee24:	f000 f8b4 	bl	800ef90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ee28:	2301      	movs	r3, #1
 800ee2a:	61bb      	str	r3, [r7, #24]
 800ee2c:	e002      	b.n	800ee34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ee2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ee34:	69bb      	ldr	r3, [r7, #24]
	}
 800ee36:	4618      	mov	r0, r3
 800ee38:	3720      	adds	r7, #32
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	bd80      	pop	{r7, pc}
	...

0800ee40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b088      	sub	sp, #32
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	60f8      	str	r0, [r7, #12]
 800ee48:	60b9      	str	r1, [r7, #8]
 800ee4a:	607a      	str	r2, [r7, #4]
 800ee4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ee4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee50:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	009b      	lsls	r3, r3, #2
 800ee56:	461a      	mov	r2, r3
 800ee58:	21a5      	movs	r1, #165	@ 0xa5
 800ee5a:	f003 f965 	bl	8012128 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ee5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ee68:	3b01      	subs	r3, #1
 800ee6a:	009b      	lsls	r3, r3, #2
 800ee6c:	4413      	add	r3, r2
 800ee6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ee70:	69bb      	ldr	r3, [r7, #24]
 800ee72:	f023 0307 	bic.w	r3, r3, #7
 800ee76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ee78:	69bb      	ldr	r3, [r7, #24]
 800ee7a:	f003 0307 	and.w	r3, r3, #7
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d00b      	beq.n	800ee9a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ee82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee86:	f383 8811 	msr	BASEPRI, r3
 800ee8a:	f3bf 8f6f 	isb	sy
 800ee8e:	f3bf 8f4f 	dsb	sy
 800ee92:	617b      	str	r3, [r7, #20]
}
 800ee94:	bf00      	nop
 800ee96:	bf00      	nop
 800ee98:	e7fd      	b.n	800ee96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d01f      	beq.n	800eee0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eea0:	2300      	movs	r3, #0
 800eea2:	61fb      	str	r3, [r7, #28]
 800eea4:	e012      	b.n	800eecc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800eea6:	68ba      	ldr	r2, [r7, #8]
 800eea8:	69fb      	ldr	r3, [r7, #28]
 800eeaa:	4413      	add	r3, r2
 800eeac:	7819      	ldrb	r1, [r3, #0]
 800eeae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eeb0:	69fb      	ldr	r3, [r7, #28]
 800eeb2:	4413      	add	r3, r2
 800eeb4:	3334      	adds	r3, #52	@ 0x34
 800eeb6:	460a      	mov	r2, r1
 800eeb8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800eeba:	68ba      	ldr	r2, [r7, #8]
 800eebc:	69fb      	ldr	r3, [r7, #28]
 800eebe:	4413      	add	r3, r2
 800eec0:	781b      	ldrb	r3, [r3, #0]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d006      	beq.n	800eed4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eec6:	69fb      	ldr	r3, [r7, #28]
 800eec8:	3301      	adds	r3, #1
 800eeca:	61fb      	str	r3, [r7, #28]
 800eecc:	69fb      	ldr	r3, [r7, #28]
 800eece:	2b0f      	cmp	r3, #15
 800eed0:	d9e9      	bls.n	800eea6 <prvInitialiseNewTask+0x66>
 800eed2:	e000      	b.n	800eed6 <prvInitialiseNewTask+0x96>
			{
				break;
 800eed4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800eed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eed8:	2200      	movs	r2, #0
 800eeda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800eede:	e003      	b.n	800eee8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800eee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eee2:	2200      	movs	r2, #0
 800eee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800eee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeea:	2b37      	cmp	r3, #55	@ 0x37
 800eeec:	d901      	bls.n	800eef2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800eeee:	2337      	movs	r3, #55	@ 0x37
 800eef0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800eef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eef4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eef6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800eef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eefa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eefc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800eefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef00:	2200      	movs	r2, #0
 800ef02:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ef04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef06:	3304      	adds	r3, #4
 800ef08:	4618      	mov	r0, r3
 800ef0a:	f7fe ff49 	bl	800dda0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ef0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef10:	3318      	adds	r3, #24
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7fe ff44 	bl	800dda0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ef18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef20:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ef24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ef28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ef2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef30:	2200      	movs	r2, #0
 800ef32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ef36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ef3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef40:	3354      	adds	r3, #84	@ 0x54
 800ef42:	224c      	movs	r2, #76	@ 0x4c
 800ef44:	2100      	movs	r1, #0
 800ef46:	4618      	mov	r0, r3
 800ef48:	f003 f8ee 	bl	8012128 <memset>
 800ef4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef4e:	4a0d      	ldr	r2, [pc, #52]	@ (800ef84 <prvInitialiseNewTask+0x144>)
 800ef50:	659a      	str	r2, [r3, #88]	@ 0x58
 800ef52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef54:	4a0c      	ldr	r2, [pc, #48]	@ (800ef88 <prvInitialiseNewTask+0x148>)
 800ef56:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ef58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ef8c <prvInitialiseNewTask+0x14c>)
 800ef5c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ef5e:	683a      	ldr	r2, [r7, #0]
 800ef60:	68f9      	ldr	r1, [r7, #12]
 800ef62:	69b8      	ldr	r0, [r7, #24]
 800ef64:	f001 fc3a 	bl	80107dc <pxPortInitialiseStack>
 800ef68:	4602      	mov	r2, r0
 800ef6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ef6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d002      	beq.n	800ef7a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ef74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ef7a:	bf00      	nop
 800ef7c:	3720      	adds	r7, #32
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop
 800ef84:	20005d84 	.word	0x20005d84
 800ef88:	20005dec 	.word	0x20005dec
 800ef8c:	20005e54 	.word	0x20005e54

0800ef90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b082      	sub	sp, #8
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ef98:	f001 fd4e 	bl	8010a38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ef9c:	4b2d      	ldr	r3, [pc, #180]	@ (800f054 <prvAddNewTaskToReadyList+0xc4>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	3301      	adds	r3, #1
 800efa2:	4a2c      	ldr	r2, [pc, #176]	@ (800f054 <prvAddNewTaskToReadyList+0xc4>)
 800efa4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800efa6:	4b2c      	ldr	r3, [pc, #176]	@ (800f058 <prvAddNewTaskToReadyList+0xc8>)
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d109      	bne.n	800efc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800efae:	4a2a      	ldr	r2, [pc, #168]	@ (800f058 <prvAddNewTaskToReadyList+0xc8>)
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800efb4:	4b27      	ldr	r3, [pc, #156]	@ (800f054 <prvAddNewTaskToReadyList+0xc4>)
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	2b01      	cmp	r3, #1
 800efba:	d110      	bne.n	800efde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800efbc:	f000 fce4 	bl	800f988 <prvInitialiseTaskLists>
 800efc0:	e00d      	b.n	800efde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800efc2:	4b26      	ldr	r3, [pc, #152]	@ (800f05c <prvAddNewTaskToReadyList+0xcc>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d109      	bne.n	800efde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800efca:	4b23      	ldr	r3, [pc, #140]	@ (800f058 <prvAddNewTaskToReadyList+0xc8>)
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efd4:	429a      	cmp	r2, r3
 800efd6:	d802      	bhi.n	800efde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800efd8:	4a1f      	ldr	r2, [pc, #124]	@ (800f058 <prvAddNewTaskToReadyList+0xc8>)
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800efde:	4b20      	ldr	r3, [pc, #128]	@ (800f060 <prvAddNewTaskToReadyList+0xd0>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	3301      	adds	r3, #1
 800efe4:	4a1e      	ldr	r2, [pc, #120]	@ (800f060 <prvAddNewTaskToReadyList+0xd0>)
 800efe6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800efe8:	4b1d      	ldr	r3, [pc, #116]	@ (800f060 <prvAddNewTaskToReadyList+0xd0>)
 800efea:	681a      	ldr	r2, [r3, #0]
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eff4:	4b1b      	ldr	r3, [pc, #108]	@ (800f064 <prvAddNewTaskToReadyList+0xd4>)
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	429a      	cmp	r2, r3
 800effa:	d903      	bls.n	800f004 <prvAddNewTaskToReadyList+0x74>
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f000:	4a18      	ldr	r2, [pc, #96]	@ (800f064 <prvAddNewTaskToReadyList+0xd4>)
 800f002:	6013      	str	r3, [r2, #0]
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f008:	4613      	mov	r3, r2
 800f00a:	009b      	lsls	r3, r3, #2
 800f00c:	4413      	add	r3, r2
 800f00e:	009b      	lsls	r3, r3, #2
 800f010:	4a15      	ldr	r2, [pc, #84]	@ (800f068 <prvAddNewTaskToReadyList+0xd8>)
 800f012:	441a      	add	r2, r3
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	3304      	adds	r3, #4
 800f018:	4619      	mov	r1, r3
 800f01a:	4610      	mov	r0, r2
 800f01c:	f7fe fecd 	bl	800ddba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f020:	f001 fd3c 	bl	8010a9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f024:	4b0d      	ldr	r3, [pc, #52]	@ (800f05c <prvAddNewTaskToReadyList+0xcc>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d00e      	beq.n	800f04a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f02c:	4b0a      	ldr	r3, [pc, #40]	@ (800f058 <prvAddNewTaskToReadyList+0xc8>)
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f036:	429a      	cmp	r2, r3
 800f038:	d207      	bcs.n	800f04a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f03a:	4b0c      	ldr	r3, [pc, #48]	@ (800f06c <prvAddNewTaskToReadyList+0xdc>)
 800f03c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f040:	601a      	str	r2, [r3, #0]
 800f042:	f3bf 8f4f 	dsb	sy
 800f046:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f04a:	bf00      	nop
 800f04c:	3708      	adds	r7, #8
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	20005a04 	.word	0x20005a04
 800f058:	20005530 	.word	0x20005530
 800f05c:	20005a10 	.word	0x20005a10
 800f060:	20005a20 	.word	0x20005a20
 800f064:	20005a0c 	.word	0x20005a0c
 800f068:	20005534 	.word	0x20005534
 800f06c:	e000ed04 	.word	0xe000ed04

0800f070 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800f070:	b580      	push	{r7, lr}
 800f072:	b08a      	sub	sp, #40	@ 0x28
 800f074:	af00      	add	r7, sp, #0
 800f076:	6078      	str	r0, [r7, #4]
 800f078:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800f07a:	2300      	movs	r3, #0
 800f07c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d10b      	bne.n	800f09c <vTaskDelayUntil+0x2c>
	__asm volatile
 800f084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f088:	f383 8811 	msr	BASEPRI, r3
 800f08c:	f3bf 8f6f 	isb	sy
 800f090:	f3bf 8f4f 	dsb	sy
 800f094:	617b      	str	r3, [r7, #20]
}
 800f096:	bf00      	nop
 800f098:	bf00      	nop
 800f09a:	e7fd      	b.n	800f098 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800f09c:	683b      	ldr	r3, [r7, #0]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d10b      	bne.n	800f0ba <vTaskDelayUntil+0x4a>
	__asm volatile
 800f0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0a6:	f383 8811 	msr	BASEPRI, r3
 800f0aa:	f3bf 8f6f 	isb	sy
 800f0ae:	f3bf 8f4f 	dsb	sy
 800f0b2:	613b      	str	r3, [r7, #16]
}
 800f0b4:	bf00      	nop
 800f0b6:	bf00      	nop
 800f0b8:	e7fd      	b.n	800f0b6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800f0ba:	4b2a      	ldr	r3, [pc, #168]	@ (800f164 <vTaskDelayUntil+0xf4>)
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d00b      	beq.n	800f0da <vTaskDelayUntil+0x6a>
	__asm volatile
 800f0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0c6:	f383 8811 	msr	BASEPRI, r3
 800f0ca:	f3bf 8f6f 	isb	sy
 800f0ce:	f3bf 8f4f 	dsb	sy
 800f0d2:	60fb      	str	r3, [r7, #12]
}
 800f0d4:	bf00      	nop
 800f0d6:	bf00      	nop
 800f0d8:	e7fd      	b.n	800f0d6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800f0da:	f000 f8ef 	bl	800f2bc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800f0de:	4b22      	ldr	r3, [pc, #136]	@ (800f168 <vTaskDelayUntil+0xf8>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	683a      	ldr	r2, [r7, #0]
 800f0ea:	4413      	add	r3, r2
 800f0ec:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	6a3a      	ldr	r2, [r7, #32]
 800f0f4:	429a      	cmp	r2, r3
 800f0f6:	d20b      	bcs.n	800f110 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	69fa      	ldr	r2, [r7, #28]
 800f0fe:	429a      	cmp	r2, r3
 800f100:	d211      	bcs.n	800f126 <vTaskDelayUntil+0xb6>
 800f102:	69fa      	ldr	r2, [r7, #28]
 800f104:	6a3b      	ldr	r3, [r7, #32]
 800f106:	429a      	cmp	r2, r3
 800f108:	d90d      	bls.n	800f126 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f10a:	2301      	movs	r3, #1
 800f10c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f10e:	e00a      	b.n	800f126 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	69fa      	ldr	r2, [r7, #28]
 800f116:	429a      	cmp	r2, r3
 800f118:	d303      	bcc.n	800f122 <vTaskDelayUntil+0xb2>
 800f11a:	69fa      	ldr	r2, [r7, #28]
 800f11c:	6a3b      	ldr	r3, [r7, #32]
 800f11e:	429a      	cmp	r2, r3
 800f120:	d901      	bls.n	800f126 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f122:	2301      	movs	r3, #1
 800f124:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	69fa      	ldr	r2, [r7, #28]
 800f12a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800f12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d006      	beq.n	800f140 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800f132:	69fa      	ldr	r2, [r7, #28]
 800f134:	6a3b      	ldr	r3, [r7, #32]
 800f136:	1ad3      	subs	r3, r2, r3
 800f138:	2100      	movs	r1, #0
 800f13a:	4618      	mov	r0, r3
 800f13c:	f000 ffa0 	bl	8010080 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800f140:	f000 f8ca 	bl	800f2d8 <xTaskResumeAll>
 800f144:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f146:	69bb      	ldr	r3, [r7, #24]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d107      	bne.n	800f15c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800f14c:	4b07      	ldr	r3, [pc, #28]	@ (800f16c <vTaskDelayUntil+0xfc>)
 800f14e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f152:	601a      	str	r2, [r3, #0]
 800f154:	f3bf 8f4f 	dsb	sy
 800f158:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f15c:	bf00      	nop
 800f15e:	3728      	adds	r7, #40	@ 0x28
 800f160:	46bd      	mov	sp, r7
 800f162:	bd80      	pop	{r7, pc}
 800f164:	20005a2c 	.word	0x20005a2c
 800f168:	20005a08 	.word	0x20005a08
 800f16c:	e000ed04 	.word	0xe000ed04

0800f170 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f170:	b580      	push	{r7, lr}
 800f172:	b084      	sub	sp, #16
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f178:	2300      	movs	r3, #0
 800f17a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d018      	beq.n	800f1b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f182:	4b14      	ldr	r3, [pc, #80]	@ (800f1d4 <vTaskDelay+0x64>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d00b      	beq.n	800f1a2 <vTaskDelay+0x32>
	__asm volatile
 800f18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f18e:	f383 8811 	msr	BASEPRI, r3
 800f192:	f3bf 8f6f 	isb	sy
 800f196:	f3bf 8f4f 	dsb	sy
 800f19a:	60bb      	str	r3, [r7, #8]
}
 800f19c:	bf00      	nop
 800f19e:	bf00      	nop
 800f1a0:	e7fd      	b.n	800f19e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f1a2:	f000 f88b 	bl	800f2bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f1a6:	2100      	movs	r1, #0
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f000 ff69 	bl	8010080 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f1ae:	f000 f893 	bl	800f2d8 <xTaskResumeAll>
 800f1b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d107      	bne.n	800f1ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f1ba:	4b07      	ldr	r3, [pc, #28]	@ (800f1d8 <vTaskDelay+0x68>)
 800f1bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1c0:	601a      	str	r2, [r3, #0]
 800f1c2:	f3bf 8f4f 	dsb	sy
 800f1c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f1ca:	bf00      	nop
 800f1cc:	3710      	adds	r7, #16
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bd80      	pop	{r7, pc}
 800f1d2:	bf00      	nop
 800f1d4:	20005a2c 	.word	0x20005a2c
 800f1d8:	e000ed04 	.word	0xe000ed04

0800f1dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b08a      	sub	sp, #40	@ 0x28
 800f1e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f1ea:	463a      	mov	r2, r7
 800f1ec:	1d39      	adds	r1, r7, #4
 800f1ee:	f107 0308 	add.w	r3, r7, #8
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	f7fe fd80 	bl	800dcf8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f1f8:	6839      	ldr	r1, [r7, #0]
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	68ba      	ldr	r2, [r7, #8]
 800f1fe:	9202      	str	r2, [sp, #8]
 800f200:	9301      	str	r3, [sp, #4]
 800f202:	2300      	movs	r3, #0
 800f204:	9300      	str	r3, [sp, #0]
 800f206:	2300      	movs	r3, #0
 800f208:	460a      	mov	r2, r1
 800f20a:	4924      	ldr	r1, [pc, #144]	@ (800f29c <vTaskStartScheduler+0xc0>)
 800f20c:	4824      	ldr	r0, [pc, #144]	@ (800f2a0 <vTaskStartScheduler+0xc4>)
 800f20e:	f7ff fd71 	bl	800ecf4 <xTaskCreateStatic>
 800f212:	4603      	mov	r3, r0
 800f214:	4a23      	ldr	r2, [pc, #140]	@ (800f2a4 <vTaskStartScheduler+0xc8>)
 800f216:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f218:	4b22      	ldr	r3, [pc, #136]	@ (800f2a4 <vTaskStartScheduler+0xc8>)
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d002      	beq.n	800f226 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f220:	2301      	movs	r3, #1
 800f222:	617b      	str	r3, [r7, #20]
 800f224:	e001      	b.n	800f22a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f226:	2300      	movs	r3, #0
 800f228:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f22a:	697b      	ldr	r3, [r7, #20]
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d102      	bne.n	800f236 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f230:	f000 ff7a 	bl	8010128 <xTimerCreateTimerTask>
 800f234:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f236:	697b      	ldr	r3, [r7, #20]
 800f238:	2b01      	cmp	r3, #1
 800f23a:	d11b      	bne.n	800f274 <vTaskStartScheduler+0x98>
	__asm volatile
 800f23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f240:	f383 8811 	msr	BASEPRI, r3
 800f244:	f3bf 8f6f 	isb	sy
 800f248:	f3bf 8f4f 	dsb	sy
 800f24c:	613b      	str	r3, [r7, #16]
}
 800f24e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f250:	4b15      	ldr	r3, [pc, #84]	@ (800f2a8 <vTaskStartScheduler+0xcc>)
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	3354      	adds	r3, #84	@ 0x54
 800f256:	4a15      	ldr	r2, [pc, #84]	@ (800f2ac <vTaskStartScheduler+0xd0>)
 800f258:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f25a:	4b15      	ldr	r3, [pc, #84]	@ (800f2b0 <vTaskStartScheduler+0xd4>)
 800f25c:	f04f 32ff 	mov.w	r2, #4294967295
 800f260:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f262:	4b14      	ldr	r3, [pc, #80]	@ (800f2b4 <vTaskStartScheduler+0xd8>)
 800f264:	2201      	movs	r2, #1
 800f266:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f268:	4b13      	ldr	r3, [pc, #76]	@ (800f2b8 <vTaskStartScheduler+0xdc>)
 800f26a:	2200      	movs	r2, #0
 800f26c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f26e:	f001 fb3f 	bl	80108f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f272:	e00f      	b.n	800f294 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f27a:	d10b      	bne.n	800f294 <vTaskStartScheduler+0xb8>
	__asm volatile
 800f27c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f280:	f383 8811 	msr	BASEPRI, r3
 800f284:	f3bf 8f6f 	isb	sy
 800f288:	f3bf 8f4f 	dsb	sy
 800f28c:	60fb      	str	r3, [r7, #12]
}
 800f28e:	bf00      	nop
 800f290:	bf00      	nop
 800f292:	e7fd      	b.n	800f290 <vTaskStartScheduler+0xb4>
}
 800f294:	bf00      	nop
 800f296:	3718      	adds	r7, #24
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}
 800f29c:	080160e4 	.word	0x080160e4
 800f2a0:	0800f959 	.word	0x0800f959
 800f2a4:	20005a28 	.word	0x20005a28
 800f2a8:	20005530 	.word	0x20005530
 800f2ac:	20000080 	.word	0x20000080
 800f2b0:	20005a24 	.word	0x20005a24
 800f2b4:	20005a10 	.word	0x20005a10
 800f2b8:	20005a08 	.word	0x20005a08

0800f2bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f2bc:	b480      	push	{r7}
 800f2be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f2c0:	4b04      	ldr	r3, [pc, #16]	@ (800f2d4 <vTaskSuspendAll+0x18>)
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	3301      	adds	r3, #1
 800f2c6:	4a03      	ldr	r2, [pc, #12]	@ (800f2d4 <vTaskSuspendAll+0x18>)
 800f2c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f2ca:	bf00      	nop
 800f2cc:	46bd      	mov	sp, r7
 800f2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d2:	4770      	bx	lr
 800f2d4:	20005a2c 	.word	0x20005a2c

0800f2d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b084      	sub	sp, #16
 800f2dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f2de:	2300      	movs	r3, #0
 800f2e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f2e6:	4b42      	ldr	r3, [pc, #264]	@ (800f3f0 <xTaskResumeAll+0x118>)
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d10b      	bne.n	800f306 <xTaskResumeAll+0x2e>
	__asm volatile
 800f2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2f2:	f383 8811 	msr	BASEPRI, r3
 800f2f6:	f3bf 8f6f 	isb	sy
 800f2fa:	f3bf 8f4f 	dsb	sy
 800f2fe:	603b      	str	r3, [r7, #0]
}
 800f300:	bf00      	nop
 800f302:	bf00      	nop
 800f304:	e7fd      	b.n	800f302 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f306:	f001 fb97 	bl	8010a38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f30a:	4b39      	ldr	r3, [pc, #228]	@ (800f3f0 <xTaskResumeAll+0x118>)
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	3b01      	subs	r3, #1
 800f310:	4a37      	ldr	r2, [pc, #220]	@ (800f3f0 <xTaskResumeAll+0x118>)
 800f312:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f314:	4b36      	ldr	r3, [pc, #216]	@ (800f3f0 <xTaskResumeAll+0x118>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d162      	bne.n	800f3e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f31c:	4b35      	ldr	r3, [pc, #212]	@ (800f3f4 <xTaskResumeAll+0x11c>)
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d05e      	beq.n	800f3e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f324:	e02f      	b.n	800f386 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f326:	4b34      	ldr	r3, [pc, #208]	@ (800f3f8 <xTaskResumeAll+0x120>)
 800f328:	68db      	ldr	r3, [r3, #12]
 800f32a:	68db      	ldr	r3, [r3, #12]
 800f32c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	3318      	adds	r3, #24
 800f332:	4618      	mov	r0, r3
 800f334:	f7fe fd9e 	bl	800de74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	3304      	adds	r3, #4
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7fe fd99 	bl	800de74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f346:	4b2d      	ldr	r3, [pc, #180]	@ (800f3fc <xTaskResumeAll+0x124>)
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d903      	bls.n	800f356 <xTaskResumeAll+0x7e>
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f352:	4a2a      	ldr	r2, [pc, #168]	@ (800f3fc <xTaskResumeAll+0x124>)
 800f354:	6013      	str	r3, [r2, #0]
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f35a:	4613      	mov	r3, r2
 800f35c:	009b      	lsls	r3, r3, #2
 800f35e:	4413      	add	r3, r2
 800f360:	009b      	lsls	r3, r3, #2
 800f362:	4a27      	ldr	r2, [pc, #156]	@ (800f400 <xTaskResumeAll+0x128>)
 800f364:	441a      	add	r2, r3
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	3304      	adds	r3, #4
 800f36a:	4619      	mov	r1, r3
 800f36c:	4610      	mov	r0, r2
 800f36e:	f7fe fd24 	bl	800ddba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f376:	4b23      	ldr	r3, [pc, #140]	@ (800f404 <xTaskResumeAll+0x12c>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f37c:	429a      	cmp	r2, r3
 800f37e:	d302      	bcc.n	800f386 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800f380:	4b21      	ldr	r3, [pc, #132]	@ (800f408 <xTaskResumeAll+0x130>)
 800f382:	2201      	movs	r2, #1
 800f384:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f386:	4b1c      	ldr	r3, [pc, #112]	@ (800f3f8 <xTaskResumeAll+0x120>)
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d1cb      	bne.n	800f326 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d001      	beq.n	800f398 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f394:	f000 fbd4 	bl	800fb40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f398:	4b1c      	ldr	r3, [pc, #112]	@ (800f40c <xTaskResumeAll+0x134>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d010      	beq.n	800f3c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f3a4:	f000 f858 	bl	800f458 <xTaskIncrementTick>
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d002      	beq.n	800f3b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800f3ae:	4b16      	ldr	r3, [pc, #88]	@ (800f408 <xTaskResumeAll+0x130>)
 800f3b0:	2201      	movs	r2, #1
 800f3b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	3b01      	subs	r3, #1
 800f3b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d1f1      	bne.n	800f3a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800f3c0:	4b12      	ldr	r3, [pc, #72]	@ (800f40c <xTaskResumeAll+0x134>)
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f3c6:	4b10      	ldr	r3, [pc, #64]	@ (800f408 <xTaskResumeAll+0x130>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d009      	beq.n	800f3e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f3d2:	4b0f      	ldr	r3, [pc, #60]	@ (800f410 <xTaskResumeAll+0x138>)
 800f3d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3d8:	601a      	str	r2, [r3, #0]
 800f3da:	f3bf 8f4f 	dsb	sy
 800f3de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f3e2:	f001 fb5b 	bl	8010a9c <vPortExitCritical>

	return xAlreadyYielded;
 800f3e6:	68bb      	ldr	r3, [r7, #8]
}
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	3710      	adds	r7, #16
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}
 800f3f0:	20005a2c 	.word	0x20005a2c
 800f3f4:	20005a04 	.word	0x20005a04
 800f3f8:	200059c4 	.word	0x200059c4
 800f3fc:	20005a0c 	.word	0x20005a0c
 800f400:	20005534 	.word	0x20005534
 800f404:	20005530 	.word	0x20005530
 800f408:	20005a18 	.word	0x20005a18
 800f40c:	20005a14 	.word	0x20005a14
 800f410:	e000ed04 	.word	0xe000ed04

0800f414 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f414:	b480      	push	{r7}
 800f416:	b083      	sub	sp, #12
 800f418:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f41a:	4b05      	ldr	r3, [pc, #20]	@ (800f430 <xTaskGetTickCount+0x1c>)
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f420:	687b      	ldr	r3, [r7, #4]
}
 800f422:	4618      	mov	r0, r3
 800f424:	370c      	adds	r7, #12
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr
 800f42e:	bf00      	nop
 800f430:	20005a08 	.word	0x20005a08

0800f434 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b082      	sub	sp, #8
 800f438:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f43a:	f001 fbdd 	bl	8010bf8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800f43e:	2300      	movs	r3, #0
 800f440:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800f442:	4b04      	ldr	r3, [pc, #16]	@ (800f454 <xTaskGetTickCountFromISR+0x20>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f448:	683b      	ldr	r3, [r7, #0]
}
 800f44a:	4618      	mov	r0, r3
 800f44c:	3708      	adds	r7, #8
 800f44e:	46bd      	mov	sp, r7
 800f450:	bd80      	pop	{r7, pc}
 800f452:	bf00      	nop
 800f454:	20005a08 	.word	0x20005a08

0800f458 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b086      	sub	sp, #24
 800f45c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f45e:	2300      	movs	r3, #0
 800f460:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f462:	4b4f      	ldr	r3, [pc, #316]	@ (800f5a0 <xTaskIncrementTick+0x148>)
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	2b00      	cmp	r3, #0
 800f468:	f040 8090 	bne.w	800f58c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f46c:	4b4d      	ldr	r3, [pc, #308]	@ (800f5a4 <xTaskIncrementTick+0x14c>)
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	3301      	adds	r3, #1
 800f472:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f474:	4a4b      	ldr	r2, [pc, #300]	@ (800f5a4 <xTaskIncrementTick+0x14c>)
 800f476:	693b      	ldr	r3, [r7, #16]
 800f478:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f47a:	693b      	ldr	r3, [r7, #16]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d121      	bne.n	800f4c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800f480:	4b49      	ldr	r3, [pc, #292]	@ (800f5a8 <xTaskIncrementTick+0x150>)
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d00b      	beq.n	800f4a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800f48a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f48e:	f383 8811 	msr	BASEPRI, r3
 800f492:	f3bf 8f6f 	isb	sy
 800f496:	f3bf 8f4f 	dsb	sy
 800f49a:	603b      	str	r3, [r7, #0]
}
 800f49c:	bf00      	nop
 800f49e:	bf00      	nop
 800f4a0:	e7fd      	b.n	800f49e <xTaskIncrementTick+0x46>
 800f4a2:	4b41      	ldr	r3, [pc, #260]	@ (800f5a8 <xTaskIncrementTick+0x150>)
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	60fb      	str	r3, [r7, #12]
 800f4a8:	4b40      	ldr	r3, [pc, #256]	@ (800f5ac <xTaskIncrementTick+0x154>)
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	4a3e      	ldr	r2, [pc, #248]	@ (800f5a8 <xTaskIncrementTick+0x150>)
 800f4ae:	6013      	str	r3, [r2, #0]
 800f4b0:	4a3e      	ldr	r2, [pc, #248]	@ (800f5ac <xTaskIncrementTick+0x154>)
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	6013      	str	r3, [r2, #0]
 800f4b6:	4b3e      	ldr	r3, [pc, #248]	@ (800f5b0 <xTaskIncrementTick+0x158>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	4a3c      	ldr	r2, [pc, #240]	@ (800f5b0 <xTaskIncrementTick+0x158>)
 800f4be:	6013      	str	r3, [r2, #0]
 800f4c0:	f000 fb3e 	bl	800fb40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f4c4:	4b3b      	ldr	r3, [pc, #236]	@ (800f5b4 <xTaskIncrementTick+0x15c>)
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	693a      	ldr	r2, [r7, #16]
 800f4ca:	429a      	cmp	r2, r3
 800f4cc:	d349      	bcc.n	800f562 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f4ce:	4b36      	ldr	r3, [pc, #216]	@ (800f5a8 <xTaskIncrementTick+0x150>)
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d104      	bne.n	800f4e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f4d8:	4b36      	ldr	r3, [pc, #216]	@ (800f5b4 <xTaskIncrementTick+0x15c>)
 800f4da:	f04f 32ff 	mov.w	r2, #4294967295
 800f4de:	601a      	str	r2, [r3, #0]
					break;
 800f4e0:	e03f      	b.n	800f562 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4e2:	4b31      	ldr	r3, [pc, #196]	@ (800f5a8 <xTaskIncrementTick+0x150>)
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	68db      	ldr	r3, [r3, #12]
 800f4e8:	68db      	ldr	r3, [r3, #12]
 800f4ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f4ec:	68bb      	ldr	r3, [r7, #8]
 800f4ee:	685b      	ldr	r3, [r3, #4]
 800f4f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f4f2:	693a      	ldr	r2, [r7, #16]
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	429a      	cmp	r2, r3
 800f4f8:	d203      	bcs.n	800f502 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f4fa:	4a2e      	ldr	r2, [pc, #184]	@ (800f5b4 <xTaskIncrementTick+0x15c>)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f500:	e02f      	b.n	800f562 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	3304      	adds	r3, #4
 800f506:	4618      	mov	r0, r3
 800f508:	f7fe fcb4 	bl	800de74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f50c:	68bb      	ldr	r3, [r7, #8]
 800f50e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f510:	2b00      	cmp	r3, #0
 800f512:	d004      	beq.n	800f51e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	3318      	adds	r3, #24
 800f518:	4618      	mov	r0, r3
 800f51a:	f7fe fcab 	bl	800de74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f51e:	68bb      	ldr	r3, [r7, #8]
 800f520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f522:	4b25      	ldr	r3, [pc, #148]	@ (800f5b8 <xTaskIncrementTick+0x160>)
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	429a      	cmp	r2, r3
 800f528:	d903      	bls.n	800f532 <xTaskIncrementTick+0xda>
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f52e:	4a22      	ldr	r2, [pc, #136]	@ (800f5b8 <xTaskIncrementTick+0x160>)
 800f530:	6013      	str	r3, [r2, #0]
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f536:	4613      	mov	r3, r2
 800f538:	009b      	lsls	r3, r3, #2
 800f53a:	4413      	add	r3, r2
 800f53c:	009b      	lsls	r3, r3, #2
 800f53e:	4a1f      	ldr	r2, [pc, #124]	@ (800f5bc <xTaskIncrementTick+0x164>)
 800f540:	441a      	add	r2, r3
 800f542:	68bb      	ldr	r3, [r7, #8]
 800f544:	3304      	adds	r3, #4
 800f546:	4619      	mov	r1, r3
 800f548:	4610      	mov	r0, r2
 800f54a:	f7fe fc36 	bl	800ddba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f54e:	68bb      	ldr	r3, [r7, #8]
 800f550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f552:	4b1b      	ldr	r3, [pc, #108]	@ (800f5c0 <xTaskIncrementTick+0x168>)
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f558:	429a      	cmp	r2, r3
 800f55a:	d3b8      	bcc.n	800f4ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800f55c:	2301      	movs	r3, #1
 800f55e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f560:	e7b5      	b.n	800f4ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f562:	4b17      	ldr	r3, [pc, #92]	@ (800f5c0 <xTaskIncrementTick+0x168>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f568:	4914      	ldr	r1, [pc, #80]	@ (800f5bc <xTaskIncrementTick+0x164>)
 800f56a:	4613      	mov	r3, r2
 800f56c:	009b      	lsls	r3, r3, #2
 800f56e:	4413      	add	r3, r2
 800f570:	009b      	lsls	r3, r3, #2
 800f572:	440b      	add	r3, r1
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	2b01      	cmp	r3, #1
 800f578:	d901      	bls.n	800f57e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800f57a:	2301      	movs	r3, #1
 800f57c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f57e:	4b11      	ldr	r3, [pc, #68]	@ (800f5c4 <xTaskIncrementTick+0x16c>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d007      	beq.n	800f596 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800f586:	2301      	movs	r3, #1
 800f588:	617b      	str	r3, [r7, #20]
 800f58a:	e004      	b.n	800f596 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f58c:	4b0e      	ldr	r3, [pc, #56]	@ (800f5c8 <xTaskIncrementTick+0x170>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	3301      	adds	r3, #1
 800f592:	4a0d      	ldr	r2, [pc, #52]	@ (800f5c8 <xTaskIncrementTick+0x170>)
 800f594:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f596:	697b      	ldr	r3, [r7, #20]
}
 800f598:	4618      	mov	r0, r3
 800f59a:	3718      	adds	r7, #24
 800f59c:	46bd      	mov	sp, r7
 800f59e:	bd80      	pop	{r7, pc}
 800f5a0:	20005a2c 	.word	0x20005a2c
 800f5a4:	20005a08 	.word	0x20005a08
 800f5a8:	200059bc 	.word	0x200059bc
 800f5ac:	200059c0 	.word	0x200059c0
 800f5b0:	20005a1c 	.word	0x20005a1c
 800f5b4:	20005a24 	.word	0x20005a24
 800f5b8:	20005a0c 	.word	0x20005a0c
 800f5bc:	20005534 	.word	0x20005534
 800f5c0:	20005530 	.word	0x20005530
 800f5c4:	20005a18 	.word	0x20005a18
 800f5c8:	20005a14 	.word	0x20005a14

0800f5cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b086      	sub	sp, #24
 800f5d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f5d2:	4b3d      	ldr	r3, [pc, #244]	@ (800f6c8 <vTaskSwitchContext+0xfc>)
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d003      	beq.n	800f5e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f5da:	4b3c      	ldr	r3, [pc, #240]	@ (800f6cc <vTaskSwitchContext+0x100>)
 800f5dc:	2201      	movs	r2, #1
 800f5de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f5e0:	e06e      	b.n	800f6c0 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 800f5e2:	4b3a      	ldr	r3, [pc, #232]	@ (800f6cc <vTaskSwitchContext+0x100>)
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800f5e8:	4b39      	ldr	r3, [pc, #228]	@ (800f6d0 <vTaskSwitchContext+0x104>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5ee:	613b      	str	r3, [r7, #16]
 800f5f0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800f5f4:	60fb      	str	r3, [r7, #12]
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	68fa      	ldr	r2, [r7, #12]
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	d111      	bne.n	800f624 <vTaskSwitchContext+0x58>
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	3304      	adds	r3, #4
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	68fa      	ldr	r2, [r7, #12]
 800f608:	429a      	cmp	r2, r3
 800f60a:	d10b      	bne.n	800f624 <vTaskSwitchContext+0x58>
 800f60c:	693b      	ldr	r3, [r7, #16]
 800f60e:	3308      	adds	r3, #8
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	68fa      	ldr	r2, [r7, #12]
 800f614:	429a      	cmp	r2, r3
 800f616:	d105      	bne.n	800f624 <vTaskSwitchContext+0x58>
 800f618:	693b      	ldr	r3, [r7, #16]
 800f61a:	330c      	adds	r3, #12
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	68fa      	ldr	r2, [r7, #12]
 800f620:	429a      	cmp	r2, r3
 800f622:	d008      	beq.n	800f636 <vTaskSwitchContext+0x6a>
 800f624:	4b2a      	ldr	r3, [pc, #168]	@ (800f6d0 <vTaskSwitchContext+0x104>)
 800f626:	681a      	ldr	r2, [r3, #0]
 800f628:	4b29      	ldr	r3, [pc, #164]	@ (800f6d0 <vTaskSwitchContext+0x104>)
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	3334      	adds	r3, #52	@ 0x34
 800f62e:	4619      	mov	r1, r3
 800f630:	4610      	mov	r0, r2
 800f632:	f7f2 fb4d 	bl	8001cd0 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f636:	4b27      	ldr	r3, [pc, #156]	@ (800f6d4 <vTaskSwitchContext+0x108>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	617b      	str	r3, [r7, #20]
 800f63c:	e011      	b.n	800f662 <vTaskSwitchContext+0x96>
 800f63e:	697b      	ldr	r3, [r7, #20]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d10b      	bne.n	800f65c <vTaskSwitchContext+0x90>
	__asm volatile
 800f644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f648:	f383 8811 	msr	BASEPRI, r3
 800f64c:	f3bf 8f6f 	isb	sy
 800f650:	f3bf 8f4f 	dsb	sy
 800f654:	607b      	str	r3, [r7, #4]
}
 800f656:	bf00      	nop
 800f658:	bf00      	nop
 800f65a:	e7fd      	b.n	800f658 <vTaskSwitchContext+0x8c>
 800f65c:	697b      	ldr	r3, [r7, #20]
 800f65e:	3b01      	subs	r3, #1
 800f660:	617b      	str	r3, [r7, #20]
 800f662:	491d      	ldr	r1, [pc, #116]	@ (800f6d8 <vTaskSwitchContext+0x10c>)
 800f664:	697a      	ldr	r2, [r7, #20]
 800f666:	4613      	mov	r3, r2
 800f668:	009b      	lsls	r3, r3, #2
 800f66a:	4413      	add	r3, r2
 800f66c:	009b      	lsls	r3, r3, #2
 800f66e:	440b      	add	r3, r1
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d0e3      	beq.n	800f63e <vTaskSwitchContext+0x72>
 800f676:	697a      	ldr	r2, [r7, #20]
 800f678:	4613      	mov	r3, r2
 800f67a:	009b      	lsls	r3, r3, #2
 800f67c:	4413      	add	r3, r2
 800f67e:	009b      	lsls	r3, r3, #2
 800f680:	4a15      	ldr	r2, [pc, #84]	@ (800f6d8 <vTaskSwitchContext+0x10c>)
 800f682:	4413      	add	r3, r2
 800f684:	60bb      	str	r3, [r7, #8]
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	685b      	ldr	r3, [r3, #4]
 800f68a:	685a      	ldr	r2, [r3, #4]
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	605a      	str	r2, [r3, #4]
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	685a      	ldr	r2, [r3, #4]
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	3308      	adds	r3, #8
 800f698:	429a      	cmp	r2, r3
 800f69a:	d104      	bne.n	800f6a6 <vTaskSwitchContext+0xda>
 800f69c:	68bb      	ldr	r3, [r7, #8]
 800f69e:	685b      	ldr	r3, [r3, #4]
 800f6a0:	685a      	ldr	r2, [r3, #4]
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	605a      	str	r2, [r3, #4]
 800f6a6:	68bb      	ldr	r3, [r7, #8]
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	68db      	ldr	r3, [r3, #12]
 800f6ac:	4a08      	ldr	r2, [pc, #32]	@ (800f6d0 <vTaskSwitchContext+0x104>)
 800f6ae:	6013      	str	r3, [r2, #0]
 800f6b0:	4a08      	ldr	r2, [pc, #32]	@ (800f6d4 <vTaskSwitchContext+0x108>)
 800f6b2:	697b      	ldr	r3, [r7, #20]
 800f6b4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f6b6:	4b06      	ldr	r3, [pc, #24]	@ (800f6d0 <vTaskSwitchContext+0x104>)
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	3354      	adds	r3, #84	@ 0x54
 800f6bc:	4a07      	ldr	r2, [pc, #28]	@ (800f6dc <vTaskSwitchContext+0x110>)
 800f6be:	6013      	str	r3, [r2, #0]
}
 800f6c0:	bf00      	nop
 800f6c2:	3718      	adds	r7, #24
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}
 800f6c8:	20005a2c 	.word	0x20005a2c
 800f6cc:	20005a18 	.word	0x20005a18
 800f6d0:	20005530 	.word	0x20005530
 800f6d4:	20005a0c 	.word	0x20005a0c
 800f6d8:	20005534 	.word	0x20005534
 800f6dc:	20000080 	.word	0x20000080

0800f6e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f6e0:	b580      	push	{r7, lr}
 800f6e2:	b084      	sub	sp, #16
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
 800f6e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d10b      	bne.n	800f708 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6f4:	f383 8811 	msr	BASEPRI, r3
 800f6f8:	f3bf 8f6f 	isb	sy
 800f6fc:	f3bf 8f4f 	dsb	sy
 800f700:	60fb      	str	r3, [r7, #12]
}
 800f702:	bf00      	nop
 800f704:	bf00      	nop
 800f706:	e7fd      	b.n	800f704 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f708:	4b07      	ldr	r3, [pc, #28]	@ (800f728 <vTaskPlaceOnEventList+0x48>)
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	3318      	adds	r3, #24
 800f70e:	4619      	mov	r1, r3
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f7fe fb76 	bl	800de02 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f716:	2101      	movs	r1, #1
 800f718:	6838      	ldr	r0, [r7, #0]
 800f71a:	f000 fcb1 	bl	8010080 <prvAddCurrentTaskToDelayedList>
}
 800f71e:	bf00      	nop
 800f720:	3710      	adds	r7, #16
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}
 800f726:	bf00      	nop
 800f728:	20005530 	.word	0x20005530

0800f72c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b086      	sub	sp, #24
 800f730:	af00      	add	r7, sp, #0
 800f732:	60f8      	str	r0, [r7, #12]
 800f734:	60b9      	str	r1, [r7, #8]
 800f736:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d10b      	bne.n	800f756 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f742:	f383 8811 	msr	BASEPRI, r3
 800f746:	f3bf 8f6f 	isb	sy
 800f74a:	f3bf 8f4f 	dsb	sy
 800f74e:	617b      	str	r3, [r7, #20]
}
 800f750:	bf00      	nop
 800f752:	bf00      	nop
 800f754:	e7fd      	b.n	800f752 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f756:	4b0a      	ldr	r3, [pc, #40]	@ (800f780 <vTaskPlaceOnEventListRestricted+0x54>)
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	3318      	adds	r3, #24
 800f75c:	4619      	mov	r1, r3
 800f75e:	68f8      	ldr	r0, [r7, #12]
 800f760:	f7fe fb2b 	bl	800ddba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d002      	beq.n	800f770 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f76a:	f04f 33ff 	mov.w	r3, #4294967295
 800f76e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f770:	6879      	ldr	r1, [r7, #4]
 800f772:	68b8      	ldr	r0, [r7, #8]
 800f774:	f000 fc84 	bl	8010080 <prvAddCurrentTaskToDelayedList>
	}
 800f778:	bf00      	nop
 800f77a:	3718      	adds	r7, #24
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	20005530 	.word	0x20005530

0800f784 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b086      	sub	sp, #24
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	68db      	ldr	r3, [r3, #12]
 800f790:	68db      	ldr	r3, [r3, #12]
 800f792:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d10b      	bne.n	800f7b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f79e:	f383 8811 	msr	BASEPRI, r3
 800f7a2:	f3bf 8f6f 	isb	sy
 800f7a6:	f3bf 8f4f 	dsb	sy
 800f7aa:	60fb      	str	r3, [r7, #12]
}
 800f7ac:	bf00      	nop
 800f7ae:	bf00      	nop
 800f7b0:	e7fd      	b.n	800f7ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	3318      	adds	r3, #24
 800f7b6:	4618      	mov	r0, r3
 800f7b8:	f7fe fb5c 	bl	800de74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f7bc:	4b1d      	ldr	r3, [pc, #116]	@ (800f834 <xTaskRemoveFromEventList+0xb0>)
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d11d      	bne.n	800f800 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	3304      	adds	r3, #4
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	f7fe fb53 	bl	800de74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f7ce:	693b      	ldr	r3, [r7, #16]
 800f7d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7d2:	4b19      	ldr	r3, [pc, #100]	@ (800f838 <xTaskRemoveFromEventList+0xb4>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	d903      	bls.n	800f7e2 <xTaskRemoveFromEventList+0x5e>
 800f7da:	693b      	ldr	r3, [r7, #16]
 800f7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7de:	4a16      	ldr	r2, [pc, #88]	@ (800f838 <xTaskRemoveFromEventList+0xb4>)
 800f7e0:	6013      	str	r3, [r2, #0]
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7e6:	4613      	mov	r3, r2
 800f7e8:	009b      	lsls	r3, r3, #2
 800f7ea:	4413      	add	r3, r2
 800f7ec:	009b      	lsls	r3, r3, #2
 800f7ee:	4a13      	ldr	r2, [pc, #76]	@ (800f83c <xTaskRemoveFromEventList+0xb8>)
 800f7f0:	441a      	add	r2, r3
 800f7f2:	693b      	ldr	r3, [r7, #16]
 800f7f4:	3304      	adds	r3, #4
 800f7f6:	4619      	mov	r1, r3
 800f7f8:	4610      	mov	r0, r2
 800f7fa:	f7fe fade 	bl	800ddba <vListInsertEnd>
 800f7fe:	e005      	b.n	800f80c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f800:	693b      	ldr	r3, [r7, #16]
 800f802:	3318      	adds	r3, #24
 800f804:	4619      	mov	r1, r3
 800f806:	480e      	ldr	r0, [pc, #56]	@ (800f840 <xTaskRemoveFromEventList+0xbc>)
 800f808:	f7fe fad7 	bl	800ddba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f80c:	693b      	ldr	r3, [r7, #16]
 800f80e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f810:	4b0c      	ldr	r3, [pc, #48]	@ (800f844 <xTaskRemoveFromEventList+0xc0>)
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f816:	429a      	cmp	r2, r3
 800f818:	d905      	bls.n	800f826 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f81a:	2301      	movs	r3, #1
 800f81c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f81e:	4b0a      	ldr	r3, [pc, #40]	@ (800f848 <xTaskRemoveFromEventList+0xc4>)
 800f820:	2201      	movs	r2, #1
 800f822:	601a      	str	r2, [r3, #0]
 800f824:	e001      	b.n	800f82a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f826:	2300      	movs	r3, #0
 800f828:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f82a:	697b      	ldr	r3, [r7, #20]
}
 800f82c:	4618      	mov	r0, r3
 800f82e:	3718      	adds	r7, #24
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}
 800f834:	20005a2c 	.word	0x20005a2c
 800f838:	20005a0c 	.word	0x20005a0c
 800f83c:	20005534 	.word	0x20005534
 800f840:	200059c4 	.word	0x200059c4
 800f844:	20005530 	.word	0x20005530
 800f848:	20005a18 	.word	0x20005a18

0800f84c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f84c:	b480      	push	{r7}
 800f84e:	b083      	sub	sp, #12
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f854:	4b06      	ldr	r3, [pc, #24]	@ (800f870 <vTaskInternalSetTimeOutState+0x24>)
 800f856:	681a      	ldr	r2, [r3, #0]
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f85c:	4b05      	ldr	r3, [pc, #20]	@ (800f874 <vTaskInternalSetTimeOutState+0x28>)
 800f85e:	681a      	ldr	r2, [r3, #0]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	605a      	str	r2, [r3, #4]
}
 800f864:	bf00      	nop
 800f866:	370c      	adds	r7, #12
 800f868:	46bd      	mov	sp, r7
 800f86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f86e:	4770      	bx	lr
 800f870:	20005a1c 	.word	0x20005a1c
 800f874:	20005a08 	.word	0x20005a08

0800f878 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b088      	sub	sp, #32
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
 800f880:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d10b      	bne.n	800f8a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f88c:	f383 8811 	msr	BASEPRI, r3
 800f890:	f3bf 8f6f 	isb	sy
 800f894:	f3bf 8f4f 	dsb	sy
 800f898:	613b      	str	r3, [r7, #16]
}
 800f89a:	bf00      	nop
 800f89c:	bf00      	nop
 800f89e:	e7fd      	b.n	800f89c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d10b      	bne.n	800f8be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800f8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8aa:	f383 8811 	msr	BASEPRI, r3
 800f8ae:	f3bf 8f6f 	isb	sy
 800f8b2:	f3bf 8f4f 	dsb	sy
 800f8b6:	60fb      	str	r3, [r7, #12]
}
 800f8b8:	bf00      	nop
 800f8ba:	bf00      	nop
 800f8bc:	e7fd      	b.n	800f8ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800f8be:	f001 f8bb 	bl	8010a38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f8c2:	4b1d      	ldr	r3, [pc, #116]	@ (800f938 <xTaskCheckForTimeOut+0xc0>)
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	685b      	ldr	r3, [r3, #4]
 800f8cc:	69ba      	ldr	r2, [r7, #24]
 800f8ce:	1ad3      	subs	r3, r2, r3
 800f8d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8da:	d102      	bne.n	800f8e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f8dc:	2300      	movs	r3, #0
 800f8de:	61fb      	str	r3, [r7, #28]
 800f8e0:	e023      	b.n	800f92a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681a      	ldr	r2, [r3, #0]
 800f8e6:	4b15      	ldr	r3, [pc, #84]	@ (800f93c <xTaskCheckForTimeOut+0xc4>)
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d007      	beq.n	800f8fe <xTaskCheckForTimeOut+0x86>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	685b      	ldr	r3, [r3, #4]
 800f8f2:	69ba      	ldr	r2, [r7, #24]
 800f8f4:	429a      	cmp	r2, r3
 800f8f6:	d302      	bcc.n	800f8fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	61fb      	str	r3, [r7, #28]
 800f8fc:	e015      	b.n	800f92a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	697a      	ldr	r2, [r7, #20]
 800f904:	429a      	cmp	r2, r3
 800f906:	d20b      	bcs.n	800f920 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	681a      	ldr	r2, [r3, #0]
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	1ad2      	subs	r2, r2, r3
 800f910:	683b      	ldr	r3, [r7, #0]
 800f912:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f914:	6878      	ldr	r0, [r7, #4]
 800f916:	f7ff ff99 	bl	800f84c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f91a:	2300      	movs	r3, #0
 800f91c:	61fb      	str	r3, [r7, #28]
 800f91e:	e004      	b.n	800f92a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f920:	683b      	ldr	r3, [r7, #0]
 800f922:	2200      	movs	r2, #0
 800f924:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f926:	2301      	movs	r3, #1
 800f928:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f92a:	f001 f8b7 	bl	8010a9c <vPortExitCritical>

	return xReturn;
 800f92e:	69fb      	ldr	r3, [r7, #28]
}
 800f930:	4618      	mov	r0, r3
 800f932:	3720      	adds	r7, #32
 800f934:	46bd      	mov	sp, r7
 800f936:	bd80      	pop	{r7, pc}
 800f938:	20005a08 	.word	0x20005a08
 800f93c:	20005a1c 	.word	0x20005a1c

0800f940 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f940:	b480      	push	{r7}
 800f942:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f944:	4b03      	ldr	r3, [pc, #12]	@ (800f954 <vTaskMissedYield+0x14>)
 800f946:	2201      	movs	r2, #1
 800f948:	601a      	str	r2, [r3, #0]
}
 800f94a:	bf00      	nop
 800f94c:	46bd      	mov	sp, r7
 800f94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f952:	4770      	bx	lr
 800f954:	20005a18 	.word	0x20005a18

0800f958 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b082      	sub	sp, #8
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f960:	f000 f852 	bl	800fa08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f964:	4b06      	ldr	r3, [pc, #24]	@ (800f980 <prvIdleTask+0x28>)
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	2b01      	cmp	r3, #1
 800f96a:	d9f9      	bls.n	800f960 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f96c:	4b05      	ldr	r3, [pc, #20]	@ (800f984 <prvIdleTask+0x2c>)
 800f96e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f972:	601a      	str	r2, [r3, #0]
 800f974:	f3bf 8f4f 	dsb	sy
 800f978:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f97c:	e7f0      	b.n	800f960 <prvIdleTask+0x8>
 800f97e:	bf00      	nop
 800f980:	20005534 	.word	0x20005534
 800f984:	e000ed04 	.word	0xe000ed04

0800f988 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b082      	sub	sp, #8
 800f98c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f98e:	2300      	movs	r3, #0
 800f990:	607b      	str	r3, [r7, #4]
 800f992:	e00c      	b.n	800f9ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f994:	687a      	ldr	r2, [r7, #4]
 800f996:	4613      	mov	r3, r2
 800f998:	009b      	lsls	r3, r3, #2
 800f99a:	4413      	add	r3, r2
 800f99c:	009b      	lsls	r3, r3, #2
 800f99e:	4a12      	ldr	r2, [pc, #72]	@ (800f9e8 <prvInitialiseTaskLists+0x60>)
 800f9a0:	4413      	add	r3, r2
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f7fe f9dc 	bl	800dd60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	3301      	adds	r3, #1
 800f9ac:	607b      	str	r3, [r7, #4]
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	2b37      	cmp	r3, #55	@ 0x37
 800f9b2:	d9ef      	bls.n	800f994 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f9b4:	480d      	ldr	r0, [pc, #52]	@ (800f9ec <prvInitialiseTaskLists+0x64>)
 800f9b6:	f7fe f9d3 	bl	800dd60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f9ba:	480d      	ldr	r0, [pc, #52]	@ (800f9f0 <prvInitialiseTaskLists+0x68>)
 800f9bc:	f7fe f9d0 	bl	800dd60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f9c0:	480c      	ldr	r0, [pc, #48]	@ (800f9f4 <prvInitialiseTaskLists+0x6c>)
 800f9c2:	f7fe f9cd 	bl	800dd60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f9c6:	480c      	ldr	r0, [pc, #48]	@ (800f9f8 <prvInitialiseTaskLists+0x70>)
 800f9c8:	f7fe f9ca 	bl	800dd60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f9cc:	480b      	ldr	r0, [pc, #44]	@ (800f9fc <prvInitialiseTaskLists+0x74>)
 800f9ce:	f7fe f9c7 	bl	800dd60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f9d2:	4b0b      	ldr	r3, [pc, #44]	@ (800fa00 <prvInitialiseTaskLists+0x78>)
 800f9d4:	4a05      	ldr	r2, [pc, #20]	@ (800f9ec <prvInitialiseTaskLists+0x64>)
 800f9d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f9d8:	4b0a      	ldr	r3, [pc, #40]	@ (800fa04 <prvInitialiseTaskLists+0x7c>)
 800f9da:	4a05      	ldr	r2, [pc, #20]	@ (800f9f0 <prvInitialiseTaskLists+0x68>)
 800f9dc:	601a      	str	r2, [r3, #0]
}
 800f9de:	bf00      	nop
 800f9e0:	3708      	adds	r7, #8
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}
 800f9e6:	bf00      	nop
 800f9e8:	20005534 	.word	0x20005534
 800f9ec:	20005994 	.word	0x20005994
 800f9f0:	200059a8 	.word	0x200059a8
 800f9f4:	200059c4 	.word	0x200059c4
 800f9f8:	200059d8 	.word	0x200059d8
 800f9fc:	200059f0 	.word	0x200059f0
 800fa00:	200059bc 	.word	0x200059bc
 800fa04:	200059c0 	.word	0x200059c0

0800fa08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b082      	sub	sp, #8
 800fa0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fa0e:	e019      	b.n	800fa44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800fa10:	f001 f812 	bl	8010a38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa14:	4b10      	ldr	r3, [pc, #64]	@ (800fa58 <prvCheckTasksWaitingTermination+0x50>)
 800fa16:	68db      	ldr	r3, [r3, #12]
 800fa18:	68db      	ldr	r3, [r3, #12]
 800fa1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	3304      	adds	r3, #4
 800fa20:	4618      	mov	r0, r3
 800fa22:	f7fe fa27 	bl	800de74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800fa26:	4b0d      	ldr	r3, [pc, #52]	@ (800fa5c <prvCheckTasksWaitingTermination+0x54>)
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	3b01      	subs	r3, #1
 800fa2c:	4a0b      	ldr	r2, [pc, #44]	@ (800fa5c <prvCheckTasksWaitingTermination+0x54>)
 800fa2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800fa30:	4b0b      	ldr	r3, [pc, #44]	@ (800fa60 <prvCheckTasksWaitingTermination+0x58>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	3b01      	subs	r3, #1
 800fa36:	4a0a      	ldr	r2, [pc, #40]	@ (800fa60 <prvCheckTasksWaitingTermination+0x58>)
 800fa38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800fa3a:	f001 f82f 	bl	8010a9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800fa3e:	6878      	ldr	r0, [r7, #4]
 800fa40:	f000 f848 	bl	800fad4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fa44:	4b06      	ldr	r3, [pc, #24]	@ (800fa60 <prvCheckTasksWaitingTermination+0x58>)
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d1e1      	bne.n	800fa10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800fa4c:	bf00      	nop
 800fa4e:	bf00      	nop
 800fa50:	3708      	adds	r7, #8
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}
 800fa56:	bf00      	nop
 800fa58:	200059d8 	.word	0x200059d8
 800fa5c:	20005a04 	.word	0x20005a04
 800fa60:	200059ec 	.word	0x200059ec

0800fa64 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800fa64:	b480      	push	{r7}
 800fa66:	b085      	sub	sp, #20
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800fa70:	e005      	b.n	800fa7e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	3301      	adds	r3, #1
 800fa76:	607b      	str	r3, [r7, #4]
			ulCount++;
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	3301      	adds	r3, #1
 800fa7c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	2ba5      	cmp	r3, #165	@ 0xa5
 800fa84:	d0f5      	beq.n	800fa72 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	089b      	lsrs	r3, r3, #2
 800fa8a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	b29b      	uxth	r3, r3
	}
 800fa90:	4618      	mov	r0, r3
 800fa92:	3714      	adds	r7, #20
 800fa94:	46bd      	mov	sp, r7
 800fa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9a:	4770      	bx	lr

0800fa9c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b086      	sub	sp, #24
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d102      	bne.n	800fab0 <uxTaskGetStackHighWaterMark+0x14>
 800faaa:	4b09      	ldr	r3, [pc, #36]	@ (800fad0 <uxTaskGetStackHighWaterMark+0x34>)
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	e000      	b.n	800fab2 <uxTaskGetStackHighWaterMark+0x16>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fab8:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800faba:	6938      	ldr	r0, [r7, #16]
 800fabc:	f7ff ffd2 	bl	800fa64 <prvTaskCheckFreeStackSpace>
 800fac0:	4603      	mov	r3, r0
 800fac2:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800fac4:	68fb      	ldr	r3, [r7, #12]
	}
 800fac6:	4618      	mov	r0, r3
 800fac8:	3718      	adds	r7, #24
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	20005530 	.word	0x20005530

0800fad4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b084      	sub	sp, #16
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	3354      	adds	r3, #84	@ 0x54
 800fae0:	4618      	mov	r0, r3
 800fae2:	f002 fb63 	bl	80121ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800faec:	2b00      	cmp	r3, #0
 800faee:	d108      	bne.n	800fb02 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800faf4:	4618      	mov	r0, r3
 800faf6:	f001 f98f 	bl	8010e18 <vPortFree>
				vPortFree( pxTCB );
 800fafa:	6878      	ldr	r0, [r7, #4]
 800fafc:	f001 f98c 	bl	8010e18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800fb00:	e019      	b.n	800fb36 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fb08:	2b01      	cmp	r3, #1
 800fb0a:	d103      	bne.n	800fb14 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800fb0c:	6878      	ldr	r0, [r7, #4]
 800fb0e:	f001 f983 	bl	8010e18 <vPortFree>
	}
 800fb12:	e010      	b.n	800fb36 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fb1a:	2b02      	cmp	r3, #2
 800fb1c:	d00b      	beq.n	800fb36 <prvDeleteTCB+0x62>
	__asm volatile
 800fb1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb22:	f383 8811 	msr	BASEPRI, r3
 800fb26:	f3bf 8f6f 	isb	sy
 800fb2a:	f3bf 8f4f 	dsb	sy
 800fb2e:	60fb      	str	r3, [r7, #12]
}
 800fb30:	bf00      	nop
 800fb32:	bf00      	nop
 800fb34:	e7fd      	b.n	800fb32 <prvDeleteTCB+0x5e>
	}
 800fb36:	bf00      	nop
 800fb38:	3710      	adds	r7, #16
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
	...

0800fb40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fb40:	b480      	push	{r7}
 800fb42:	b083      	sub	sp, #12
 800fb44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fb46:	4b0c      	ldr	r3, [pc, #48]	@ (800fb78 <prvResetNextTaskUnblockTime+0x38>)
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d104      	bne.n	800fb5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fb50:	4b0a      	ldr	r3, [pc, #40]	@ (800fb7c <prvResetNextTaskUnblockTime+0x3c>)
 800fb52:	f04f 32ff 	mov.w	r2, #4294967295
 800fb56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fb58:	e008      	b.n	800fb6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb5a:	4b07      	ldr	r3, [pc, #28]	@ (800fb78 <prvResetNextTaskUnblockTime+0x38>)
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	68db      	ldr	r3, [r3, #12]
 800fb60:	68db      	ldr	r3, [r3, #12]
 800fb62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	685b      	ldr	r3, [r3, #4]
 800fb68:	4a04      	ldr	r2, [pc, #16]	@ (800fb7c <prvResetNextTaskUnblockTime+0x3c>)
 800fb6a:	6013      	str	r3, [r2, #0]
}
 800fb6c:	bf00      	nop
 800fb6e:	370c      	adds	r7, #12
 800fb70:	46bd      	mov	sp, r7
 800fb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb76:	4770      	bx	lr
 800fb78:	200059bc 	.word	0x200059bc
 800fb7c:	20005a24 	.word	0x20005a24

0800fb80 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800fb80:	b480      	push	{r7}
 800fb82:	b083      	sub	sp, #12
 800fb84:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800fb86:	4b05      	ldr	r3, [pc, #20]	@ (800fb9c <xTaskGetCurrentTaskHandle+0x1c>)
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800fb8c:	687b      	ldr	r3, [r7, #4]
	}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	370c      	adds	r7, #12
 800fb92:	46bd      	mov	sp, r7
 800fb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb98:	4770      	bx	lr
 800fb9a:	bf00      	nop
 800fb9c:	20005530 	.word	0x20005530

0800fba0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fba0:	b480      	push	{r7}
 800fba2:	b083      	sub	sp, #12
 800fba4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fba6:	4b0b      	ldr	r3, [pc, #44]	@ (800fbd4 <xTaskGetSchedulerState+0x34>)
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d102      	bne.n	800fbb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fbae:	2301      	movs	r3, #1
 800fbb0:	607b      	str	r3, [r7, #4]
 800fbb2:	e008      	b.n	800fbc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fbb4:	4b08      	ldr	r3, [pc, #32]	@ (800fbd8 <xTaskGetSchedulerState+0x38>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d102      	bne.n	800fbc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fbbc:	2302      	movs	r3, #2
 800fbbe:	607b      	str	r3, [r7, #4]
 800fbc0:	e001      	b.n	800fbc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fbc6:	687b      	ldr	r3, [r7, #4]
	}
 800fbc8:	4618      	mov	r0, r3
 800fbca:	370c      	adds	r7, #12
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd2:	4770      	bx	lr
 800fbd4:	20005a10 	.word	0x20005a10
 800fbd8:	20005a2c 	.word	0x20005a2c

0800fbdc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b084      	sub	sp, #16
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800fbe8:	2300      	movs	r3, #0
 800fbea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d051      	beq.n	800fc96 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800fbf2:	68bb      	ldr	r3, [r7, #8]
 800fbf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbf6:	4b2a      	ldr	r3, [pc, #168]	@ (800fca0 <xTaskPriorityInherit+0xc4>)
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbfc:	429a      	cmp	r2, r3
 800fbfe:	d241      	bcs.n	800fc84 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fc00:	68bb      	ldr	r3, [r7, #8]
 800fc02:	699b      	ldr	r3, [r3, #24]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	db06      	blt.n	800fc16 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc08:	4b25      	ldr	r3, [pc, #148]	@ (800fca0 <xTaskPriorityInherit+0xc4>)
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc0e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fc12:	68bb      	ldr	r3, [r7, #8]
 800fc14:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800fc16:	68bb      	ldr	r3, [r7, #8]
 800fc18:	6959      	ldr	r1, [r3, #20]
 800fc1a:	68bb      	ldr	r3, [r7, #8]
 800fc1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc1e:	4613      	mov	r3, r2
 800fc20:	009b      	lsls	r3, r3, #2
 800fc22:	4413      	add	r3, r2
 800fc24:	009b      	lsls	r3, r3, #2
 800fc26:	4a1f      	ldr	r2, [pc, #124]	@ (800fca4 <xTaskPriorityInherit+0xc8>)
 800fc28:	4413      	add	r3, r2
 800fc2a:	4299      	cmp	r1, r3
 800fc2c:	d122      	bne.n	800fc74 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fc2e:	68bb      	ldr	r3, [r7, #8]
 800fc30:	3304      	adds	r3, #4
 800fc32:	4618      	mov	r0, r3
 800fc34:	f7fe f91e 	bl	800de74 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fc38:	4b19      	ldr	r3, [pc, #100]	@ (800fca0 <xTaskPriorityInherit+0xc4>)
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc3e:	68bb      	ldr	r3, [r7, #8]
 800fc40:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc46:	4b18      	ldr	r3, [pc, #96]	@ (800fca8 <xTaskPriorityInherit+0xcc>)
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	429a      	cmp	r2, r3
 800fc4c:	d903      	bls.n	800fc56 <xTaskPriorityInherit+0x7a>
 800fc4e:	68bb      	ldr	r3, [r7, #8]
 800fc50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc52:	4a15      	ldr	r2, [pc, #84]	@ (800fca8 <xTaskPriorityInherit+0xcc>)
 800fc54:	6013      	str	r3, [r2, #0]
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc5a:	4613      	mov	r3, r2
 800fc5c:	009b      	lsls	r3, r3, #2
 800fc5e:	4413      	add	r3, r2
 800fc60:	009b      	lsls	r3, r3, #2
 800fc62:	4a10      	ldr	r2, [pc, #64]	@ (800fca4 <xTaskPriorityInherit+0xc8>)
 800fc64:	441a      	add	r2, r3
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	3304      	adds	r3, #4
 800fc6a:	4619      	mov	r1, r3
 800fc6c:	4610      	mov	r0, r2
 800fc6e:	f7fe f8a4 	bl	800ddba <vListInsertEnd>
 800fc72:	e004      	b.n	800fc7e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fc74:	4b0a      	ldr	r3, [pc, #40]	@ (800fca0 <xTaskPriorityInherit+0xc4>)
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800fc7e:	2301      	movs	r3, #1
 800fc80:	60fb      	str	r3, [r7, #12]
 800fc82:	e008      	b.n	800fc96 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fc88:	4b05      	ldr	r3, [pc, #20]	@ (800fca0 <xTaskPriorityInherit+0xc4>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc8e:	429a      	cmp	r2, r3
 800fc90:	d201      	bcs.n	800fc96 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800fc92:	2301      	movs	r3, #1
 800fc94:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fc96:	68fb      	ldr	r3, [r7, #12]
	}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3710      	adds	r7, #16
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}
 800fca0:	20005530 	.word	0x20005530
 800fca4:	20005534 	.word	0x20005534
 800fca8:	20005a0c 	.word	0x20005a0c

0800fcac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b086      	sub	sp, #24
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800fcb8:	2300      	movs	r3, #0
 800fcba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d058      	beq.n	800fd74 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800fcc2:	4b2f      	ldr	r3, [pc, #188]	@ (800fd80 <xTaskPriorityDisinherit+0xd4>)
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	693a      	ldr	r2, [r7, #16]
 800fcc8:	429a      	cmp	r2, r3
 800fcca:	d00b      	beq.n	800fce4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800fccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcd0:	f383 8811 	msr	BASEPRI, r3
 800fcd4:	f3bf 8f6f 	isb	sy
 800fcd8:	f3bf 8f4f 	dsb	sy
 800fcdc:	60fb      	str	r3, [r7, #12]
}
 800fcde:	bf00      	nop
 800fce0:	bf00      	nop
 800fce2:	e7fd      	b.n	800fce0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800fce4:	693b      	ldr	r3, [r7, #16]
 800fce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d10b      	bne.n	800fd04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800fcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcf0:	f383 8811 	msr	BASEPRI, r3
 800fcf4:	f3bf 8f6f 	isb	sy
 800fcf8:	f3bf 8f4f 	dsb	sy
 800fcfc:	60bb      	str	r3, [r7, #8]
}
 800fcfe:	bf00      	nop
 800fd00:	bf00      	nop
 800fd02:	e7fd      	b.n	800fd00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800fd04:	693b      	ldr	r3, [r7, #16]
 800fd06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd08:	1e5a      	subs	r2, r3, #1
 800fd0a:	693b      	ldr	r3, [r7, #16]
 800fd0c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800fd0e:	693b      	ldr	r3, [r7, #16]
 800fd10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd12:	693b      	ldr	r3, [r7, #16]
 800fd14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d02c      	beq.n	800fd74 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800fd1a:	693b      	ldr	r3, [r7, #16]
 800fd1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d128      	bne.n	800fd74 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fd22:	693b      	ldr	r3, [r7, #16]
 800fd24:	3304      	adds	r3, #4
 800fd26:	4618      	mov	r0, r3
 800fd28:	f7fe f8a4 	bl	800de74 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800fd2c:	693b      	ldr	r3, [r7, #16]
 800fd2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd34:	693b      	ldr	r3, [r7, #16]
 800fd36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fd3c:	693b      	ldr	r3, [r7, #16]
 800fd3e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd44:	4b0f      	ldr	r3, [pc, #60]	@ (800fd84 <xTaskPriorityDisinherit+0xd8>)
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	429a      	cmp	r2, r3
 800fd4a:	d903      	bls.n	800fd54 <xTaskPriorityDisinherit+0xa8>
 800fd4c:	693b      	ldr	r3, [r7, #16]
 800fd4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd50:	4a0c      	ldr	r2, [pc, #48]	@ (800fd84 <xTaskPriorityDisinherit+0xd8>)
 800fd52:	6013      	str	r3, [r2, #0]
 800fd54:	693b      	ldr	r3, [r7, #16]
 800fd56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd58:	4613      	mov	r3, r2
 800fd5a:	009b      	lsls	r3, r3, #2
 800fd5c:	4413      	add	r3, r2
 800fd5e:	009b      	lsls	r3, r3, #2
 800fd60:	4a09      	ldr	r2, [pc, #36]	@ (800fd88 <xTaskPriorityDisinherit+0xdc>)
 800fd62:	441a      	add	r2, r3
 800fd64:	693b      	ldr	r3, [r7, #16]
 800fd66:	3304      	adds	r3, #4
 800fd68:	4619      	mov	r1, r3
 800fd6a:	4610      	mov	r0, r2
 800fd6c:	f7fe f825 	bl	800ddba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800fd70:	2301      	movs	r3, #1
 800fd72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fd74:	697b      	ldr	r3, [r7, #20]
	}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3718      	adds	r7, #24
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}
 800fd7e:	bf00      	nop
 800fd80:	20005530 	.word	0x20005530
 800fd84:	20005a0c 	.word	0x20005a0c
 800fd88:	20005534 	.word	0x20005534

0800fd8c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b088      	sub	sp, #32
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
 800fd94:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d06c      	beq.n	800fe7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800fda4:	69bb      	ldr	r3, [r7, #24]
 800fda6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d10b      	bne.n	800fdc4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800fdac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdb0:	f383 8811 	msr	BASEPRI, r3
 800fdb4:	f3bf 8f6f 	isb	sy
 800fdb8:	f3bf 8f4f 	dsb	sy
 800fdbc:	60fb      	str	r3, [r7, #12]
}
 800fdbe:	bf00      	nop
 800fdc0:	bf00      	nop
 800fdc2:	e7fd      	b.n	800fdc0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800fdc4:	69bb      	ldr	r3, [r7, #24]
 800fdc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fdc8:	683a      	ldr	r2, [r7, #0]
 800fdca:	429a      	cmp	r2, r3
 800fdcc:	d902      	bls.n	800fdd4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800fdce:	683b      	ldr	r3, [r7, #0]
 800fdd0:	61fb      	str	r3, [r7, #28]
 800fdd2:	e002      	b.n	800fdda <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800fdd4:	69bb      	ldr	r3, [r7, #24]
 800fdd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fdd8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800fdda:	69bb      	ldr	r3, [r7, #24]
 800fddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdde:	69fa      	ldr	r2, [r7, #28]
 800fde0:	429a      	cmp	r2, r3
 800fde2:	d04c      	beq.n	800fe7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800fde4:	69bb      	ldr	r3, [r7, #24]
 800fde6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fde8:	697a      	ldr	r2, [r7, #20]
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d147      	bne.n	800fe7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800fdee:	4b26      	ldr	r3, [pc, #152]	@ (800fe88 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	69ba      	ldr	r2, [r7, #24]
 800fdf4:	429a      	cmp	r2, r3
 800fdf6:	d10b      	bne.n	800fe10 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800fdf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdfc:	f383 8811 	msr	BASEPRI, r3
 800fe00:	f3bf 8f6f 	isb	sy
 800fe04:	f3bf 8f4f 	dsb	sy
 800fe08:	60bb      	str	r3, [r7, #8]
}
 800fe0a:	bf00      	nop
 800fe0c:	bf00      	nop
 800fe0e:	e7fd      	b.n	800fe0c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800fe10:	69bb      	ldr	r3, [r7, #24]
 800fe12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe14:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800fe16:	69bb      	ldr	r3, [r7, #24]
 800fe18:	69fa      	ldr	r2, [r7, #28]
 800fe1a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fe1c:	69bb      	ldr	r3, [r7, #24]
 800fe1e:	699b      	ldr	r3, [r3, #24]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	db04      	blt.n	800fe2e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe24:	69fb      	ldr	r3, [r7, #28]
 800fe26:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fe2a:	69bb      	ldr	r3, [r7, #24]
 800fe2c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800fe2e:	69bb      	ldr	r3, [r7, #24]
 800fe30:	6959      	ldr	r1, [r3, #20]
 800fe32:	693a      	ldr	r2, [r7, #16]
 800fe34:	4613      	mov	r3, r2
 800fe36:	009b      	lsls	r3, r3, #2
 800fe38:	4413      	add	r3, r2
 800fe3a:	009b      	lsls	r3, r3, #2
 800fe3c:	4a13      	ldr	r2, [pc, #76]	@ (800fe8c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800fe3e:	4413      	add	r3, r2
 800fe40:	4299      	cmp	r1, r3
 800fe42:	d11c      	bne.n	800fe7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fe44:	69bb      	ldr	r3, [r7, #24]
 800fe46:	3304      	adds	r3, #4
 800fe48:	4618      	mov	r0, r3
 800fe4a:	f7fe f813 	bl	800de74 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800fe4e:	69bb      	ldr	r3, [r7, #24]
 800fe50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe52:	4b0f      	ldr	r3, [pc, #60]	@ (800fe90 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	429a      	cmp	r2, r3
 800fe58:	d903      	bls.n	800fe62 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800fe5a:	69bb      	ldr	r3, [r7, #24]
 800fe5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe5e:	4a0c      	ldr	r2, [pc, #48]	@ (800fe90 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800fe60:	6013      	str	r3, [r2, #0]
 800fe62:	69bb      	ldr	r3, [r7, #24]
 800fe64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe66:	4613      	mov	r3, r2
 800fe68:	009b      	lsls	r3, r3, #2
 800fe6a:	4413      	add	r3, r2
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	4a07      	ldr	r2, [pc, #28]	@ (800fe8c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800fe70:	441a      	add	r2, r3
 800fe72:	69bb      	ldr	r3, [r7, #24]
 800fe74:	3304      	adds	r3, #4
 800fe76:	4619      	mov	r1, r3
 800fe78:	4610      	mov	r0, r2
 800fe7a:	f7fd ff9e 	bl	800ddba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fe7e:	bf00      	nop
 800fe80:	3720      	adds	r7, #32
 800fe82:	46bd      	mov	sp, r7
 800fe84:	bd80      	pop	{r7, pc}
 800fe86:	bf00      	nop
 800fe88:	20005530 	.word	0x20005530
 800fe8c:	20005534 	.word	0x20005534
 800fe90:	20005a0c 	.word	0x20005a0c

0800fe94 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800fe94:	b480      	push	{r7}
 800fe96:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800fe98:	4b07      	ldr	r3, [pc, #28]	@ (800feb8 <pvTaskIncrementMutexHeldCount+0x24>)
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d004      	beq.n	800feaa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800fea0:	4b05      	ldr	r3, [pc, #20]	@ (800feb8 <pvTaskIncrementMutexHeldCount+0x24>)
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fea6:	3201      	adds	r2, #1
 800fea8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800feaa:	4b03      	ldr	r3, [pc, #12]	@ (800feb8 <pvTaskIncrementMutexHeldCount+0x24>)
 800feac:	681b      	ldr	r3, [r3, #0]
	}
 800feae:	4618      	mov	r0, r3
 800feb0:	46bd      	mov	sp, r7
 800feb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feb6:	4770      	bx	lr
 800feb8:	20005530 	.word	0x20005530

0800febc <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800febc:	b580      	push	{r7, lr}
 800febe:	b084      	sub	sp, #16
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]
 800fec4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800fec6:	f000 fdb7 	bl	8010a38 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800feca:	4b20      	ldr	r3, [pc, #128]	@ (800ff4c <ulTaskNotifyTake+0x90>)
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d113      	bne.n	800fefe <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800fed6:	4b1d      	ldr	r3, [pc, #116]	@ (800ff4c <ulTaskNotifyTake+0x90>)
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	2201      	movs	r2, #1
 800fedc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d00b      	beq.n	800fefe <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fee6:	2101      	movs	r1, #1
 800fee8:	6838      	ldr	r0, [r7, #0]
 800feea:	f000 f8c9 	bl	8010080 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800feee:	4b18      	ldr	r3, [pc, #96]	@ (800ff50 <ulTaskNotifyTake+0x94>)
 800fef0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fef4:	601a      	str	r2, [r3, #0]
 800fef6:	f3bf 8f4f 	dsb	sy
 800fefa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800fefe:	f000 fdcd 	bl	8010a9c <vPortExitCritical>

		taskENTER_CRITICAL();
 800ff02:	f000 fd99 	bl	8010a38 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800ff06:	4b11      	ldr	r3, [pc, #68]	@ (800ff4c <ulTaskNotifyTake+0x90>)
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ff0e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d00e      	beq.n	800ff34 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d005      	beq.n	800ff28 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800ff1c:	4b0b      	ldr	r3, [pc, #44]	@ (800ff4c <ulTaskNotifyTake+0x90>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	2200      	movs	r2, #0
 800ff22:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800ff26:	e005      	b.n	800ff34 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800ff28:	4b08      	ldr	r3, [pc, #32]	@ (800ff4c <ulTaskNotifyTake+0x90>)
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	68fa      	ldr	r2, [r7, #12]
 800ff2e:	3a01      	subs	r2, #1
 800ff30:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ff34:	4b05      	ldr	r3, [pc, #20]	@ (800ff4c <ulTaskNotifyTake+0x90>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	2200      	movs	r2, #0
 800ff3a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800ff3e:	f000 fdad 	bl	8010a9c <vPortExitCritical>

		return ulReturn;
 800ff42:	68fb      	ldr	r3, [r7, #12]
	}
 800ff44:	4618      	mov	r0, r3
 800ff46:	3710      	adds	r7, #16
 800ff48:	46bd      	mov	sp, r7
 800ff4a:	bd80      	pop	{r7, pc}
 800ff4c:	20005530 	.word	0x20005530
 800ff50:	e000ed04 	.word	0xe000ed04

0800ff54 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b08a      	sub	sp, #40	@ 0x28
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	6078      	str	r0, [r7, #4]
 800ff5c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d10b      	bne.n	800ff7c <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800ff64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff68:	f383 8811 	msr	BASEPRI, r3
 800ff6c:	f3bf 8f6f 	isb	sy
 800ff70:	f3bf 8f4f 	dsb	sy
 800ff74:	61bb      	str	r3, [r7, #24]
}
 800ff76:	bf00      	nop
 800ff78:	bf00      	nop
 800ff7a:	e7fd      	b.n	800ff78 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ff7c:	f000 fe3c 	bl	8010bf8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800ff84:	f3ef 8211 	mrs	r2, BASEPRI
 800ff88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff8c:	f383 8811 	msr	BASEPRI, r3
 800ff90:	f3bf 8f6f 	isb	sy
 800ff94:	f3bf 8f4f 	dsb	sy
 800ff98:	617a      	str	r2, [r7, #20]
 800ff9a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ff9c:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ff9e:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ffa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffa2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800ffa6:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ffa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffaa:	2202      	movs	r2, #2
 800ffac:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800ffb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffb2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ffb6:	1c5a      	adds	r2, r3, #1
 800ffb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ffbe:	7ffb      	ldrb	r3, [r7, #31]
 800ffc0:	2b01      	cmp	r3, #1
 800ffc2:	d147      	bne.n	8010054 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ffc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d00b      	beq.n	800ffe4 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800ffcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffd0:	f383 8811 	msr	BASEPRI, r3
 800ffd4:	f3bf 8f6f 	isb	sy
 800ffd8:	f3bf 8f4f 	dsb	sy
 800ffdc:	60fb      	str	r3, [r7, #12]
}
 800ffde:	bf00      	nop
 800ffe0:	bf00      	nop
 800ffe2:	e7fd      	b.n	800ffe0 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ffe4:	4b20      	ldr	r3, [pc, #128]	@ (8010068 <vTaskNotifyGiveFromISR+0x114>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d11d      	bne.n	8010028 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ffec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffee:	3304      	adds	r3, #4
 800fff0:	4618      	mov	r0, r3
 800fff2:	f7fd ff3f 	bl	800de74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fffa:	4b1c      	ldr	r3, [pc, #112]	@ (801006c <vTaskNotifyGiveFromISR+0x118>)
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	429a      	cmp	r2, r3
 8010000:	d903      	bls.n	801000a <vTaskNotifyGiveFromISR+0xb6>
 8010002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010006:	4a19      	ldr	r2, [pc, #100]	@ (801006c <vTaskNotifyGiveFromISR+0x118>)
 8010008:	6013      	str	r3, [r2, #0]
 801000a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801000c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801000e:	4613      	mov	r3, r2
 8010010:	009b      	lsls	r3, r3, #2
 8010012:	4413      	add	r3, r2
 8010014:	009b      	lsls	r3, r3, #2
 8010016:	4a16      	ldr	r2, [pc, #88]	@ (8010070 <vTaskNotifyGiveFromISR+0x11c>)
 8010018:	441a      	add	r2, r3
 801001a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801001c:	3304      	adds	r3, #4
 801001e:	4619      	mov	r1, r3
 8010020:	4610      	mov	r0, r2
 8010022:	f7fd feca 	bl	800ddba <vListInsertEnd>
 8010026:	e005      	b.n	8010034 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801002a:	3318      	adds	r3, #24
 801002c:	4619      	mov	r1, r3
 801002e:	4811      	ldr	r0, [pc, #68]	@ (8010074 <vTaskNotifyGiveFromISR+0x120>)
 8010030:	f7fd fec3 	bl	800ddba <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010038:	4b0f      	ldr	r3, [pc, #60]	@ (8010078 <vTaskNotifyGiveFromISR+0x124>)
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801003e:	429a      	cmp	r2, r3
 8010040:	d908      	bls.n	8010054 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010042:	683b      	ldr	r3, [r7, #0]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d002      	beq.n	801004e <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	2201      	movs	r2, #1
 801004c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801004e:	4b0b      	ldr	r3, [pc, #44]	@ (801007c <vTaskNotifyGiveFromISR+0x128>)
 8010050:	2201      	movs	r2, #1
 8010052:	601a      	str	r2, [r3, #0]
 8010054:	6a3b      	ldr	r3, [r7, #32]
 8010056:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8010058:	68bb      	ldr	r3, [r7, #8]
 801005a:	f383 8811 	msr	BASEPRI, r3
}
 801005e:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8010060:	bf00      	nop
 8010062:	3728      	adds	r7, #40	@ 0x28
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}
 8010068:	20005a2c 	.word	0x20005a2c
 801006c:	20005a0c 	.word	0x20005a0c
 8010070:	20005534 	.word	0x20005534
 8010074:	200059c4 	.word	0x200059c4
 8010078:	20005530 	.word	0x20005530
 801007c:	20005a18 	.word	0x20005a18

08010080 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b084      	sub	sp, #16
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
 8010088:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801008a:	4b21      	ldr	r3, [pc, #132]	@ (8010110 <prvAddCurrentTaskToDelayedList+0x90>)
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010090:	4b20      	ldr	r3, [pc, #128]	@ (8010114 <prvAddCurrentTaskToDelayedList+0x94>)
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	3304      	adds	r3, #4
 8010096:	4618      	mov	r0, r3
 8010098:	f7fd feec 	bl	800de74 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100a2:	d10a      	bne.n	80100ba <prvAddCurrentTaskToDelayedList+0x3a>
 80100a4:	683b      	ldr	r3, [r7, #0]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d007      	beq.n	80100ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80100aa:	4b1a      	ldr	r3, [pc, #104]	@ (8010114 <prvAddCurrentTaskToDelayedList+0x94>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	3304      	adds	r3, #4
 80100b0:	4619      	mov	r1, r3
 80100b2:	4819      	ldr	r0, [pc, #100]	@ (8010118 <prvAddCurrentTaskToDelayedList+0x98>)
 80100b4:	f7fd fe81 	bl	800ddba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80100b8:	e026      	b.n	8010108 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80100ba:	68fa      	ldr	r2, [r7, #12]
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	4413      	add	r3, r2
 80100c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80100c2:	4b14      	ldr	r3, [pc, #80]	@ (8010114 <prvAddCurrentTaskToDelayedList+0x94>)
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	68ba      	ldr	r2, [r7, #8]
 80100c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80100ca:	68ba      	ldr	r2, [r7, #8]
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	429a      	cmp	r2, r3
 80100d0:	d209      	bcs.n	80100e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80100d2:	4b12      	ldr	r3, [pc, #72]	@ (801011c <prvAddCurrentTaskToDelayedList+0x9c>)
 80100d4:	681a      	ldr	r2, [r3, #0]
 80100d6:	4b0f      	ldr	r3, [pc, #60]	@ (8010114 <prvAddCurrentTaskToDelayedList+0x94>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	3304      	adds	r3, #4
 80100dc:	4619      	mov	r1, r3
 80100de:	4610      	mov	r0, r2
 80100e0:	f7fd fe8f 	bl	800de02 <vListInsert>
}
 80100e4:	e010      	b.n	8010108 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80100e6:	4b0e      	ldr	r3, [pc, #56]	@ (8010120 <prvAddCurrentTaskToDelayedList+0xa0>)
 80100e8:	681a      	ldr	r2, [r3, #0]
 80100ea:	4b0a      	ldr	r3, [pc, #40]	@ (8010114 <prvAddCurrentTaskToDelayedList+0x94>)
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	3304      	adds	r3, #4
 80100f0:	4619      	mov	r1, r3
 80100f2:	4610      	mov	r0, r2
 80100f4:	f7fd fe85 	bl	800de02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80100f8:	4b0a      	ldr	r3, [pc, #40]	@ (8010124 <prvAddCurrentTaskToDelayedList+0xa4>)
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	68ba      	ldr	r2, [r7, #8]
 80100fe:	429a      	cmp	r2, r3
 8010100:	d202      	bcs.n	8010108 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010102:	4a08      	ldr	r2, [pc, #32]	@ (8010124 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	6013      	str	r3, [r2, #0]
}
 8010108:	bf00      	nop
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}
 8010110:	20005a08 	.word	0x20005a08
 8010114:	20005530 	.word	0x20005530
 8010118:	200059f0 	.word	0x200059f0
 801011c:	200059c0 	.word	0x200059c0
 8010120:	200059bc 	.word	0x200059bc
 8010124:	20005a24 	.word	0x20005a24

08010128 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b08a      	sub	sp, #40	@ 0x28
 801012c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801012e:	2300      	movs	r3, #0
 8010130:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010132:	f000 fb13 	bl	801075c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010136:	4b1d      	ldr	r3, [pc, #116]	@ (80101ac <xTimerCreateTimerTask+0x84>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d021      	beq.n	8010182 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801013e:	2300      	movs	r3, #0
 8010140:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010142:	2300      	movs	r3, #0
 8010144:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010146:	1d3a      	adds	r2, r7, #4
 8010148:	f107 0108 	add.w	r1, r7, #8
 801014c:	f107 030c 	add.w	r3, r7, #12
 8010150:	4618      	mov	r0, r3
 8010152:	f7fd fdeb 	bl	800dd2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010156:	6879      	ldr	r1, [r7, #4]
 8010158:	68bb      	ldr	r3, [r7, #8]
 801015a:	68fa      	ldr	r2, [r7, #12]
 801015c:	9202      	str	r2, [sp, #8]
 801015e:	9301      	str	r3, [sp, #4]
 8010160:	2302      	movs	r3, #2
 8010162:	9300      	str	r3, [sp, #0]
 8010164:	2300      	movs	r3, #0
 8010166:	460a      	mov	r2, r1
 8010168:	4911      	ldr	r1, [pc, #68]	@ (80101b0 <xTimerCreateTimerTask+0x88>)
 801016a:	4812      	ldr	r0, [pc, #72]	@ (80101b4 <xTimerCreateTimerTask+0x8c>)
 801016c:	f7fe fdc2 	bl	800ecf4 <xTaskCreateStatic>
 8010170:	4603      	mov	r3, r0
 8010172:	4a11      	ldr	r2, [pc, #68]	@ (80101b8 <xTimerCreateTimerTask+0x90>)
 8010174:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010176:	4b10      	ldr	r3, [pc, #64]	@ (80101b8 <xTimerCreateTimerTask+0x90>)
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d001      	beq.n	8010182 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801017e:	2301      	movs	r3, #1
 8010180:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010182:	697b      	ldr	r3, [r7, #20]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d10b      	bne.n	80101a0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801018c:	f383 8811 	msr	BASEPRI, r3
 8010190:	f3bf 8f6f 	isb	sy
 8010194:	f3bf 8f4f 	dsb	sy
 8010198:	613b      	str	r3, [r7, #16]
}
 801019a:	bf00      	nop
 801019c:	bf00      	nop
 801019e:	e7fd      	b.n	801019c <xTimerCreateTimerTask+0x74>
	return xReturn;
 80101a0:	697b      	ldr	r3, [r7, #20]
}
 80101a2:	4618      	mov	r0, r3
 80101a4:	3718      	adds	r7, #24
 80101a6:	46bd      	mov	sp, r7
 80101a8:	bd80      	pop	{r7, pc}
 80101aa:	bf00      	nop
 80101ac:	20005a60 	.word	0x20005a60
 80101b0:	080160ec 	.word	0x080160ec
 80101b4:	080102f5 	.word	0x080102f5
 80101b8:	20005a64 	.word	0x20005a64

080101bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b08a      	sub	sp, #40	@ 0x28
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	60f8      	str	r0, [r7, #12]
 80101c4:	60b9      	str	r1, [r7, #8]
 80101c6:	607a      	str	r2, [r7, #4]
 80101c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80101ca:	2300      	movs	r3, #0
 80101cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d10b      	bne.n	80101ec <xTimerGenericCommand+0x30>
	__asm volatile
 80101d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101d8:	f383 8811 	msr	BASEPRI, r3
 80101dc:	f3bf 8f6f 	isb	sy
 80101e0:	f3bf 8f4f 	dsb	sy
 80101e4:	623b      	str	r3, [r7, #32]
}
 80101e6:	bf00      	nop
 80101e8:	bf00      	nop
 80101ea:	e7fd      	b.n	80101e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80101ec:	4b19      	ldr	r3, [pc, #100]	@ (8010254 <xTimerGenericCommand+0x98>)
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d02a      	beq.n	801024a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010200:	68bb      	ldr	r3, [r7, #8]
 8010202:	2b05      	cmp	r3, #5
 8010204:	dc18      	bgt.n	8010238 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010206:	f7ff fccb 	bl	800fba0 <xTaskGetSchedulerState>
 801020a:	4603      	mov	r3, r0
 801020c:	2b02      	cmp	r3, #2
 801020e:	d109      	bne.n	8010224 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010210:	4b10      	ldr	r3, [pc, #64]	@ (8010254 <xTimerGenericCommand+0x98>)
 8010212:	6818      	ldr	r0, [r3, #0]
 8010214:	f107 0110 	add.w	r1, r7, #16
 8010218:	2300      	movs	r3, #0
 801021a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801021c:	f7fe f852 	bl	800e2c4 <xQueueGenericSend>
 8010220:	6278      	str	r0, [r7, #36]	@ 0x24
 8010222:	e012      	b.n	801024a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010224:	4b0b      	ldr	r3, [pc, #44]	@ (8010254 <xTimerGenericCommand+0x98>)
 8010226:	6818      	ldr	r0, [r3, #0]
 8010228:	f107 0110 	add.w	r1, r7, #16
 801022c:	2300      	movs	r3, #0
 801022e:	2200      	movs	r2, #0
 8010230:	f7fe f848 	bl	800e2c4 <xQueueGenericSend>
 8010234:	6278      	str	r0, [r7, #36]	@ 0x24
 8010236:	e008      	b.n	801024a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010238:	4b06      	ldr	r3, [pc, #24]	@ (8010254 <xTimerGenericCommand+0x98>)
 801023a:	6818      	ldr	r0, [r3, #0]
 801023c:	f107 0110 	add.w	r1, r7, #16
 8010240:	2300      	movs	r3, #0
 8010242:	683a      	ldr	r2, [r7, #0]
 8010244:	f7fe f940 	bl	800e4c8 <xQueueGenericSendFromISR>
 8010248:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801024a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801024c:	4618      	mov	r0, r3
 801024e:	3728      	adds	r7, #40	@ 0x28
 8010250:	46bd      	mov	sp, r7
 8010252:	bd80      	pop	{r7, pc}
 8010254:	20005a60 	.word	0x20005a60

08010258 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b088      	sub	sp, #32
 801025c:	af02      	add	r7, sp, #8
 801025e:	6078      	str	r0, [r7, #4]
 8010260:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010262:	4b23      	ldr	r3, [pc, #140]	@ (80102f0 <prvProcessExpiredTimer+0x98>)
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	68db      	ldr	r3, [r3, #12]
 8010268:	68db      	ldr	r3, [r3, #12]
 801026a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	3304      	adds	r3, #4
 8010270:	4618      	mov	r0, r3
 8010272:	f7fd fdff 	bl	800de74 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010276:	697b      	ldr	r3, [r7, #20]
 8010278:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801027c:	f003 0304 	and.w	r3, r3, #4
 8010280:	2b00      	cmp	r3, #0
 8010282:	d023      	beq.n	80102cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010284:	697b      	ldr	r3, [r7, #20]
 8010286:	699a      	ldr	r2, [r3, #24]
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	18d1      	adds	r1, r2, r3
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	683a      	ldr	r2, [r7, #0]
 8010290:	6978      	ldr	r0, [r7, #20]
 8010292:	f000 f8d5 	bl	8010440 <prvInsertTimerInActiveList>
 8010296:	4603      	mov	r3, r0
 8010298:	2b00      	cmp	r3, #0
 801029a:	d020      	beq.n	80102de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801029c:	2300      	movs	r3, #0
 801029e:	9300      	str	r3, [sp, #0]
 80102a0:	2300      	movs	r3, #0
 80102a2:	687a      	ldr	r2, [r7, #4]
 80102a4:	2100      	movs	r1, #0
 80102a6:	6978      	ldr	r0, [r7, #20]
 80102a8:	f7ff ff88 	bl	80101bc <xTimerGenericCommand>
 80102ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80102ae:	693b      	ldr	r3, [r7, #16]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d114      	bne.n	80102de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80102b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102b8:	f383 8811 	msr	BASEPRI, r3
 80102bc:	f3bf 8f6f 	isb	sy
 80102c0:	f3bf 8f4f 	dsb	sy
 80102c4:	60fb      	str	r3, [r7, #12]
}
 80102c6:	bf00      	nop
 80102c8:	bf00      	nop
 80102ca:	e7fd      	b.n	80102c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80102d2:	f023 0301 	bic.w	r3, r3, #1
 80102d6:	b2da      	uxtb	r2, r3
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80102de:	697b      	ldr	r3, [r7, #20]
 80102e0:	6a1b      	ldr	r3, [r3, #32]
 80102e2:	6978      	ldr	r0, [r7, #20]
 80102e4:	4798      	blx	r3
}
 80102e6:	bf00      	nop
 80102e8:	3718      	adds	r7, #24
 80102ea:	46bd      	mov	sp, r7
 80102ec:	bd80      	pop	{r7, pc}
 80102ee:	bf00      	nop
 80102f0:	20005a58 	.word	0x20005a58

080102f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b084      	sub	sp, #16
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80102fc:	f107 0308 	add.w	r3, r7, #8
 8010300:	4618      	mov	r0, r3
 8010302:	f000 f859 	bl	80103b8 <prvGetNextExpireTime>
 8010306:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	4619      	mov	r1, r3
 801030c:	68f8      	ldr	r0, [r7, #12]
 801030e:	f000 f805 	bl	801031c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010312:	f000 f8d7 	bl	80104c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010316:	bf00      	nop
 8010318:	e7f0      	b.n	80102fc <prvTimerTask+0x8>
	...

0801031c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b084      	sub	sp, #16
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
 8010324:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010326:	f7fe ffc9 	bl	800f2bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801032a:	f107 0308 	add.w	r3, r7, #8
 801032e:	4618      	mov	r0, r3
 8010330:	f000 f866 	bl	8010400 <prvSampleTimeNow>
 8010334:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	2b00      	cmp	r3, #0
 801033a:	d130      	bne.n	801039e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	2b00      	cmp	r3, #0
 8010340:	d10a      	bne.n	8010358 <prvProcessTimerOrBlockTask+0x3c>
 8010342:	687a      	ldr	r2, [r7, #4]
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	429a      	cmp	r2, r3
 8010348:	d806      	bhi.n	8010358 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801034a:	f7fe ffc5 	bl	800f2d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801034e:	68f9      	ldr	r1, [r7, #12]
 8010350:	6878      	ldr	r0, [r7, #4]
 8010352:	f7ff ff81 	bl	8010258 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010356:	e024      	b.n	80103a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010358:	683b      	ldr	r3, [r7, #0]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d008      	beq.n	8010370 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801035e:	4b13      	ldr	r3, [pc, #76]	@ (80103ac <prvProcessTimerOrBlockTask+0x90>)
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	2b00      	cmp	r3, #0
 8010366:	d101      	bne.n	801036c <prvProcessTimerOrBlockTask+0x50>
 8010368:	2301      	movs	r3, #1
 801036a:	e000      	b.n	801036e <prvProcessTimerOrBlockTask+0x52>
 801036c:	2300      	movs	r3, #0
 801036e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010370:	4b0f      	ldr	r3, [pc, #60]	@ (80103b0 <prvProcessTimerOrBlockTask+0x94>)
 8010372:	6818      	ldr	r0, [r3, #0]
 8010374:	687a      	ldr	r2, [r7, #4]
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	1ad3      	subs	r3, r2, r3
 801037a:	683a      	ldr	r2, [r7, #0]
 801037c:	4619      	mov	r1, r3
 801037e:	f7fe fc85 	bl	800ec8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010382:	f7fe ffa9 	bl	800f2d8 <xTaskResumeAll>
 8010386:	4603      	mov	r3, r0
 8010388:	2b00      	cmp	r3, #0
 801038a:	d10a      	bne.n	80103a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801038c:	4b09      	ldr	r3, [pc, #36]	@ (80103b4 <prvProcessTimerOrBlockTask+0x98>)
 801038e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010392:	601a      	str	r2, [r3, #0]
 8010394:	f3bf 8f4f 	dsb	sy
 8010398:	f3bf 8f6f 	isb	sy
}
 801039c:	e001      	b.n	80103a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801039e:	f7fe ff9b 	bl	800f2d8 <xTaskResumeAll>
}
 80103a2:	bf00      	nop
 80103a4:	3710      	adds	r7, #16
 80103a6:	46bd      	mov	sp, r7
 80103a8:	bd80      	pop	{r7, pc}
 80103aa:	bf00      	nop
 80103ac:	20005a5c 	.word	0x20005a5c
 80103b0:	20005a60 	.word	0x20005a60
 80103b4:	e000ed04 	.word	0xe000ed04

080103b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80103b8:	b480      	push	{r7}
 80103ba:	b085      	sub	sp, #20
 80103bc:	af00      	add	r7, sp, #0
 80103be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80103c0:	4b0e      	ldr	r3, [pc, #56]	@ (80103fc <prvGetNextExpireTime+0x44>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d101      	bne.n	80103ce <prvGetNextExpireTime+0x16>
 80103ca:	2201      	movs	r2, #1
 80103cc:	e000      	b.n	80103d0 <prvGetNextExpireTime+0x18>
 80103ce:	2200      	movs	r2, #0
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d105      	bne.n	80103e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80103dc:	4b07      	ldr	r3, [pc, #28]	@ (80103fc <prvGetNextExpireTime+0x44>)
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	68db      	ldr	r3, [r3, #12]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	60fb      	str	r3, [r7, #12]
 80103e6:	e001      	b.n	80103ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80103e8:	2300      	movs	r3, #0
 80103ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80103ec:	68fb      	ldr	r3, [r7, #12]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3714      	adds	r7, #20
 80103f2:	46bd      	mov	sp, r7
 80103f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f8:	4770      	bx	lr
 80103fa:	bf00      	nop
 80103fc:	20005a58 	.word	0x20005a58

08010400 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010400:	b580      	push	{r7, lr}
 8010402:	b084      	sub	sp, #16
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010408:	f7ff f804 	bl	800f414 <xTaskGetTickCount>
 801040c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801040e:	4b0b      	ldr	r3, [pc, #44]	@ (801043c <prvSampleTimeNow+0x3c>)
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	68fa      	ldr	r2, [r7, #12]
 8010414:	429a      	cmp	r2, r3
 8010416:	d205      	bcs.n	8010424 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010418:	f000 f93a 	bl	8010690 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	2201      	movs	r2, #1
 8010420:	601a      	str	r2, [r3, #0]
 8010422:	e002      	b.n	801042a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	2200      	movs	r2, #0
 8010428:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801042a:	4a04      	ldr	r2, [pc, #16]	@ (801043c <prvSampleTimeNow+0x3c>)
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010430:	68fb      	ldr	r3, [r7, #12]
}
 8010432:	4618      	mov	r0, r3
 8010434:	3710      	adds	r7, #16
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}
 801043a:	bf00      	nop
 801043c:	20005a68 	.word	0x20005a68

08010440 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b086      	sub	sp, #24
 8010444:	af00      	add	r7, sp, #0
 8010446:	60f8      	str	r0, [r7, #12]
 8010448:	60b9      	str	r1, [r7, #8]
 801044a:	607a      	str	r2, [r7, #4]
 801044c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801044e:	2300      	movs	r3, #0
 8010450:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	68ba      	ldr	r2, [r7, #8]
 8010456:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	68fa      	ldr	r2, [r7, #12]
 801045c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801045e:	68ba      	ldr	r2, [r7, #8]
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	429a      	cmp	r2, r3
 8010464:	d812      	bhi.n	801048c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010466:	687a      	ldr	r2, [r7, #4]
 8010468:	683b      	ldr	r3, [r7, #0]
 801046a:	1ad2      	subs	r2, r2, r3
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	699b      	ldr	r3, [r3, #24]
 8010470:	429a      	cmp	r2, r3
 8010472:	d302      	bcc.n	801047a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010474:	2301      	movs	r3, #1
 8010476:	617b      	str	r3, [r7, #20]
 8010478:	e01b      	b.n	80104b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801047a:	4b10      	ldr	r3, [pc, #64]	@ (80104bc <prvInsertTimerInActiveList+0x7c>)
 801047c:	681a      	ldr	r2, [r3, #0]
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	3304      	adds	r3, #4
 8010482:	4619      	mov	r1, r3
 8010484:	4610      	mov	r0, r2
 8010486:	f7fd fcbc 	bl	800de02 <vListInsert>
 801048a:	e012      	b.n	80104b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801048c:	687a      	ldr	r2, [r7, #4]
 801048e:	683b      	ldr	r3, [r7, #0]
 8010490:	429a      	cmp	r2, r3
 8010492:	d206      	bcs.n	80104a2 <prvInsertTimerInActiveList+0x62>
 8010494:	68ba      	ldr	r2, [r7, #8]
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	429a      	cmp	r2, r3
 801049a:	d302      	bcc.n	80104a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801049c:	2301      	movs	r3, #1
 801049e:	617b      	str	r3, [r7, #20]
 80104a0:	e007      	b.n	80104b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80104a2:	4b07      	ldr	r3, [pc, #28]	@ (80104c0 <prvInsertTimerInActiveList+0x80>)
 80104a4:	681a      	ldr	r2, [r3, #0]
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	3304      	adds	r3, #4
 80104aa:	4619      	mov	r1, r3
 80104ac:	4610      	mov	r0, r2
 80104ae:	f7fd fca8 	bl	800de02 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80104b2:	697b      	ldr	r3, [r7, #20]
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	3718      	adds	r7, #24
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}
 80104bc:	20005a5c 	.word	0x20005a5c
 80104c0:	20005a58 	.word	0x20005a58

080104c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b08e      	sub	sp, #56	@ 0x38
 80104c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80104ca:	e0ce      	b.n	801066a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	da19      	bge.n	8010506 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80104d2:	1d3b      	adds	r3, r7, #4
 80104d4:	3304      	adds	r3, #4
 80104d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80104d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d10b      	bne.n	80104f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80104de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e2:	f383 8811 	msr	BASEPRI, r3
 80104e6:	f3bf 8f6f 	isb	sy
 80104ea:	f3bf 8f4f 	dsb	sy
 80104ee:	61fb      	str	r3, [r7, #28]
}
 80104f0:	bf00      	nop
 80104f2:	bf00      	nop
 80104f4:	e7fd      	b.n	80104f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80104f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80104fc:	6850      	ldr	r0, [r2, #4]
 80104fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010500:	6892      	ldr	r2, [r2, #8]
 8010502:	4611      	mov	r1, r2
 8010504:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	2b00      	cmp	r3, #0
 801050a:	f2c0 80ae 	blt.w	801066a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010514:	695b      	ldr	r3, [r3, #20]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d004      	beq.n	8010524 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801051a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801051c:	3304      	adds	r3, #4
 801051e:	4618      	mov	r0, r3
 8010520:	f7fd fca8 	bl	800de74 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010524:	463b      	mov	r3, r7
 8010526:	4618      	mov	r0, r3
 8010528:	f7ff ff6a 	bl	8010400 <prvSampleTimeNow>
 801052c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	2b09      	cmp	r3, #9
 8010532:	f200 8097 	bhi.w	8010664 <prvProcessReceivedCommands+0x1a0>
 8010536:	a201      	add	r2, pc, #4	@ (adr r2, 801053c <prvProcessReceivedCommands+0x78>)
 8010538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801053c:	08010565 	.word	0x08010565
 8010540:	08010565 	.word	0x08010565
 8010544:	08010565 	.word	0x08010565
 8010548:	080105db 	.word	0x080105db
 801054c:	080105ef 	.word	0x080105ef
 8010550:	0801063b 	.word	0x0801063b
 8010554:	08010565 	.word	0x08010565
 8010558:	08010565 	.word	0x08010565
 801055c:	080105db 	.word	0x080105db
 8010560:	080105ef 	.word	0x080105ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010566:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801056a:	f043 0301 	orr.w	r3, r3, #1
 801056e:	b2da      	uxtb	r2, r3
 8010570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010572:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010576:	68ba      	ldr	r2, [r7, #8]
 8010578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801057a:	699b      	ldr	r3, [r3, #24]
 801057c:	18d1      	adds	r1, r2, r3
 801057e:	68bb      	ldr	r3, [r7, #8]
 8010580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010582:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010584:	f7ff ff5c 	bl	8010440 <prvInsertTimerInActiveList>
 8010588:	4603      	mov	r3, r0
 801058a:	2b00      	cmp	r3, #0
 801058c:	d06c      	beq.n	8010668 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801058e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010590:	6a1b      	ldr	r3, [r3, #32]
 8010592:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010594:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010598:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801059c:	f003 0304 	and.w	r3, r3, #4
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d061      	beq.n	8010668 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80105a4:	68ba      	ldr	r2, [r7, #8]
 80105a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105a8:	699b      	ldr	r3, [r3, #24]
 80105aa:	441a      	add	r2, r3
 80105ac:	2300      	movs	r3, #0
 80105ae:	9300      	str	r3, [sp, #0]
 80105b0:	2300      	movs	r3, #0
 80105b2:	2100      	movs	r1, #0
 80105b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80105b6:	f7ff fe01 	bl	80101bc <xTimerGenericCommand>
 80105ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80105bc:	6a3b      	ldr	r3, [r7, #32]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d152      	bne.n	8010668 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80105c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105c6:	f383 8811 	msr	BASEPRI, r3
 80105ca:	f3bf 8f6f 	isb	sy
 80105ce:	f3bf 8f4f 	dsb	sy
 80105d2:	61bb      	str	r3, [r7, #24]
}
 80105d4:	bf00      	nop
 80105d6:	bf00      	nop
 80105d8:	e7fd      	b.n	80105d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80105da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80105e0:	f023 0301 	bic.w	r3, r3, #1
 80105e4:	b2da      	uxtb	r2, r3
 80105e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80105ec:	e03d      	b.n	801066a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80105ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80105f4:	f043 0301 	orr.w	r3, r3, #1
 80105f8:	b2da      	uxtb	r2, r3
 80105fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010600:	68ba      	ldr	r2, [r7, #8]
 8010602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010604:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010608:	699b      	ldr	r3, [r3, #24]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d10b      	bne.n	8010626 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801060e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010612:	f383 8811 	msr	BASEPRI, r3
 8010616:	f3bf 8f6f 	isb	sy
 801061a:	f3bf 8f4f 	dsb	sy
 801061e:	617b      	str	r3, [r7, #20]
}
 8010620:	bf00      	nop
 8010622:	bf00      	nop
 8010624:	e7fd      	b.n	8010622 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010628:	699a      	ldr	r2, [r3, #24]
 801062a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801062c:	18d1      	adds	r1, r2, r3
 801062e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010634:	f7ff ff04 	bl	8010440 <prvInsertTimerInActiveList>
					break;
 8010638:	e017      	b.n	801066a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801063a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801063c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010640:	f003 0302 	and.w	r3, r3, #2
 8010644:	2b00      	cmp	r3, #0
 8010646:	d103      	bne.n	8010650 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010648:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801064a:	f000 fbe5 	bl	8010e18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801064e:	e00c      	b.n	801066a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010652:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010656:	f023 0301 	bic.w	r3, r3, #1
 801065a:	b2da      	uxtb	r2, r3
 801065c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801065e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010662:	e002      	b.n	801066a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010664:	bf00      	nop
 8010666:	e000      	b.n	801066a <prvProcessReceivedCommands+0x1a6>
					break;
 8010668:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801066a:	4b08      	ldr	r3, [pc, #32]	@ (801068c <prvProcessReceivedCommands+0x1c8>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	1d39      	adds	r1, r7, #4
 8010670:	2200      	movs	r2, #0
 8010672:	4618      	mov	r0, r3
 8010674:	f7fd ffc6 	bl	800e604 <xQueueReceive>
 8010678:	4603      	mov	r3, r0
 801067a:	2b00      	cmp	r3, #0
 801067c:	f47f af26 	bne.w	80104cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010680:	bf00      	nop
 8010682:	bf00      	nop
 8010684:	3730      	adds	r7, #48	@ 0x30
 8010686:	46bd      	mov	sp, r7
 8010688:	bd80      	pop	{r7, pc}
 801068a:	bf00      	nop
 801068c:	20005a60 	.word	0x20005a60

08010690 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b088      	sub	sp, #32
 8010694:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010696:	e049      	b.n	801072c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010698:	4b2e      	ldr	r3, [pc, #184]	@ (8010754 <prvSwitchTimerLists+0xc4>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	68db      	ldr	r3, [r3, #12]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80106a2:	4b2c      	ldr	r3, [pc, #176]	@ (8010754 <prvSwitchTimerLists+0xc4>)
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	68db      	ldr	r3, [r3, #12]
 80106a8:	68db      	ldr	r3, [r3, #12]
 80106aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	3304      	adds	r3, #4
 80106b0:	4618      	mov	r0, r3
 80106b2:	f7fd fbdf 	bl	800de74 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	6a1b      	ldr	r3, [r3, #32]
 80106ba:	68f8      	ldr	r0, [r7, #12]
 80106bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80106c4:	f003 0304 	and.w	r3, r3, #4
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d02f      	beq.n	801072c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	699b      	ldr	r3, [r3, #24]
 80106d0:	693a      	ldr	r2, [r7, #16]
 80106d2:	4413      	add	r3, r2
 80106d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80106d6:	68ba      	ldr	r2, [r7, #8]
 80106d8:	693b      	ldr	r3, [r7, #16]
 80106da:	429a      	cmp	r2, r3
 80106dc:	d90e      	bls.n	80106fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	68ba      	ldr	r2, [r7, #8]
 80106e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	68fa      	ldr	r2, [r7, #12]
 80106e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80106ea:	4b1a      	ldr	r3, [pc, #104]	@ (8010754 <prvSwitchTimerLists+0xc4>)
 80106ec:	681a      	ldr	r2, [r3, #0]
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	3304      	adds	r3, #4
 80106f2:	4619      	mov	r1, r3
 80106f4:	4610      	mov	r0, r2
 80106f6:	f7fd fb84 	bl	800de02 <vListInsert>
 80106fa:	e017      	b.n	801072c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80106fc:	2300      	movs	r3, #0
 80106fe:	9300      	str	r3, [sp, #0]
 8010700:	2300      	movs	r3, #0
 8010702:	693a      	ldr	r2, [r7, #16]
 8010704:	2100      	movs	r1, #0
 8010706:	68f8      	ldr	r0, [r7, #12]
 8010708:	f7ff fd58 	bl	80101bc <xTimerGenericCommand>
 801070c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d10b      	bne.n	801072c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8010714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010718:	f383 8811 	msr	BASEPRI, r3
 801071c:	f3bf 8f6f 	isb	sy
 8010720:	f3bf 8f4f 	dsb	sy
 8010724:	603b      	str	r3, [r7, #0]
}
 8010726:	bf00      	nop
 8010728:	bf00      	nop
 801072a:	e7fd      	b.n	8010728 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801072c:	4b09      	ldr	r3, [pc, #36]	@ (8010754 <prvSwitchTimerLists+0xc4>)
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d1b0      	bne.n	8010698 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010736:	4b07      	ldr	r3, [pc, #28]	@ (8010754 <prvSwitchTimerLists+0xc4>)
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801073c:	4b06      	ldr	r3, [pc, #24]	@ (8010758 <prvSwitchTimerLists+0xc8>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	4a04      	ldr	r2, [pc, #16]	@ (8010754 <prvSwitchTimerLists+0xc4>)
 8010742:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010744:	4a04      	ldr	r2, [pc, #16]	@ (8010758 <prvSwitchTimerLists+0xc8>)
 8010746:	697b      	ldr	r3, [r7, #20]
 8010748:	6013      	str	r3, [r2, #0]
}
 801074a:	bf00      	nop
 801074c:	3718      	adds	r7, #24
 801074e:	46bd      	mov	sp, r7
 8010750:	bd80      	pop	{r7, pc}
 8010752:	bf00      	nop
 8010754:	20005a58 	.word	0x20005a58
 8010758:	20005a5c 	.word	0x20005a5c

0801075c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b082      	sub	sp, #8
 8010760:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010762:	f000 f969 	bl	8010a38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010766:	4b15      	ldr	r3, [pc, #84]	@ (80107bc <prvCheckForValidListAndQueue+0x60>)
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d120      	bne.n	80107b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801076e:	4814      	ldr	r0, [pc, #80]	@ (80107c0 <prvCheckForValidListAndQueue+0x64>)
 8010770:	f7fd faf6 	bl	800dd60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010774:	4813      	ldr	r0, [pc, #76]	@ (80107c4 <prvCheckForValidListAndQueue+0x68>)
 8010776:	f7fd faf3 	bl	800dd60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801077a:	4b13      	ldr	r3, [pc, #76]	@ (80107c8 <prvCheckForValidListAndQueue+0x6c>)
 801077c:	4a10      	ldr	r2, [pc, #64]	@ (80107c0 <prvCheckForValidListAndQueue+0x64>)
 801077e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010780:	4b12      	ldr	r3, [pc, #72]	@ (80107cc <prvCheckForValidListAndQueue+0x70>)
 8010782:	4a10      	ldr	r2, [pc, #64]	@ (80107c4 <prvCheckForValidListAndQueue+0x68>)
 8010784:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010786:	2300      	movs	r3, #0
 8010788:	9300      	str	r3, [sp, #0]
 801078a:	4b11      	ldr	r3, [pc, #68]	@ (80107d0 <prvCheckForValidListAndQueue+0x74>)
 801078c:	4a11      	ldr	r2, [pc, #68]	@ (80107d4 <prvCheckForValidListAndQueue+0x78>)
 801078e:	2110      	movs	r1, #16
 8010790:	200a      	movs	r0, #10
 8010792:	f7fd fc03 	bl	800df9c <xQueueGenericCreateStatic>
 8010796:	4603      	mov	r3, r0
 8010798:	4a08      	ldr	r2, [pc, #32]	@ (80107bc <prvCheckForValidListAndQueue+0x60>)
 801079a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801079c:	4b07      	ldr	r3, [pc, #28]	@ (80107bc <prvCheckForValidListAndQueue+0x60>)
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d005      	beq.n	80107b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80107a4:	4b05      	ldr	r3, [pc, #20]	@ (80107bc <prvCheckForValidListAndQueue+0x60>)
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	490b      	ldr	r1, [pc, #44]	@ (80107d8 <prvCheckForValidListAndQueue+0x7c>)
 80107aa:	4618      	mov	r0, r3
 80107ac:	f7fe fa44 	bl	800ec38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80107b0:	f000 f974 	bl	8010a9c <vPortExitCritical>
}
 80107b4:	bf00      	nop
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd80      	pop	{r7, pc}
 80107ba:	bf00      	nop
 80107bc:	20005a60 	.word	0x20005a60
 80107c0:	20005a30 	.word	0x20005a30
 80107c4:	20005a44 	.word	0x20005a44
 80107c8:	20005a58 	.word	0x20005a58
 80107cc:	20005a5c 	.word	0x20005a5c
 80107d0:	20005b0c 	.word	0x20005b0c
 80107d4:	20005a6c 	.word	0x20005a6c
 80107d8:	080160f4 	.word	0x080160f4

080107dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80107dc:	b480      	push	{r7}
 80107de:	b085      	sub	sp, #20
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	60f8      	str	r0, [r7, #12]
 80107e4:	60b9      	str	r1, [r7, #8]
 80107e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	3b04      	subs	r3, #4
 80107ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80107f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	3b04      	subs	r3, #4
 80107fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80107fc:	68bb      	ldr	r3, [r7, #8]
 80107fe:	f023 0201 	bic.w	r2, r3, #1
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	3b04      	subs	r3, #4
 801080a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801080c:	4a0c      	ldr	r2, [pc, #48]	@ (8010840 <pxPortInitialiseStack+0x64>)
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	3b14      	subs	r3, #20
 8010816:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010818:	687a      	ldr	r2, [r7, #4]
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	3b04      	subs	r3, #4
 8010822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	f06f 0202 	mvn.w	r2, #2
 801082a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	3b20      	subs	r3, #32
 8010830:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010832:	68fb      	ldr	r3, [r7, #12]
}
 8010834:	4618      	mov	r0, r3
 8010836:	3714      	adds	r7, #20
 8010838:	46bd      	mov	sp, r7
 801083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083e:	4770      	bx	lr
 8010840:	08010845 	.word	0x08010845

08010844 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010844:	b480      	push	{r7}
 8010846:	b085      	sub	sp, #20
 8010848:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801084a:	2300      	movs	r3, #0
 801084c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801084e:	4b13      	ldr	r3, [pc, #76]	@ (801089c <prvTaskExitError+0x58>)
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010856:	d00b      	beq.n	8010870 <prvTaskExitError+0x2c>
	__asm volatile
 8010858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801085c:	f383 8811 	msr	BASEPRI, r3
 8010860:	f3bf 8f6f 	isb	sy
 8010864:	f3bf 8f4f 	dsb	sy
 8010868:	60fb      	str	r3, [r7, #12]
}
 801086a:	bf00      	nop
 801086c:	bf00      	nop
 801086e:	e7fd      	b.n	801086c <prvTaskExitError+0x28>
	__asm volatile
 8010870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010874:	f383 8811 	msr	BASEPRI, r3
 8010878:	f3bf 8f6f 	isb	sy
 801087c:	f3bf 8f4f 	dsb	sy
 8010880:	60bb      	str	r3, [r7, #8]
}
 8010882:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010884:	bf00      	nop
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d0fc      	beq.n	8010886 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801088c:	bf00      	nop
 801088e:	bf00      	nop
 8010890:	3714      	adds	r7, #20
 8010892:	46bd      	mov	sp, r7
 8010894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010898:	4770      	bx	lr
 801089a:	bf00      	nop
 801089c:	20000070 	.word	0x20000070

080108a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80108a0:	4b07      	ldr	r3, [pc, #28]	@ (80108c0 <pxCurrentTCBConst2>)
 80108a2:	6819      	ldr	r1, [r3, #0]
 80108a4:	6808      	ldr	r0, [r1, #0]
 80108a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108aa:	f380 8809 	msr	PSP, r0
 80108ae:	f3bf 8f6f 	isb	sy
 80108b2:	f04f 0000 	mov.w	r0, #0
 80108b6:	f380 8811 	msr	BASEPRI, r0
 80108ba:	4770      	bx	lr
 80108bc:	f3af 8000 	nop.w

080108c0 <pxCurrentTCBConst2>:
 80108c0:	20005530 	.word	0x20005530
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80108c4:	bf00      	nop
 80108c6:	bf00      	nop

080108c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80108c8:	4808      	ldr	r0, [pc, #32]	@ (80108ec <prvPortStartFirstTask+0x24>)
 80108ca:	6800      	ldr	r0, [r0, #0]
 80108cc:	6800      	ldr	r0, [r0, #0]
 80108ce:	f380 8808 	msr	MSP, r0
 80108d2:	f04f 0000 	mov.w	r0, #0
 80108d6:	f380 8814 	msr	CONTROL, r0
 80108da:	b662      	cpsie	i
 80108dc:	b661      	cpsie	f
 80108de:	f3bf 8f4f 	dsb	sy
 80108e2:	f3bf 8f6f 	isb	sy
 80108e6:	df00      	svc	0
 80108e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80108ea:	bf00      	nop
 80108ec:	e000ed08 	.word	0xe000ed08

080108f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b086      	sub	sp, #24
 80108f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80108f6:	4b47      	ldr	r3, [pc, #284]	@ (8010a14 <xPortStartScheduler+0x124>)
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	4a47      	ldr	r2, [pc, #284]	@ (8010a18 <xPortStartScheduler+0x128>)
 80108fc:	4293      	cmp	r3, r2
 80108fe:	d10b      	bne.n	8010918 <xPortStartScheduler+0x28>
	__asm volatile
 8010900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010904:	f383 8811 	msr	BASEPRI, r3
 8010908:	f3bf 8f6f 	isb	sy
 801090c:	f3bf 8f4f 	dsb	sy
 8010910:	60fb      	str	r3, [r7, #12]
}
 8010912:	bf00      	nop
 8010914:	bf00      	nop
 8010916:	e7fd      	b.n	8010914 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010918:	4b3e      	ldr	r3, [pc, #248]	@ (8010a14 <xPortStartScheduler+0x124>)
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	4a3f      	ldr	r2, [pc, #252]	@ (8010a1c <xPortStartScheduler+0x12c>)
 801091e:	4293      	cmp	r3, r2
 8010920:	d10b      	bne.n	801093a <xPortStartScheduler+0x4a>
	__asm volatile
 8010922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010926:	f383 8811 	msr	BASEPRI, r3
 801092a:	f3bf 8f6f 	isb	sy
 801092e:	f3bf 8f4f 	dsb	sy
 8010932:	613b      	str	r3, [r7, #16]
}
 8010934:	bf00      	nop
 8010936:	bf00      	nop
 8010938:	e7fd      	b.n	8010936 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801093a:	4b39      	ldr	r3, [pc, #228]	@ (8010a20 <xPortStartScheduler+0x130>)
 801093c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801093e:	697b      	ldr	r3, [r7, #20]
 8010940:	781b      	ldrb	r3, [r3, #0]
 8010942:	b2db      	uxtb	r3, r3
 8010944:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010946:	697b      	ldr	r3, [r7, #20]
 8010948:	22ff      	movs	r2, #255	@ 0xff
 801094a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801094c:	697b      	ldr	r3, [r7, #20]
 801094e:	781b      	ldrb	r3, [r3, #0]
 8010950:	b2db      	uxtb	r3, r3
 8010952:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010954:	78fb      	ldrb	r3, [r7, #3]
 8010956:	b2db      	uxtb	r3, r3
 8010958:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801095c:	b2da      	uxtb	r2, r3
 801095e:	4b31      	ldr	r3, [pc, #196]	@ (8010a24 <xPortStartScheduler+0x134>)
 8010960:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010962:	4b31      	ldr	r3, [pc, #196]	@ (8010a28 <xPortStartScheduler+0x138>)
 8010964:	2207      	movs	r2, #7
 8010966:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010968:	e009      	b.n	801097e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801096a:	4b2f      	ldr	r3, [pc, #188]	@ (8010a28 <xPortStartScheduler+0x138>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	3b01      	subs	r3, #1
 8010970:	4a2d      	ldr	r2, [pc, #180]	@ (8010a28 <xPortStartScheduler+0x138>)
 8010972:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010974:	78fb      	ldrb	r3, [r7, #3]
 8010976:	b2db      	uxtb	r3, r3
 8010978:	005b      	lsls	r3, r3, #1
 801097a:	b2db      	uxtb	r3, r3
 801097c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801097e:	78fb      	ldrb	r3, [r7, #3]
 8010980:	b2db      	uxtb	r3, r3
 8010982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010986:	2b80      	cmp	r3, #128	@ 0x80
 8010988:	d0ef      	beq.n	801096a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801098a:	4b27      	ldr	r3, [pc, #156]	@ (8010a28 <xPortStartScheduler+0x138>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	f1c3 0307 	rsb	r3, r3, #7
 8010992:	2b04      	cmp	r3, #4
 8010994:	d00b      	beq.n	80109ae <xPortStartScheduler+0xbe>
	__asm volatile
 8010996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801099a:	f383 8811 	msr	BASEPRI, r3
 801099e:	f3bf 8f6f 	isb	sy
 80109a2:	f3bf 8f4f 	dsb	sy
 80109a6:	60bb      	str	r3, [r7, #8]
}
 80109a8:	bf00      	nop
 80109aa:	bf00      	nop
 80109ac:	e7fd      	b.n	80109aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80109ae:	4b1e      	ldr	r3, [pc, #120]	@ (8010a28 <xPortStartScheduler+0x138>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	021b      	lsls	r3, r3, #8
 80109b4:	4a1c      	ldr	r2, [pc, #112]	@ (8010a28 <xPortStartScheduler+0x138>)
 80109b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80109b8:	4b1b      	ldr	r3, [pc, #108]	@ (8010a28 <xPortStartScheduler+0x138>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80109c0:	4a19      	ldr	r2, [pc, #100]	@ (8010a28 <xPortStartScheduler+0x138>)
 80109c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	b2da      	uxtb	r2, r3
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80109cc:	4b17      	ldr	r3, [pc, #92]	@ (8010a2c <xPortStartScheduler+0x13c>)
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	4a16      	ldr	r2, [pc, #88]	@ (8010a2c <xPortStartScheduler+0x13c>)
 80109d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80109d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80109d8:	4b14      	ldr	r3, [pc, #80]	@ (8010a2c <xPortStartScheduler+0x13c>)
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	4a13      	ldr	r2, [pc, #76]	@ (8010a2c <xPortStartScheduler+0x13c>)
 80109de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80109e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80109e4:	f000 f8da 	bl	8010b9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80109e8:	4b11      	ldr	r3, [pc, #68]	@ (8010a30 <xPortStartScheduler+0x140>)
 80109ea:	2200      	movs	r2, #0
 80109ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80109ee:	f000 f8f9 	bl	8010be4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80109f2:	4b10      	ldr	r3, [pc, #64]	@ (8010a34 <xPortStartScheduler+0x144>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	4a0f      	ldr	r2, [pc, #60]	@ (8010a34 <xPortStartScheduler+0x144>)
 80109f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80109fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80109fe:	f7ff ff63 	bl	80108c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010a02:	f7fe fde3 	bl	800f5cc <vTaskSwitchContext>
	prvTaskExitError();
 8010a06:	f7ff ff1d 	bl	8010844 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010a0a:	2300      	movs	r3, #0
}
 8010a0c:	4618      	mov	r0, r3
 8010a0e:	3718      	adds	r7, #24
 8010a10:	46bd      	mov	sp, r7
 8010a12:	bd80      	pop	{r7, pc}
 8010a14:	e000ed00 	.word	0xe000ed00
 8010a18:	410fc271 	.word	0x410fc271
 8010a1c:	410fc270 	.word	0x410fc270
 8010a20:	e000e400 	.word	0xe000e400
 8010a24:	20005b5c 	.word	0x20005b5c
 8010a28:	20005b60 	.word	0x20005b60
 8010a2c:	e000ed20 	.word	0xe000ed20
 8010a30:	20000070 	.word	0x20000070
 8010a34:	e000ef34 	.word	0xe000ef34

08010a38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010a38:	b480      	push	{r7}
 8010a3a:	b083      	sub	sp, #12
 8010a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8010a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a42:	f383 8811 	msr	BASEPRI, r3
 8010a46:	f3bf 8f6f 	isb	sy
 8010a4a:	f3bf 8f4f 	dsb	sy
 8010a4e:	607b      	str	r3, [r7, #4]
}
 8010a50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010a52:	4b10      	ldr	r3, [pc, #64]	@ (8010a94 <vPortEnterCritical+0x5c>)
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	3301      	adds	r3, #1
 8010a58:	4a0e      	ldr	r2, [pc, #56]	@ (8010a94 <vPortEnterCritical+0x5c>)
 8010a5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8010a94 <vPortEnterCritical+0x5c>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	2b01      	cmp	r3, #1
 8010a62:	d110      	bne.n	8010a86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010a64:	4b0c      	ldr	r3, [pc, #48]	@ (8010a98 <vPortEnterCritical+0x60>)
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	b2db      	uxtb	r3, r3
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d00b      	beq.n	8010a86 <vPortEnterCritical+0x4e>
	__asm volatile
 8010a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a72:	f383 8811 	msr	BASEPRI, r3
 8010a76:	f3bf 8f6f 	isb	sy
 8010a7a:	f3bf 8f4f 	dsb	sy
 8010a7e:	603b      	str	r3, [r7, #0]
}
 8010a80:	bf00      	nop
 8010a82:	bf00      	nop
 8010a84:	e7fd      	b.n	8010a82 <vPortEnterCritical+0x4a>
	}
}
 8010a86:	bf00      	nop
 8010a88:	370c      	adds	r7, #12
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a90:	4770      	bx	lr
 8010a92:	bf00      	nop
 8010a94:	20000070 	.word	0x20000070
 8010a98:	e000ed04 	.word	0xe000ed04

08010a9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b083      	sub	sp, #12
 8010aa0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010aa2:	4b12      	ldr	r3, [pc, #72]	@ (8010aec <vPortExitCritical+0x50>)
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d10b      	bne.n	8010ac2 <vPortExitCritical+0x26>
	__asm volatile
 8010aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aae:	f383 8811 	msr	BASEPRI, r3
 8010ab2:	f3bf 8f6f 	isb	sy
 8010ab6:	f3bf 8f4f 	dsb	sy
 8010aba:	607b      	str	r3, [r7, #4]
}
 8010abc:	bf00      	nop
 8010abe:	bf00      	nop
 8010ac0:	e7fd      	b.n	8010abe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8010aec <vPortExitCritical+0x50>)
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	3b01      	subs	r3, #1
 8010ac8:	4a08      	ldr	r2, [pc, #32]	@ (8010aec <vPortExitCritical+0x50>)
 8010aca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010acc:	4b07      	ldr	r3, [pc, #28]	@ (8010aec <vPortExitCritical+0x50>)
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d105      	bne.n	8010ae0 <vPortExitCritical+0x44>
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	f383 8811 	msr	BASEPRI, r3
}
 8010ade:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010ae0:	bf00      	nop
 8010ae2:	370c      	adds	r7, #12
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aea:	4770      	bx	lr
 8010aec:	20000070 	.word	0x20000070

08010af0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010af0:	f3ef 8009 	mrs	r0, PSP
 8010af4:	f3bf 8f6f 	isb	sy
 8010af8:	4b15      	ldr	r3, [pc, #84]	@ (8010b50 <pxCurrentTCBConst>)
 8010afa:	681a      	ldr	r2, [r3, #0]
 8010afc:	f01e 0f10 	tst.w	lr, #16
 8010b00:	bf08      	it	eq
 8010b02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010b06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b0a:	6010      	str	r0, [r2, #0]
 8010b0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010b10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010b14:	f380 8811 	msr	BASEPRI, r0
 8010b18:	f3bf 8f4f 	dsb	sy
 8010b1c:	f3bf 8f6f 	isb	sy
 8010b20:	f7fe fd54 	bl	800f5cc <vTaskSwitchContext>
 8010b24:	f04f 0000 	mov.w	r0, #0
 8010b28:	f380 8811 	msr	BASEPRI, r0
 8010b2c:	bc09      	pop	{r0, r3}
 8010b2e:	6819      	ldr	r1, [r3, #0]
 8010b30:	6808      	ldr	r0, [r1, #0]
 8010b32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b36:	f01e 0f10 	tst.w	lr, #16
 8010b3a:	bf08      	it	eq
 8010b3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010b40:	f380 8809 	msr	PSP, r0
 8010b44:	f3bf 8f6f 	isb	sy
 8010b48:	4770      	bx	lr
 8010b4a:	bf00      	nop
 8010b4c:	f3af 8000 	nop.w

08010b50 <pxCurrentTCBConst>:
 8010b50:	20005530 	.word	0x20005530
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010b54:	bf00      	nop
 8010b56:	bf00      	nop

08010b58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b082      	sub	sp, #8
 8010b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8010b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b62:	f383 8811 	msr	BASEPRI, r3
 8010b66:	f3bf 8f6f 	isb	sy
 8010b6a:	f3bf 8f4f 	dsb	sy
 8010b6e:	607b      	str	r3, [r7, #4]
}
 8010b70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010b72:	f7fe fc71 	bl	800f458 <xTaskIncrementTick>
 8010b76:	4603      	mov	r3, r0
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d003      	beq.n	8010b84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010b7c:	4b06      	ldr	r3, [pc, #24]	@ (8010b98 <xPortSysTickHandler+0x40>)
 8010b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b82:	601a      	str	r2, [r3, #0]
 8010b84:	2300      	movs	r3, #0
 8010b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010b88:	683b      	ldr	r3, [r7, #0]
 8010b8a:	f383 8811 	msr	BASEPRI, r3
}
 8010b8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010b90:	bf00      	nop
 8010b92:	3708      	adds	r7, #8
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	e000ed04 	.word	0xe000ed04

08010b9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010b9c:	b480      	push	{r7}
 8010b9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8010bd0 <vPortSetupTimerInterrupt+0x34>)
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8010bd4 <vPortSetupTimerInterrupt+0x38>)
 8010ba8:	2200      	movs	r2, #0
 8010baa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010bac:	4b0a      	ldr	r3, [pc, #40]	@ (8010bd8 <vPortSetupTimerInterrupt+0x3c>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8010bdc <vPortSetupTimerInterrupt+0x40>)
 8010bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8010bb6:	099b      	lsrs	r3, r3, #6
 8010bb8:	4a09      	ldr	r2, [pc, #36]	@ (8010be0 <vPortSetupTimerInterrupt+0x44>)
 8010bba:	3b01      	subs	r3, #1
 8010bbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010bbe:	4b04      	ldr	r3, [pc, #16]	@ (8010bd0 <vPortSetupTimerInterrupt+0x34>)
 8010bc0:	2207      	movs	r2, #7
 8010bc2:	601a      	str	r2, [r3, #0]
}
 8010bc4:	bf00      	nop
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bcc:	4770      	bx	lr
 8010bce:	bf00      	nop
 8010bd0:	e000e010 	.word	0xe000e010
 8010bd4:	e000e018 	.word	0xe000e018
 8010bd8:	20000000 	.word	0x20000000
 8010bdc:	10624dd3 	.word	0x10624dd3
 8010be0:	e000e014 	.word	0xe000e014

08010be4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010be4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010bf4 <vPortEnableVFP+0x10>
 8010be8:	6801      	ldr	r1, [r0, #0]
 8010bea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010bee:	6001      	str	r1, [r0, #0]
 8010bf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010bf2:	bf00      	nop
 8010bf4:	e000ed88 	.word	0xe000ed88

08010bf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010bf8:	b480      	push	{r7}
 8010bfa:	b085      	sub	sp, #20
 8010bfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010bfe:	f3ef 8305 	mrs	r3, IPSR
 8010c02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	2b0f      	cmp	r3, #15
 8010c08:	d915      	bls.n	8010c36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010c0a:	4a18      	ldr	r2, [pc, #96]	@ (8010c6c <vPortValidateInterruptPriority+0x74>)
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	4413      	add	r3, r2
 8010c10:	781b      	ldrb	r3, [r3, #0]
 8010c12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010c14:	4b16      	ldr	r3, [pc, #88]	@ (8010c70 <vPortValidateInterruptPriority+0x78>)
 8010c16:	781b      	ldrb	r3, [r3, #0]
 8010c18:	7afa      	ldrb	r2, [r7, #11]
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d20b      	bcs.n	8010c36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8010c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c22:	f383 8811 	msr	BASEPRI, r3
 8010c26:	f3bf 8f6f 	isb	sy
 8010c2a:	f3bf 8f4f 	dsb	sy
 8010c2e:	607b      	str	r3, [r7, #4]
}
 8010c30:	bf00      	nop
 8010c32:	bf00      	nop
 8010c34:	e7fd      	b.n	8010c32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010c36:	4b0f      	ldr	r3, [pc, #60]	@ (8010c74 <vPortValidateInterruptPriority+0x7c>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8010c78 <vPortValidateInterruptPriority+0x80>)
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	429a      	cmp	r2, r3
 8010c44:	d90b      	bls.n	8010c5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c4a:	f383 8811 	msr	BASEPRI, r3
 8010c4e:	f3bf 8f6f 	isb	sy
 8010c52:	f3bf 8f4f 	dsb	sy
 8010c56:	603b      	str	r3, [r7, #0]
}
 8010c58:	bf00      	nop
 8010c5a:	bf00      	nop
 8010c5c:	e7fd      	b.n	8010c5a <vPortValidateInterruptPriority+0x62>
	}
 8010c5e:	bf00      	nop
 8010c60:	3714      	adds	r7, #20
 8010c62:	46bd      	mov	sp, r7
 8010c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c68:	4770      	bx	lr
 8010c6a:	bf00      	nop
 8010c6c:	e000e3f0 	.word	0xe000e3f0
 8010c70:	20005b5c 	.word	0x20005b5c
 8010c74:	e000ed0c 	.word	0xe000ed0c
 8010c78:	20005b60 	.word	0x20005b60

08010c7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b08a      	sub	sp, #40	@ 0x28
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010c84:	2300      	movs	r3, #0
 8010c86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010c88:	f7fe fb18 	bl	800f2bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010c8c:	4b5c      	ldr	r3, [pc, #368]	@ (8010e00 <pvPortMalloc+0x184>)
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d101      	bne.n	8010c98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010c94:	f000 f924 	bl	8010ee0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010c98:	4b5a      	ldr	r3, [pc, #360]	@ (8010e04 <pvPortMalloc+0x188>)
 8010c9a:	681a      	ldr	r2, [r3, #0]
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	4013      	ands	r3, r2
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	f040 8095 	bne.w	8010dd0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d01e      	beq.n	8010cea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010cac:	2208      	movs	r2, #8
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	4413      	add	r3, r2
 8010cb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	f003 0307 	and.w	r3, r3, #7
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d015      	beq.n	8010cea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	f023 0307 	bic.w	r3, r3, #7
 8010cc4:	3308      	adds	r3, #8
 8010cc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	f003 0307 	and.w	r3, r3, #7
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d00b      	beq.n	8010cea <pvPortMalloc+0x6e>
	__asm volatile
 8010cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cd6:	f383 8811 	msr	BASEPRI, r3
 8010cda:	f3bf 8f6f 	isb	sy
 8010cde:	f3bf 8f4f 	dsb	sy
 8010ce2:	617b      	str	r3, [r7, #20]
}
 8010ce4:	bf00      	nop
 8010ce6:	bf00      	nop
 8010ce8:	e7fd      	b.n	8010ce6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d06f      	beq.n	8010dd0 <pvPortMalloc+0x154>
 8010cf0:	4b45      	ldr	r3, [pc, #276]	@ (8010e08 <pvPortMalloc+0x18c>)
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	687a      	ldr	r2, [r7, #4]
 8010cf6:	429a      	cmp	r2, r3
 8010cf8:	d86a      	bhi.n	8010dd0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010cfa:	4b44      	ldr	r3, [pc, #272]	@ (8010e0c <pvPortMalloc+0x190>)
 8010cfc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010cfe:	4b43      	ldr	r3, [pc, #268]	@ (8010e0c <pvPortMalloc+0x190>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010d04:	e004      	b.n	8010d10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d12:	685b      	ldr	r3, [r3, #4]
 8010d14:	687a      	ldr	r2, [r7, #4]
 8010d16:	429a      	cmp	r2, r3
 8010d18:	d903      	bls.n	8010d22 <pvPortMalloc+0xa6>
 8010d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d1f1      	bne.n	8010d06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010d22:	4b37      	ldr	r3, [pc, #220]	@ (8010e00 <pvPortMalloc+0x184>)
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d28:	429a      	cmp	r2, r3
 8010d2a:	d051      	beq.n	8010dd0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010d2c:	6a3b      	ldr	r3, [r7, #32]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	2208      	movs	r2, #8
 8010d32:	4413      	add	r3, r2
 8010d34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d38:	681a      	ldr	r2, [r3, #0]
 8010d3a:	6a3b      	ldr	r3, [r7, #32]
 8010d3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d40:	685a      	ldr	r2, [r3, #4]
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	1ad2      	subs	r2, r2, r3
 8010d46:	2308      	movs	r3, #8
 8010d48:	005b      	lsls	r3, r3, #1
 8010d4a:	429a      	cmp	r2, r3
 8010d4c:	d920      	bls.n	8010d90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	4413      	add	r3, r2
 8010d54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010d56:	69bb      	ldr	r3, [r7, #24]
 8010d58:	f003 0307 	and.w	r3, r3, #7
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d00b      	beq.n	8010d78 <pvPortMalloc+0xfc>
	__asm volatile
 8010d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d64:	f383 8811 	msr	BASEPRI, r3
 8010d68:	f3bf 8f6f 	isb	sy
 8010d6c:	f3bf 8f4f 	dsb	sy
 8010d70:	613b      	str	r3, [r7, #16]
}
 8010d72:	bf00      	nop
 8010d74:	bf00      	nop
 8010d76:	e7fd      	b.n	8010d74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d7a:	685a      	ldr	r2, [r3, #4]
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	1ad2      	subs	r2, r2, r3
 8010d80:	69bb      	ldr	r3, [r7, #24]
 8010d82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d86:	687a      	ldr	r2, [r7, #4]
 8010d88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010d8a:	69b8      	ldr	r0, [r7, #24]
 8010d8c:	f000 f90a 	bl	8010fa4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010d90:	4b1d      	ldr	r3, [pc, #116]	@ (8010e08 <pvPortMalloc+0x18c>)
 8010d92:	681a      	ldr	r2, [r3, #0]
 8010d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d96:	685b      	ldr	r3, [r3, #4]
 8010d98:	1ad3      	subs	r3, r2, r3
 8010d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8010e08 <pvPortMalloc+0x18c>)
 8010d9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8010e08 <pvPortMalloc+0x18c>)
 8010da0:	681a      	ldr	r2, [r3, #0]
 8010da2:	4b1b      	ldr	r3, [pc, #108]	@ (8010e10 <pvPortMalloc+0x194>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	429a      	cmp	r2, r3
 8010da8:	d203      	bcs.n	8010db2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010daa:	4b17      	ldr	r3, [pc, #92]	@ (8010e08 <pvPortMalloc+0x18c>)
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	4a18      	ldr	r2, [pc, #96]	@ (8010e10 <pvPortMalloc+0x194>)
 8010db0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010db4:	685a      	ldr	r2, [r3, #4]
 8010db6:	4b13      	ldr	r3, [pc, #76]	@ (8010e04 <pvPortMalloc+0x188>)
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	431a      	orrs	r2, r3
 8010dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dbe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010dc6:	4b13      	ldr	r3, [pc, #76]	@ (8010e14 <pvPortMalloc+0x198>)
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	3301      	adds	r3, #1
 8010dcc:	4a11      	ldr	r2, [pc, #68]	@ (8010e14 <pvPortMalloc+0x198>)
 8010dce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010dd0:	f7fe fa82 	bl	800f2d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010dd4:	69fb      	ldr	r3, [r7, #28]
 8010dd6:	f003 0307 	and.w	r3, r3, #7
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d00b      	beq.n	8010df6 <pvPortMalloc+0x17a>
	__asm volatile
 8010dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010de2:	f383 8811 	msr	BASEPRI, r3
 8010de6:	f3bf 8f6f 	isb	sy
 8010dea:	f3bf 8f4f 	dsb	sy
 8010dee:	60fb      	str	r3, [r7, #12]
}
 8010df0:	bf00      	nop
 8010df2:	bf00      	nop
 8010df4:	e7fd      	b.n	8010df2 <pvPortMalloc+0x176>
	return pvReturn;
 8010df6:	69fb      	ldr	r3, [r7, #28]
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3728      	adds	r7, #40	@ 0x28
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}
 8010e00:	20005d6c 	.word	0x20005d6c
 8010e04:	20005d80 	.word	0x20005d80
 8010e08:	20005d70 	.word	0x20005d70
 8010e0c:	20005d64 	.word	0x20005d64
 8010e10:	20005d74 	.word	0x20005d74
 8010e14:	20005d78 	.word	0x20005d78

08010e18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b086      	sub	sp, #24
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d04f      	beq.n	8010eca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010e2a:	2308      	movs	r3, #8
 8010e2c:	425b      	negs	r3, r3
 8010e2e:	697a      	ldr	r2, [r7, #20]
 8010e30:	4413      	add	r3, r2
 8010e32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010e34:	697b      	ldr	r3, [r7, #20]
 8010e36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010e38:	693b      	ldr	r3, [r7, #16]
 8010e3a:	685a      	ldr	r2, [r3, #4]
 8010e3c:	4b25      	ldr	r3, [pc, #148]	@ (8010ed4 <vPortFree+0xbc>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	4013      	ands	r3, r2
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d10b      	bne.n	8010e5e <vPortFree+0x46>
	__asm volatile
 8010e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e4a:	f383 8811 	msr	BASEPRI, r3
 8010e4e:	f3bf 8f6f 	isb	sy
 8010e52:	f3bf 8f4f 	dsb	sy
 8010e56:	60fb      	str	r3, [r7, #12]
}
 8010e58:	bf00      	nop
 8010e5a:	bf00      	nop
 8010e5c:	e7fd      	b.n	8010e5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010e5e:	693b      	ldr	r3, [r7, #16]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d00b      	beq.n	8010e7e <vPortFree+0x66>
	__asm volatile
 8010e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e6a:	f383 8811 	msr	BASEPRI, r3
 8010e6e:	f3bf 8f6f 	isb	sy
 8010e72:	f3bf 8f4f 	dsb	sy
 8010e76:	60bb      	str	r3, [r7, #8]
}
 8010e78:	bf00      	nop
 8010e7a:	bf00      	nop
 8010e7c:	e7fd      	b.n	8010e7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	685a      	ldr	r2, [r3, #4]
 8010e82:	4b14      	ldr	r3, [pc, #80]	@ (8010ed4 <vPortFree+0xbc>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	4013      	ands	r3, r2
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d01e      	beq.n	8010eca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010e8c:	693b      	ldr	r3, [r7, #16]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d11a      	bne.n	8010eca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010e94:	693b      	ldr	r3, [r7, #16]
 8010e96:	685a      	ldr	r2, [r3, #4]
 8010e98:	4b0e      	ldr	r3, [pc, #56]	@ (8010ed4 <vPortFree+0xbc>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	43db      	mvns	r3, r3
 8010e9e:	401a      	ands	r2, r3
 8010ea0:	693b      	ldr	r3, [r7, #16]
 8010ea2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010ea4:	f7fe fa0a 	bl	800f2bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010ea8:	693b      	ldr	r3, [r7, #16]
 8010eaa:	685a      	ldr	r2, [r3, #4]
 8010eac:	4b0a      	ldr	r3, [pc, #40]	@ (8010ed8 <vPortFree+0xc0>)
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	4413      	add	r3, r2
 8010eb2:	4a09      	ldr	r2, [pc, #36]	@ (8010ed8 <vPortFree+0xc0>)
 8010eb4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010eb6:	6938      	ldr	r0, [r7, #16]
 8010eb8:	f000 f874 	bl	8010fa4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010ebc:	4b07      	ldr	r3, [pc, #28]	@ (8010edc <vPortFree+0xc4>)
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	3301      	adds	r3, #1
 8010ec2:	4a06      	ldr	r2, [pc, #24]	@ (8010edc <vPortFree+0xc4>)
 8010ec4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010ec6:	f7fe fa07 	bl	800f2d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010eca:	bf00      	nop
 8010ecc:	3718      	adds	r7, #24
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	bd80      	pop	{r7, pc}
 8010ed2:	bf00      	nop
 8010ed4:	20005d80 	.word	0x20005d80
 8010ed8:	20005d70 	.word	0x20005d70
 8010edc:	20005d7c 	.word	0x20005d7c

08010ee0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b085      	sub	sp, #20
 8010ee4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010ee6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010eea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010eec:	4b27      	ldr	r3, [pc, #156]	@ (8010f8c <prvHeapInit+0xac>)
 8010eee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	f003 0307 	and.w	r3, r3, #7
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d00c      	beq.n	8010f14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	3307      	adds	r3, #7
 8010efe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	f023 0307 	bic.w	r3, r3, #7
 8010f06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010f08:	68ba      	ldr	r2, [r7, #8]
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	1ad3      	subs	r3, r2, r3
 8010f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8010f8c <prvHeapInit+0xac>)
 8010f10:	4413      	add	r3, r2
 8010f12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010f18:	4a1d      	ldr	r2, [pc, #116]	@ (8010f90 <prvHeapInit+0xb0>)
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8010f90 <prvHeapInit+0xb0>)
 8010f20:	2200      	movs	r2, #0
 8010f22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	68ba      	ldr	r2, [r7, #8]
 8010f28:	4413      	add	r3, r2
 8010f2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010f2c:	2208      	movs	r2, #8
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	1a9b      	subs	r3, r3, r2
 8010f32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	f023 0307 	bic.w	r3, r3, #7
 8010f3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	4a15      	ldr	r2, [pc, #84]	@ (8010f94 <prvHeapInit+0xb4>)
 8010f40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010f42:	4b14      	ldr	r3, [pc, #80]	@ (8010f94 <prvHeapInit+0xb4>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	2200      	movs	r2, #0
 8010f48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010f4a:	4b12      	ldr	r3, [pc, #72]	@ (8010f94 <prvHeapInit+0xb4>)
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	2200      	movs	r2, #0
 8010f50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010f56:	683b      	ldr	r3, [r7, #0]
 8010f58:	68fa      	ldr	r2, [r7, #12]
 8010f5a:	1ad2      	subs	r2, r2, r3
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010f60:	4b0c      	ldr	r3, [pc, #48]	@ (8010f94 <prvHeapInit+0xb4>)
 8010f62:	681a      	ldr	r2, [r3, #0]
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010f68:	683b      	ldr	r3, [r7, #0]
 8010f6a:	685b      	ldr	r3, [r3, #4]
 8010f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8010f98 <prvHeapInit+0xb8>)
 8010f6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	685b      	ldr	r3, [r3, #4]
 8010f74:	4a09      	ldr	r2, [pc, #36]	@ (8010f9c <prvHeapInit+0xbc>)
 8010f76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010f78:	4b09      	ldr	r3, [pc, #36]	@ (8010fa0 <prvHeapInit+0xc0>)
 8010f7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010f7e:	601a      	str	r2, [r3, #0]
}
 8010f80:	bf00      	nop
 8010f82:	3714      	adds	r7, #20
 8010f84:	46bd      	mov	sp, r7
 8010f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8a:	4770      	bx	lr
 8010f8c:	20005b64 	.word	0x20005b64
 8010f90:	20005d64 	.word	0x20005d64
 8010f94:	20005d6c 	.word	0x20005d6c
 8010f98:	20005d74 	.word	0x20005d74
 8010f9c:	20005d70 	.word	0x20005d70
 8010fa0:	20005d80 	.word	0x20005d80

08010fa4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010fa4:	b480      	push	{r7}
 8010fa6:	b085      	sub	sp, #20
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010fac:	4b28      	ldr	r3, [pc, #160]	@ (8011050 <prvInsertBlockIntoFreeList+0xac>)
 8010fae:	60fb      	str	r3, [r7, #12]
 8010fb0:	e002      	b.n	8010fb8 <prvInsertBlockIntoFreeList+0x14>
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	60fb      	str	r3, [r7, #12]
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	687a      	ldr	r2, [r7, #4]
 8010fbe:	429a      	cmp	r2, r3
 8010fc0:	d8f7      	bhi.n	8010fb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	685b      	ldr	r3, [r3, #4]
 8010fca:	68ba      	ldr	r2, [r7, #8]
 8010fcc:	4413      	add	r3, r2
 8010fce:	687a      	ldr	r2, [r7, #4]
 8010fd0:	429a      	cmp	r2, r3
 8010fd2:	d108      	bne.n	8010fe6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	685a      	ldr	r2, [r3, #4]
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	685b      	ldr	r3, [r3, #4]
 8010fdc:	441a      	add	r2, r3
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	685b      	ldr	r3, [r3, #4]
 8010fee:	68ba      	ldr	r2, [r7, #8]
 8010ff0:	441a      	add	r2, r3
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	429a      	cmp	r2, r3
 8010ff8:	d118      	bne.n	801102c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	681a      	ldr	r2, [r3, #0]
 8010ffe:	4b15      	ldr	r3, [pc, #84]	@ (8011054 <prvInsertBlockIntoFreeList+0xb0>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	429a      	cmp	r2, r3
 8011004:	d00d      	beq.n	8011022 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	685a      	ldr	r2, [r3, #4]
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	685b      	ldr	r3, [r3, #4]
 8011010:	441a      	add	r2, r3
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	681a      	ldr	r2, [r3, #0]
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	601a      	str	r2, [r3, #0]
 8011020:	e008      	b.n	8011034 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011022:	4b0c      	ldr	r3, [pc, #48]	@ (8011054 <prvInsertBlockIntoFreeList+0xb0>)
 8011024:	681a      	ldr	r2, [r3, #0]
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	601a      	str	r2, [r3, #0]
 801102a:	e003      	b.n	8011034 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	681a      	ldr	r2, [r3, #0]
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011034:	68fa      	ldr	r2, [r7, #12]
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	429a      	cmp	r2, r3
 801103a:	d002      	beq.n	8011042 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	687a      	ldr	r2, [r7, #4]
 8011040:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011042:	bf00      	nop
 8011044:	3714      	adds	r7, #20
 8011046:	46bd      	mov	sp, r7
 8011048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104c:	4770      	bx	lr
 801104e:	bf00      	nop
 8011050:	20005d64 	.word	0x20005d64
 8011054:	20005d6c 	.word	0x20005d6c

08011058 <__cvt>:
 8011058:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801105c:	ec57 6b10 	vmov	r6, r7, d0
 8011060:	2f00      	cmp	r7, #0
 8011062:	460c      	mov	r4, r1
 8011064:	4619      	mov	r1, r3
 8011066:	463b      	mov	r3, r7
 8011068:	bfbb      	ittet	lt
 801106a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801106e:	461f      	movlt	r7, r3
 8011070:	2300      	movge	r3, #0
 8011072:	232d      	movlt	r3, #45	@ 0x2d
 8011074:	700b      	strb	r3, [r1, #0]
 8011076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011078:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801107c:	4691      	mov	r9, r2
 801107e:	f023 0820 	bic.w	r8, r3, #32
 8011082:	bfbc      	itt	lt
 8011084:	4632      	movlt	r2, r6
 8011086:	4616      	movlt	r6, r2
 8011088:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801108c:	d005      	beq.n	801109a <__cvt+0x42>
 801108e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011092:	d100      	bne.n	8011096 <__cvt+0x3e>
 8011094:	3401      	adds	r4, #1
 8011096:	2102      	movs	r1, #2
 8011098:	e000      	b.n	801109c <__cvt+0x44>
 801109a:	2103      	movs	r1, #3
 801109c:	ab03      	add	r3, sp, #12
 801109e:	9301      	str	r3, [sp, #4]
 80110a0:	ab02      	add	r3, sp, #8
 80110a2:	9300      	str	r3, [sp, #0]
 80110a4:	ec47 6b10 	vmov	d0, r6, r7
 80110a8:	4653      	mov	r3, sl
 80110aa:	4622      	mov	r2, r4
 80110ac:	f001 f9dc 	bl	8012468 <_dtoa_r>
 80110b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80110b4:	4605      	mov	r5, r0
 80110b6:	d119      	bne.n	80110ec <__cvt+0x94>
 80110b8:	f019 0f01 	tst.w	r9, #1
 80110bc:	d00e      	beq.n	80110dc <__cvt+0x84>
 80110be:	eb00 0904 	add.w	r9, r0, r4
 80110c2:	2200      	movs	r2, #0
 80110c4:	2300      	movs	r3, #0
 80110c6:	4630      	mov	r0, r6
 80110c8:	4639      	mov	r1, r7
 80110ca:	f7ef fd25 	bl	8000b18 <__aeabi_dcmpeq>
 80110ce:	b108      	cbz	r0, 80110d4 <__cvt+0x7c>
 80110d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80110d4:	2230      	movs	r2, #48	@ 0x30
 80110d6:	9b03      	ldr	r3, [sp, #12]
 80110d8:	454b      	cmp	r3, r9
 80110da:	d31e      	bcc.n	801111a <__cvt+0xc2>
 80110dc:	9b03      	ldr	r3, [sp, #12]
 80110de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80110e0:	1b5b      	subs	r3, r3, r5
 80110e2:	4628      	mov	r0, r5
 80110e4:	6013      	str	r3, [r2, #0]
 80110e6:	b004      	add	sp, #16
 80110e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80110f0:	eb00 0904 	add.w	r9, r0, r4
 80110f4:	d1e5      	bne.n	80110c2 <__cvt+0x6a>
 80110f6:	7803      	ldrb	r3, [r0, #0]
 80110f8:	2b30      	cmp	r3, #48	@ 0x30
 80110fa:	d10a      	bne.n	8011112 <__cvt+0xba>
 80110fc:	2200      	movs	r2, #0
 80110fe:	2300      	movs	r3, #0
 8011100:	4630      	mov	r0, r6
 8011102:	4639      	mov	r1, r7
 8011104:	f7ef fd08 	bl	8000b18 <__aeabi_dcmpeq>
 8011108:	b918      	cbnz	r0, 8011112 <__cvt+0xba>
 801110a:	f1c4 0401 	rsb	r4, r4, #1
 801110e:	f8ca 4000 	str.w	r4, [sl]
 8011112:	f8da 3000 	ldr.w	r3, [sl]
 8011116:	4499      	add	r9, r3
 8011118:	e7d3      	b.n	80110c2 <__cvt+0x6a>
 801111a:	1c59      	adds	r1, r3, #1
 801111c:	9103      	str	r1, [sp, #12]
 801111e:	701a      	strb	r2, [r3, #0]
 8011120:	e7d9      	b.n	80110d6 <__cvt+0x7e>

08011122 <__exponent>:
 8011122:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011124:	2900      	cmp	r1, #0
 8011126:	bfba      	itte	lt
 8011128:	4249      	neglt	r1, r1
 801112a:	232d      	movlt	r3, #45	@ 0x2d
 801112c:	232b      	movge	r3, #43	@ 0x2b
 801112e:	2909      	cmp	r1, #9
 8011130:	7002      	strb	r2, [r0, #0]
 8011132:	7043      	strb	r3, [r0, #1]
 8011134:	dd29      	ble.n	801118a <__exponent+0x68>
 8011136:	f10d 0307 	add.w	r3, sp, #7
 801113a:	461d      	mov	r5, r3
 801113c:	270a      	movs	r7, #10
 801113e:	461a      	mov	r2, r3
 8011140:	fbb1 f6f7 	udiv	r6, r1, r7
 8011144:	fb07 1416 	mls	r4, r7, r6, r1
 8011148:	3430      	adds	r4, #48	@ 0x30
 801114a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801114e:	460c      	mov	r4, r1
 8011150:	2c63      	cmp	r4, #99	@ 0x63
 8011152:	f103 33ff 	add.w	r3, r3, #4294967295
 8011156:	4631      	mov	r1, r6
 8011158:	dcf1      	bgt.n	801113e <__exponent+0x1c>
 801115a:	3130      	adds	r1, #48	@ 0x30
 801115c:	1e94      	subs	r4, r2, #2
 801115e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011162:	1c41      	adds	r1, r0, #1
 8011164:	4623      	mov	r3, r4
 8011166:	42ab      	cmp	r3, r5
 8011168:	d30a      	bcc.n	8011180 <__exponent+0x5e>
 801116a:	f10d 0309 	add.w	r3, sp, #9
 801116e:	1a9b      	subs	r3, r3, r2
 8011170:	42ac      	cmp	r4, r5
 8011172:	bf88      	it	hi
 8011174:	2300      	movhi	r3, #0
 8011176:	3302      	adds	r3, #2
 8011178:	4403      	add	r3, r0
 801117a:	1a18      	subs	r0, r3, r0
 801117c:	b003      	add	sp, #12
 801117e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011180:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011184:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011188:	e7ed      	b.n	8011166 <__exponent+0x44>
 801118a:	2330      	movs	r3, #48	@ 0x30
 801118c:	3130      	adds	r1, #48	@ 0x30
 801118e:	7083      	strb	r3, [r0, #2]
 8011190:	70c1      	strb	r1, [r0, #3]
 8011192:	1d03      	adds	r3, r0, #4
 8011194:	e7f1      	b.n	801117a <__exponent+0x58>
	...

08011198 <_printf_float>:
 8011198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801119c:	b08d      	sub	sp, #52	@ 0x34
 801119e:	460c      	mov	r4, r1
 80111a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80111a4:	4616      	mov	r6, r2
 80111a6:	461f      	mov	r7, r3
 80111a8:	4605      	mov	r5, r0
 80111aa:	f000 ffeb 	bl	8012184 <_localeconv_r>
 80111ae:	6803      	ldr	r3, [r0, #0]
 80111b0:	9304      	str	r3, [sp, #16]
 80111b2:	4618      	mov	r0, r3
 80111b4:	f7ef f884 	bl	80002c0 <strlen>
 80111b8:	2300      	movs	r3, #0
 80111ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80111bc:	f8d8 3000 	ldr.w	r3, [r8]
 80111c0:	9005      	str	r0, [sp, #20]
 80111c2:	3307      	adds	r3, #7
 80111c4:	f023 0307 	bic.w	r3, r3, #7
 80111c8:	f103 0208 	add.w	r2, r3, #8
 80111cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80111d0:	f8d4 b000 	ldr.w	fp, [r4]
 80111d4:	f8c8 2000 	str.w	r2, [r8]
 80111d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80111dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80111e0:	9307      	str	r3, [sp, #28]
 80111e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80111e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80111ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80111ee:	4b9c      	ldr	r3, [pc, #624]	@ (8011460 <_printf_float+0x2c8>)
 80111f0:	f04f 32ff 	mov.w	r2, #4294967295
 80111f4:	f7ef fcc2 	bl	8000b7c <__aeabi_dcmpun>
 80111f8:	bb70      	cbnz	r0, 8011258 <_printf_float+0xc0>
 80111fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80111fe:	4b98      	ldr	r3, [pc, #608]	@ (8011460 <_printf_float+0x2c8>)
 8011200:	f04f 32ff 	mov.w	r2, #4294967295
 8011204:	f7ef fc9c 	bl	8000b40 <__aeabi_dcmple>
 8011208:	bb30      	cbnz	r0, 8011258 <_printf_float+0xc0>
 801120a:	2200      	movs	r2, #0
 801120c:	2300      	movs	r3, #0
 801120e:	4640      	mov	r0, r8
 8011210:	4649      	mov	r1, r9
 8011212:	f7ef fc8b 	bl	8000b2c <__aeabi_dcmplt>
 8011216:	b110      	cbz	r0, 801121e <_printf_float+0x86>
 8011218:	232d      	movs	r3, #45	@ 0x2d
 801121a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801121e:	4a91      	ldr	r2, [pc, #580]	@ (8011464 <_printf_float+0x2cc>)
 8011220:	4b91      	ldr	r3, [pc, #580]	@ (8011468 <_printf_float+0x2d0>)
 8011222:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011226:	bf8c      	ite	hi
 8011228:	4690      	movhi	r8, r2
 801122a:	4698      	movls	r8, r3
 801122c:	2303      	movs	r3, #3
 801122e:	6123      	str	r3, [r4, #16]
 8011230:	f02b 0304 	bic.w	r3, fp, #4
 8011234:	6023      	str	r3, [r4, #0]
 8011236:	f04f 0900 	mov.w	r9, #0
 801123a:	9700      	str	r7, [sp, #0]
 801123c:	4633      	mov	r3, r6
 801123e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011240:	4621      	mov	r1, r4
 8011242:	4628      	mov	r0, r5
 8011244:	f000 f9d2 	bl	80115ec <_printf_common>
 8011248:	3001      	adds	r0, #1
 801124a:	f040 808d 	bne.w	8011368 <_printf_float+0x1d0>
 801124e:	f04f 30ff 	mov.w	r0, #4294967295
 8011252:	b00d      	add	sp, #52	@ 0x34
 8011254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011258:	4642      	mov	r2, r8
 801125a:	464b      	mov	r3, r9
 801125c:	4640      	mov	r0, r8
 801125e:	4649      	mov	r1, r9
 8011260:	f7ef fc8c 	bl	8000b7c <__aeabi_dcmpun>
 8011264:	b140      	cbz	r0, 8011278 <_printf_float+0xe0>
 8011266:	464b      	mov	r3, r9
 8011268:	2b00      	cmp	r3, #0
 801126a:	bfbc      	itt	lt
 801126c:	232d      	movlt	r3, #45	@ 0x2d
 801126e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011272:	4a7e      	ldr	r2, [pc, #504]	@ (801146c <_printf_float+0x2d4>)
 8011274:	4b7e      	ldr	r3, [pc, #504]	@ (8011470 <_printf_float+0x2d8>)
 8011276:	e7d4      	b.n	8011222 <_printf_float+0x8a>
 8011278:	6863      	ldr	r3, [r4, #4]
 801127a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801127e:	9206      	str	r2, [sp, #24]
 8011280:	1c5a      	adds	r2, r3, #1
 8011282:	d13b      	bne.n	80112fc <_printf_float+0x164>
 8011284:	2306      	movs	r3, #6
 8011286:	6063      	str	r3, [r4, #4]
 8011288:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801128c:	2300      	movs	r3, #0
 801128e:	6022      	str	r2, [r4, #0]
 8011290:	9303      	str	r3, [sp, #12]
 8011292:	ab0a      	add	r3, sp, #40	@ 0x28
 8011294:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011298:	ab09      	add	r3, sp, #36	@ 0x24
 801129a:	9300      	str	r3, [sp, #0]
 801129c:	6861      	ldr	r1, [r4, #4]
 801129e:	ec49 8b10 	vmov	d0, r8, r9
 80112a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80112a6:	4628      	mov	r0, r5
 80112a8:	f7ff fed6 	bl	8011058 <__cvt>
 80112ac:	9b06      	ldr	r3, [sp, #24]
 80112ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80112b0:	2b47      	cmp	r3, #71	@ 0x47
 80112b2:	4680      	mov	r8, r0
 80112b4:	d129      	bne.n	801130a <_printf_float+0x172>
 80112b6:	1cc8      	adds	r0, r1, #3
 80112b8:	db02      	blt.n	80112c0 <_printf_float+0x128>
 80112ba:	6863      	ldr	r3, [r4, #4]
 80112bc:	4299      	cmp	r1, r3
 80112be:	dd41      	ble.n	8011344 <_printf_float+0x1ac>
 80112c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80112c4:	fa5f fa8a 	uxtb.w	sl, sl
 80112c8:	3901      	subs	r1, #1
 80112ca:	4652      	mov	r2, sl
 80112cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80112d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80112d2:	f7ff ff26 	bl	8011122 <__exponent>
 80112d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80112d8:	1813      	adds	r3, r2, r0
 80112da:	2a01      	cmp	r2, #1
 80112dc:	4681      	mov	r9, r0
 80112de:	6123      	str	r3, [r4, #16]
 80112e0:	dc02      	bgt.n	80112e8 <_printf_float+0x150>
 80112e2:	6822      	ldr	r2, [r4, #0]
 80112e4:	07d2      	lsls	r2, r2, #31
 80112e6:	d501      	bpl.n	80112ec <_printf_float+0x154>
 80112e8:	3301      	adds	r3, #1
 80112ea:	6123      	str	r3, [r4, #16]
 80112ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d0a2      	beq.n	801123a <_printf_float+0xa2>
 80112f4:	232d      	movs	r3, #45	@ 0x2d
 80112f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112fa:	e79e      	b.n	801123a <_printf_float+0xa2>
 80112fc:	9a06      	ldr	r2, [sp, #24]
 80112fe:	2a47      	cmp	r2, #71	@ 0x47
 8011300:	d1c2      	bne.n	8011288 <_printf_float+0xf0>
 8011302:	2b00      	cmp	r3, #0
 8011304:	d1c0      	bne.n	8011288 <_printf_float+0xf0>
 8011306:	2301      	movs	r3, #1
 8011308:	e7bd      	b.n	8011286 <_printf_float+0xee>
 801130a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801130e:	d9db      	bls.n	80112c8 <_printf_float+0x130>
 8011310:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011314:	d118      	bne.n	8011348 <_printf_float+0x1b0>
 8011316:	2900      	cmp	r1, #0
 8011318:	6863      	ldr	r3, [r4, #4]
 801131a:	dd0b      	ble.n	8011334 <_printf_float+0x19c>
 801131c:	6121      	str	r1, [r4, #16]
 801131e:	b913      	cbnz	r3, 8011326 <_printf_float+0x18e>
 8011320:	6822      	ldr	r2, [r4, #0]
 8011322:	07d0      	lsls	r0, r2, #31
 8011324:	d502      	bpl.n	801132c <_printf_float+0x194>
 8011326:	3301      	adds	r3, #1
 8011328:	440b      	add	r3, r1
 801132a:	6123      	str	r3, [r4, #16]
 801132c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801132e:	f04f 0900 	mov.w	r9, #0
 8011332:	e7db      	b.n	80112ec <_printf_float+0x154>
 8011334:	b913      	cbnz	r3, 801133c <_printf_float+0x1a4>
 8011336:	6822      	ldr	r2, [r4, #0]
 8011338:	07d2      	lsls	r2, r2, #31
 801133a:	d501      	bpl.n	8011340 <_printf_float+0x1a8>
 801133c:	3302      	adds	r3, #2
 801133e:	e7f4      	b.n	801132a <_printf_float+0x192>
 8011340:	2301      	movs	r3, #1
 8011342:	e7f2      	b.n	801132a <_printf_float+0x192>
 8011344:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011348:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801134a:	4299      	cmp	r1, r3
 801134c:	db05      	blt.n	801135a <_printf_float+0x1c2>
 801134e:	6823      	ldr	r3, [r4, #0]
 8011350:	6121      	str	r1, [r4, #16]
 8011352:	07d8      	lsls	r0, r3, #31
 8011354:	d5ea      	bpl.n	801132c <_printf_float+0x194>
 8011356:	1c4b      	adds	r3, r1, #1
 8011358:	e7e7      	b.n	801132a <_printf_float+0x192>
 801135a:	2900      	cmp	r1, #0
 801135c:	bfd4      	ite	le
 801135e:	f1c1 0202 	rsble	r2, r1, #2
 8011362:	2201      	movgt	r2, #1
 8011364:	4413      	add	r3, r2
 8011366:	e7e0      	b.n	801132a <_printf_float+0x192>
 8011368:	6823      	ldr	r3, [r4, #0]
 801136a:	055a      	lsls	r2, r3, #21
 801136c:	d407      	bmi.n	801137e <_printf_float+0x1e6>
 801136e:	6923      	ldr	r3, [r4, #16]
 8011370:	4642      	mov	r2, r8
 8011372:	4631      	mov	r1, r6
 8011374:	4628      	mov	r0, r5
 8011376:	47b8      	blx	r7
 8011378:	3001      	adds	r0, #1
 801137a:	d12b      	bne.n	80113d4 <_printf_float+0x23c>
 801137c:	e767      	b.n	801124e <_printf_float+0xb6>
 801137e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011382:	f240 80dd 	bls.w	8011540 <_printf_float+0x3a8>
 8011386:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801138a:	2200      	movs	r2, #0
 801138c:	2300      	movs	r3, #0
 801138e:	f7ef fbc3 	bl	8000b18 <__aeabi_dcmpeq>
 8011392:	2800      	cmp	r0, #0
 8011394:	d033      	beq.n	80113fe <_printf_float+0x266>
 8011396:	4a37      	ldr	r2, [pc, #220]	@ (8011474 <_printf_float+0x2dc>)
 8011398:	2301      	movs	r3, #1
 801139a:	4631      	mov	r1, r6
 801139c:	4628      	mov	r0, r5
 801139e:	47b8      	blx	r7
 80113a0:	3001      	adds	r0, #1
 80113a2:	f43f af54 	beq.w	801124e <_printf_float+0xb6>
 80113a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80113aa:	4543      	cmp	r3, r8
 80113ac:	db02      	blt.n	80113b4 <_printf_float+0x21c>
 80113ae:	6823      	ldr	r3, [r4, #0]
 80113b0:	07d8      	lsls	r0, r3, #31
 80113b2:	d50f      	bpl.n	80113d4 <_printf_float+0x23c>
 80113b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113b8:	4631      	mov	r1, r6
 80113ba:	4628      	mov	r0, r5
 80113bc:	47b8      	blx	r7
 80113be:	3001      	adds	r0, #1
 80113c0:	f43f af45 	beq.w	801124e <_printf_float+0xb6>
 80113c4:	f04f 0900 	mov.w	r9, #0
 80113c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80113cc:	f104 0a1a 	add.w	sl, r4, #26
 80113d0:	45c8      	cmp	r8, r9
 80113d2:	dc09      	bgt.n	80113e8 <_printf_float+0x250>
 80113d4:	6823      	ldr	r3, [r4, #0]
 80113d6:	079b      	lsls	r3, r3, #30
 80113d8:	f100 8103 	bmi.w	80115e2 <_printf_float+0x44a>
 80113dc:	68e0      	ldr	r0, [r4, #12]
 80113de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80113e0:	4298      	cmp	r0, r3
 80113e2:	bfb8      	it	lt
 80113e4:	4618      	movlt	r0, r3
 80113e6:	e734      	b.n	8011252 <_printf_float+0xba>
 80113e8:	2301      	movs	r3, #1
 80113ea:	4652      	mov	r2, sl
 80113ec:	4631      	mov	r1, r6
 80113ee:	4628      	mov	r0, r5
 80113f0:	47b8      	blx	r7
 80113f2:	3001      	adds	r0, #1
 80113f4:	f43f af2b 	beq.w	801124e <_printf_float+0xb6>
 80113f8:	f109 0901 	add.w	r9, r9, #1
 80113fc:	e7e8      	b.n	80113d0 <_printf_float+0x238>
 80113fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011400:	2b00      	cmp	r3, #0
 8011402:	dc39      	bgt.n	8011478 <_printf_float+0x2e0>
 8011404:	4a1b      	ldr	r2, [pc, #108]	@ (8011474 <_printf_float+0x2dc>)
 8011406:	2301      	movs	r3, #1
 8011408:	4631      	mov	r1, r6
 801140a:	4628      	mov	r0, r5
 801140c:	47b8      	blx	r7
 801140e:	3001      	adds	r0, #1
 8011410:	f43f af1d 	beq.w	801124e <_printf_float+0xb6>
 8011414:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011418:	ea59 0303 	orrs.w	r3, r9, r3
 801141c:	d102      	bne.n	8011424 <_printf_float+0x28c>
 801141e:	6823      	ldr	r3, [r4, #0]
 8011420:	07d9      	lsls	r1, r3, #31
 8011422:	d5d7      	bpl.n	80113d4 <_printf_float+0x23c>
 8011424:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011428:	4631      	mov	r1, r6
 801142a:	4628      	mov	r0, r5
 801142c:	47b8      	blx	r7
 801142e:	3001      	adds	r0, #1
 8011430:	f43f af0d 	beq.w	801124e <_printf_float+0xb6>
 8011434:	f04f 0a00 	mov.w	sl, #0
 8011438:	f104 0b1a 	add.w	fp, r4, #26
 801143c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801143e:	425b      	negs	r3, r3
 8011440:	4553      	cmp	r3, sl
 8011442:	dc01      	bgt.n	8011448 <_printf_float+0x2b0>
 8011444:	464b      	mov	r3, r9
 8011446:	e793      	b.n	8011370 <_printf_float+0x1d8>
 8011448:	2301      	movs	r3, #1
 801144a:	465a      	mov	r2, fp
 801144c:	4631      	mov	r1, r6
 801144e:	4628      	mov	r0, r5
 8011450:	47b8      	blx	r7
 8011452:	3001      	adds	r0, #1
 8011454:	f43f aefb 	beq.w	801124e <_printf_float+0xb6>
 8011458:	f10a 0a01 	add.w	sl, sl, #1
 801145c:	e7ee      	b.n	801143c <_printf_float+0x2a4>
 801145e:	bf00      	nop
 8011460:	7fefffff 	.word	0x7fefffff
 8011464:	080162e8 	.word	0x080162e8
 8011468:	080162e4 	.word	0x080162e4
 801146c:	080162f0 	.word	0x080162f0
 8011470:	080162ec 	.word	0x080162ec
 8011474:	080162f4 	.word	0x080162f4
 8011478:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801147a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801147e:	4553      	cmp	r3, sl
 8011480:	bfa8      	it	ge
 8011482:	4653      	movge	r3, sl
 8011484:	2b00      	cmp	r3, #0
 8011486:	4699      	mov	r9, r3
 8011488:	dc36      	bgt.n	80114f8 <_printf_float+0x360>
 801148a:	f04f 0b00 	mov.w	fp, #0
 801148e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011492:	f104 021a 	add.w	r2, r4, #26
 8011496:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011498:	9306      	str	r3, [sp, #24]
 801149a:	eba3 0309 	sub.w	r3, r3, r9
 801149e:	455b      	cmp	r3, fp
 80114a0:	dc31      	bgt.n	8011506 <_printf_float+0x36e>
 80114a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114a4:	459a      	cmp	sl, r3
 80114a6:	dc3a      	bgt.n	801151e <_printf_float+0x386>
 80114a8:	6823      	ldr	r3, [r4, #0]
 80114aa:	07da      	lsls	r2, r3, #31
 80114ac:	d437      	bmi.n	801151e <_printf_float+0x386>
 80114ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114b0:	ebaa 0903 	sub.w	r9, sl, r3
 80114b4:	9b06      	ldr	r3, [sp, #24]
 80114b6:	ebaa 0303 	sub.w	r3, sl, r3
 80114ba:	4599      	cmp	r9, r3
 80114bc:	bfa8      	it	ge
 80114be:	4699      	movge	r9, r3
 80114c0:	f1b9 0f00 	cmp.w	r9, #0
 80114c4:	dc33      	bgt.n	801152e <_printf_float+0x396>
 80114c6:	f04f 0800 	mov.w	r8, #0
 80114ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80114ce:	f104 0b1a 	add.w	fp, r4, #26
 80114d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114d4:	ebaa 0303 	sub.w	r3, sl, r3
 80114d8:	eba3 0309 	sub.w	r3, r3, r9
 80114dc:	4543      	cmp	r3, r8
 80114de:	f77f af79 	ble.w	80113d4 <_printf_float+0x23c>
 80114e2:	2301      	movs	r3, #1
 80114e4:	465a      	mov	r2, fp
 80114e6:	4631      	mov	r1, r6
 80114e8:	4628      	mov	r0, r5
 80114ea:	47b8      	blx	r7
 80114ec:	3001      	adds	r0, #1
 80114ee:	f43f aeae 	beq.w	801124e <_printf_float+0xb6>
 80114f2:	f108 0801 	add.w	r8, r8, #1
 80114f6:	e7ec      	b.n	80114d2 <_printf_float+0x33a>
 80114f8:	4642      	mov	r2, r8
 80114fa:	4631      	mov	r1, r6
 80114fc:	4628      	mov	r0, r5
 80114fe:	47b8      	blx	r7
 8011500:	3001      	adds	r0, #1
 8011502:	d1c2      	bne.n	801148a <_printf_float+0x2f2>
 8011504:	e6a3      	b.n	801124e <_printf_float+0xb6>
 8011506:	2301      	movs	r3, #1
 8011508:	4631      	mov	r1, r6
 801150a:	4628      	mov	r0, r5
 801150c:	9206      	str	r2, [sp, #24]
 801150e:	47b8      	blx	r7
 8011510:	3001      	adds	r0, #1
 8011512:	f43f ae9c 	beq.w	801124e <_printf_float+0xb6>
 8011516:	9a06      	ldr	r2, [sp, #24]
 8011518:	f10b 0b01 	add.w	fp, fp, #1
 801151c:	e7bb      	b.n	8011496 <_printf_float+0x2fe>
 801151e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011522:	4631      	mov	r1, r6
 8011524:	4628      	mov	r0, r5
 8011526:	47b8      	blx	r7
 8011528:	3001      	adds	r0, #1
 801152a:	d1c0      	bne.n	80114ae <_printf_float+0x316>
 801152c:	e68f      	b.n	801124e <_printf_float+0xb6>
 801152e:	9a06      	ldr	r2, [sp, #24]
 8011530:	464b      	mov	r3, r9
 8011532:	4442      	add	r2, r8
 8011534:	4631      	mov	r1, r6
 8011536:	4628      	mov	r0, r5
 8011538:	47b8      	blx	r7
 801153a:	3001      	adds	r0, #1
 801153c:	d1c3      	bne.n	80114c6 <_printf_float+0x32e>
 801153e:	e686      	b.n	801124e <_printf_float+0xb6>
 8011540:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011544:	f1ba 0f01 	cmp.w	sl, #1
 8011548:	dc01      	bgt.n	801154e <_printf_float+0x3b6>
 801154a:	07db      	lsls	r3, r3, #31
 801154c:	d536      	bpl.n	80115bc <_printf_float+0x424>
 801154e:	2301      	movs	r3, #1
 8011550:	4642      	mov	r2, r8
 8011552:	4631      	mov	r1, r6
 8011554:	4628      	mov	r0, r5
 8011556:	47b8      	blx	r7
 8011558:	3001      	adds	r0, #1
 801155a:	f43f ae78 	beq.w	801124e <_printf_float+0xb6>
 801155e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011562:	4631      	mov	r1, r6
 8011564:	4628      	mov	r0, r5
 8011566:	47b8      	blx	r7
 8011568:	3001      	adds	r0, #1
 801156a:	f43f ae70 	beq.w	801124e <_printf_float+0xb6>
 801156e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011572:	2200      	movs	r2, #0
 8011574:	2300      	movs	r3, #0
 8011576:	f10a 3aff 	add.w	sl, sl, #4294967295
 801157a:	f7ef facd 	bl	8000b18 <__aeabi_dcmpeq>
 801157e:	b9c0      	cbnz	r0, 80115b2 <_printf_float+0x41a>
 8011580:	4653      	mov	r3, sl
 8011582:	f108 0201 	add.w	r2, r8, #1
 8011586:	4631      	mov	r1, r6
 8011588:	4628      	mov	r0, r5
 801158a:	47b8      	blx	r7
 801158c:	3001      	adds	r0, #1
 801158e:	d10c      	bne.n	80115aa <_printf_float+0x412>
 8011590:	e65d      	b.n	801124e <_printf_float+0xb6>
 8011592:	2301      	movs	r3, #1
 8011594:	465a      	mov	r2, fp
 8011596:	4631      	mov	r1, r6
 8011598:	4628      	mov	r0, r5
 801159a:	47b8      	blx	r7
 801159c:	3001      	adds	r0, #1
 801159e:	f43f ae56 	beq.w	801124e <_printf_float+0xb6>
 80115a2:	f108 0801 	add.w	r8, r8, #1
 80115a6:	45d0      	cmp	r8, sl
 80115a8:	dbf3      	blt.n	8011592 <_printf_float+0x3fa>
 80115aa:	464b      	mov	r3, r9
 80115ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80115b0:	e6df      	b.n	8011372 <_printf_float+0x1da>
 80115b2:	f04f 0800 	mov.w	r8, #0
 80115b6:	f104 0b1a 	add.w	fp, r4, #26
 80115ba:	e7f4      	b.n	80115a6 <_printf_float+0x40e>
 80115bc:	2301      	movs	r3, #1
 80115be:	4642      	mov	r2, r8
 80115c0:	e7e1      	b.n	8011586 <_printf_float+0x3ee>
 80115c2:	2301      	movs	r3, #1
 80115c4:	464a      	mov	r2, r9
 80115c6:	4631      	mov	r1, r6
 80115c8:	4628      	mov	r0, r5
 80115ca:	47b8      	blx	r7
 80115cc:	3001      	adds	r0, #1
 80115ce:	f43f ae3e 	beq.w	801124e <_printf_float+0xb6>
 80115d2:	f108 0801 	add.w	r8, r8, #1
 80115d6:	68e3      	ldr	r3, [r4, #12]
 80115d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80115da:	1a5b      	subs	r3, r3, r1
 80115dc:	4543      	cmp	r3, r8
 80115de:	dcf0      	bgt.n	80115c2 <_printf_float+0x42a>
 80115e0:	e6fc      	b.n	80113dc <_printf_float+0x244>
 80115e2:	f04f 0800 	mov.w	r8, #0
 80115e6:	f104 0919 	add.w	r9, r4, #25
 80115ea:	e7f4      	b.n	80115d6 <_printf_float+0x43e>

080115ec <_printf_common>:
 80115ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115f0:	4616      	mov	r6, r2
 80115f2:	4698      	mov	r8, r3
 80115f4:	688a      	ldr	r2, [r1, #8]
 80115f6:	690b      	ldr	r3, [r1, #16]
 80115f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80115fc:	4293      	cmp	r3, r2
 80115fe:	bfb8      	it	lt
 8011600:	4613      	movlt	r3, r2
 8011602:	6033      	str	r3, [r6, #0]
 8011604:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011608:	4607      	mov	r7, r0
 801160a:	460c      	mov	r4, r1
 801160c:	b10a      	cbz	r2, 8011612 <_printf_common+0x26>
 801160e:	3301      	adds	r3, #1
 8011610:	6033      	str	r3, [r6, #0]
 8011612:	6823      	ldr	r3, [r4, #0]
 8011614:	0699      	lsls	r1, r3, #26
 8011616:	bf42      	ittt	mi
 8011618:	6833      	ldrmi	r3, [r6, #0]
 801161a:	3302      	addmi	r3, #2
 801161c:	6033      	strmi	r3, [r6, #0]
 801161e:	6825      	ldr	r5, [r4, #0]
 8011620:	f015 0506 	ands.w	r5, r5, #6
 8011624:	d106      	bne.n	8011634 <_printf_common+0x48>
 8011626:	f104 0a19 	add.w	sl, r4, #25
 801162a:	68e3      	ldr	r3, [r4, #12]
 801162c:	6832      	ldr	r2, [r6, #0]
 801162e:	1a9b      	subs	r3, r3, r2
 8011630:	42ab      	cmp	r3, r5
 8011632:	dc26      	bgt.n	8011682 <_printf_common+0x96>
 8011634:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011638:	6822      	ldr	r2, [r4, #0]
 801163a:	3b00      	subs	r3, #0
 801163c:	bf18      	it	ne
 801163e:	2301      	movne	r3, #1
 8011640:	0692      	lsls	r2, r2, #26
 8011642:	d42b      	bmi.n	801169c <_printf_common+0xb0>
 8011644:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011648:	4641      	mov	r1, r8
 801164a:	4638      	mov	r0, r7
 801164c:	47c8      	blx	r9
 801164e:	3001      	adds	r0, #1
 8011650:	d01e      	beq.n	8011690 <_printf_common+0xa4>
 8011652:	6823      	ldr	r3, [r4, #0]
 8011654:	6922      	ldr	r2, [r4, #16]
 8011656:	f003 0306 	and.w	r3, r3, #6
 801165a:	2b04      	cmp	r3, #4
 801165c:	bf02      	ittt	eq
 801165e:	68e5      	ldreq	r5, [r4, #12]
 8011660:	6833      	ldreq	r3, [r6, #0]
 8011662:	1aed      	subeq	r5, r5, r3
 8011664:	68a3      	ldr	r3, [r4, #8]
 8011666:	bf0c      	ite	eq
 8011668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801166c:	2500      	movne	r5, #0
 801166e:	4293      	cmp	r3, r2
 8011670:	bfc4      	itt	gt
 8011672:	1a9b      	subgt	r3, r3, r2
 8011674:	18ed      	addgt	r5, r5, r3
 8011676:	2600      	movs	r6, #0
 8011678:	341a      	adds	r4, #26
 801167a:	42b5      	cmp	r5, r6
 801167c:	d11a      	bne.n	80116b4 <_printf_common+0xc8>
 801167e:	2000      	movs	r0, #0
 8011680:	e008      	b.n	8011694 <_printf_common+0xa8>
 8011682:	2301      	movs	r3, #1
 8011684:	4652      	mov	r2, sl
 8011686:	4641      	mov	r1, r8
 8011688:	4638      	mov	r0, r7
 801168a:	47c8      	blx	r9
 801168c:	3001      	adds	r0, #1
 801168e:	d103      	bne.n	8011698 <_printf_common+0xac>
 8011690:	f04f 30ff 	mov.w	r0, #4294967295
 8011694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011698:	3501      	adds	r5, #1
 801169a:	e7c6      	b.n	801162a <_printf_common+0x3e>
 801169c:	18e1      	adds	r1, r4, r3
 801169e:	1c5a      	adds	r2, r3, #1
 80116a0:	2030      	movs	r0, #48	@ 0x30
 80116a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80116a6:	4422      	add	r2, r4
 80116a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80116ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80116b0:	3302      	adds	r3, #2
 80116b2:	e7c7      	b.n	8011644 <_printf_common+0x58>
 80116b4:	2301      	movs	r3, #1
 80116b6:	4622      	mov	r2, r4
 80116b8:	4641      	mov	r1, r8
 80116ba:	4638      	mov	r0, r7
 80116bc:	47c8      	blx	r9
 80116be:	3001      	adds	r0, #1
 80116c0:	d0e6      	beq.n	8011690 <_printf_common+0xa4>
 80116c2:	3601      	adds	r6, #1
 80116c4:	e7d9      	b.n	801167a <_printf_common+0x8e>
	...

080116c8 <_printf_i>:
 80116c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116cc:	7e0f      	ldrb	r7, [r1, #24]
 80116ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80116d0:	2f78      	cmp	r7, #120	@ 0x78
 80116d2:	4691      	mov	r9, r2
 80116d4:	4680      	mov	r8, r0
 80116d6:	460c      	mov	r4, r1
 80116d8:	469a      	mov	sl, r3
 80116da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80116de:	d807      	bhi.n	80116f0 <_printf_i+0x28>
 80116e0:	2f62      	cmp	r7, #98	@ 0x62
 80116e2:	d80a      	bhi.n	80116fa <_printf_i+0x32>
 80116e4:	2f00      	cmp	r7, #0
 80116e6:	f000 80d1 	beq.w	801188c <_printf_i+0x1c4>
 80116ea:	2f58      	cmp	r7, #88	@ 0x58
 80116ec:	f000 80b8 	beq.w	8011860 <_printf_i+0x198>
 80116f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80116f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80116f8:	e03a      	b.n	8011770 <_printf_i+0xa8>
 80116fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80116fe:	2b15      	cmp	r3, #21
 8011700:	d8f6      	bhi.n	80116f0 <_printf_i+0x28>
 8011702:	a101      	add	r1, pc, #4	@ (adr r1, 8011708 <_printf_i+0x40>)
 8011704:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011708:	08011761 	.word	0x08011761
 801170c:	08011775 	.word	0x08011775
 8011710:	080116f1 	.word	0x080116f1
 8011714:	080116f1 	.word	0x080116f1
 8011718:	080116f1 	.word	0x080116f1
 801171c:	080116f1 	.word	0x080116f1
 8011720:	08011775 	.word	0x08011775
 8011724:	080116f1 	.word	0x080116f1
 8011728:	080116f1 	.word	0x080116f1
 801172c:	080116f1 	.word	0x080116f1
 8011730:	080116f1 	.word	0x080116f1
 8011734:	08011873 	.word	0x08011873
 8011738:	0801179f 	.word	0x0801179f
 801173c:	0801182d 	.word	0x0801182d
 8011740:	080116f1 	.word	0x080116f1
 8011744:	080116f1 	.word	0x080116f1
 8011748:	08011895 	.word	0x08011895
 801174c:	080116f1 	.word	0x080116f1
 8011750:	0801179f 	.word	0x0801179f
 8011754:	080116f1 	.word	0x080116f1
 8011758:	080116f1 	.word	0x080116f1
 801175c:	08011835 	.word	0x08011835
 8011760:	6833      	ldr	r3, [r6, #0]
 8011762:	1d1a      	adds	r2, r3, #4
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	6032      	str	r2, [r6, #0]
 8011768:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801176c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011770:	2301      	movs	r3, #1
 8011772:	e09c      	b.n	80118ae <_printf_i+0x1e6>
 8011774:	6833      	ldr	r3, [r6, #0]
 8011776:	6820      	ldr	r0, [r4, #0]
 8011778:	1d19      	adds	r1, r3, #4
 801177a:	6031      	str	r1, [r6, #0]
 801177c:	0606      	lsls	r6, r0, #24
 801177e:	d501      	bpl.n	8011784 <_printf_i+0xbc>
 8011780:	681d      	ldr	r5, [r3, #0]
 8011782:	e003      	b.n	801178c <_printf_i+0xc4>
 8011784:	0645      	lsls	r5, r0, #25
 8011786:	d5fb      	bpl.n	8011780 <_printf_i+0xb8>
 8011788:	f9b3 5000 	ldrsh.w	r5, [r3]
 801178c:	2d00      	cmp	r5, #0
 801178e:	da03      	bge.n	8011798 <_printf_i+0xd0>
 8011790:	232d      	movs	r3, #45	@ 0x2d
 8011792:	426d      	negs	r5, r5
 8011794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011798:	4858      	ldr	r0, [pc, #352]	@ (80118fc <_printf_i+0x234>)
 801179a:	230a      	movs	r3, #10
 801179c:	e011      	b.n	80117c2 <_printf_i+0xfa>
 801179e:	6821      	ldr	r1, [r4, #0]
 80117a0:	6833      	ldr	r3, [r6, #0]
 80117a2:	0608      	lsls	r0, r1, #24
 80117a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80117a8:	d402      	bmi.n	80117b0 <_printf_i+0xe8>
 80117aa:	0649      	lsls	r1, r1, #25
 80117ac:	bf48      	it	mi
 80117ae:	b2ad      	uxthmi	r5, r5
 80117b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80117b2:	4852      	ldr	r0, [pc, #328]	@ (80118fc <_printf_i+0x234>)
 80117b4:	6033      	str	r3, [r6, #0]
 80117b6:	bf14      	ite	ne
 80117b8:	230a      	movne	r3, #10
 80117ba:	2308      	moveq	r3, #8
 80117bc:	2100      	movs	r1, #0
 80117be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80117c2:	6866      	ldr	r6, [r4, #4]
 80117c4:	60a6      	str	r6, [r4, #8]
 80117c6:	2e00      	cmp	r6, #0
 80117c8:	db05      	blt.n	80117d6 <_printf_i+0x10e>
 80117ca:	6821      	ldr	r1, [r4, #0]
 80117cc:	432e      	orrs	r6, r5
 80117ce:	f021 0104 	bic.w	r1, r1, #4
 80117d2:	6021      	str	r1, [r4, #0]
 80117d4:	d04b      	beq.n	801186e <_printf_i+0x1a6>
 80117d6:	4616      	mov	r6, r2
 80117d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80117dc:	fb03 5711 	mls	r7, r3, r1, r5
 80117e0:	5dc7      	ldrb	r7, [r0, r7]
 80117e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80117e6:	462f      	mov	r7, r5
 80117e8:	42bb      	cmp	r3, r7
 80117ea:	460d      	mov	r5, r1
 80117ec:	d9f4      	bls.n	80117d8 <_printf_i+0x110>
 80117ee:	2b08      	cmp	r3, #8
 80117f0:	d10b      	bne.n	801180a <_printf_i+0x142>
 80117f2:	6823      	ldr	r3, [r4, #0]
 80117f4:	07df      	lsls	r7, r3, #31
 80117f6:	d508      	bpl.n	801180a <_printf_i+0x142>
 80117f8:	6923      	ldr	r3, [r4, #16]
 80117fa:	6861      	ldr	r1, [r4, #4]
 80117fc:	4299      	cmp	r1, r3
 80117fe:	bfde      	ittt	le
 8011800:	2330      	movle	r3, #48	@ 0x30
 8011802:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011806:	f106 36ff 	addle.w	r6, r6, #4294967295
 801180a:	1b92      	subs	r2, r2, r6
 801180c:	6122      	str	r2, [r4, #16]
 801180e:	f8cd a000 	str.w	sl, [sp]
 8011812:	464b      	mov	r3, r9
 8011814:	aa03      	add	r2, sp, #12
 8011816:	4621      	mov	r1, r4
 8011818:	4640      	mov	r0, r8
 801181a:	f7ff fee7 	bl	80115ec <_printf_common>
 801181e:	3001      	adds	r0, #1
 8011820:	d14a      	bne.n	80118b8 <_printf_i+0x1f0>
 8011822:	f04f 30ff 	mov.w	r0, #4294967295
 8011826:	b004      	add	sp, #16
 8011828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801182c:	6823      	ldr	r3, [r4, #0]
 801182e:	f043 0320 	orr.w	r3, r3, #32
 8011832:	6023      	str	r3, [r4, #0]
 8011834:	4832      	ldr	r0, [pc, #200]	@ (8011900 <_printf_i+0x238>)
 8011836:	2778      	movs	r7, #120	@ 0x78
 8011838:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801183c:	6823      	ldr	r3, [r4, #0]
 801183e:	6831      	ldr	r1, [r6, #0]
 8011840:	061f      	lsls	r7, r3, #24
 8011842:	f851 5b04 	ldr.w	r5, [r1], #4
 8011846:	d402      	bmi.n	801184e <_printf_i+0x186>
 8011848:	065f      	lsls	r7, r3, #25
 801184a:	bf48      	it	mi
 801184c:	b2ad      	uxthmi	r5, r5
 801184e:	6031      	str	r1, [r6, #0]
 8011850:	07d9      	lsls	r1, r3, #31
 8011852:	bf44      	itt	mi
 8011854:	f043 0320 	orrmi.w	r3, r3, #32
 8011858:	6023      	strmi	r3, [r4, #0]
 801185a:	b11d      	cbz	r5, 8011864 <_printf_i+0x19c>
 801185c:	2310      	movs	r3, #16
 801185e:	e7ad      	b.n	80117bc <_printf_i+0xf4>
 8011860:	4826      	ldr	r0, [pc, #152]	@ (80118fc <_printf_i+0x234>)
 8011862:	e7e9      	b.n	8011838 <_printf_i+0x170>
 8011864:	6823      	ldr	r3, [r4, #0]
 8011866:	f023 0320 	bic.w	r3, r3, #32
 801186a:	6023      	str	r3, [r4, #0]
 801186c:	e7f6      	b.n	801185c <_printf_i+0x194>
 801186e:	4616      	mov	r6, r2
 8011870:	e7bd      	b.n	80117ee <_printf_i+0x126>
 8011872:	6833      	ldr	r3, [r6, #0]
 8011874:	6825      	ldr	r5, [r4, #0]
 8011876:	6961      	ldr	r1, [r4, #20]
 8011878:	1d18      	adds	r0, r3, #4
 801187a:	6030      	str	r0, [r6, #0]
 801187c:	062e      	lsls	r6, r5, #24
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	d501      	bpl.n	8011886 <_printf_i+0x1be>
 8011882:	6019      	str	r1, [r3, #0]
 8011884:	e002      	b.n	801188c <_printf_i+0x1c4>
 8011886:	0668      	lsls	r0, r5, #25
 8011888:	d5fb      	bpl.n	8011882 <_printf_i+0x1ba>
 801188a:	8019      	strh	r1, [r3, #0]
 801188c:	2300      	movs	r3, #0
 801188e:	6123      	str	r3, [r4, #16]
 8011890:	4616      	mov	r6, r2
 8011892:	e7bc      	b.n	801180e <_printf_i+0x146>
 8011894:	6833      	ldr	r3, [r6, #0]
 8011896:	1d1a      	adds	r2, r3, #4
 8011898:	6032      	str	r2, [r6, #0]
 801189a:	681e      	ldr	r6, [r3, #0]
 801189c:	6862      	ldr	r2, [r4, #4]
 801189e:	2100      	movs	r1, #0
 80118a0:	4630      	mov	r0, r6
 80118a2:	f7ee fcbd 	bl	8000220 <memchr>
 80118a6:	b108      	cbz	r0, 80118ac <_printf_i+0x1e4>
 80118a8:	1b80      	subs	r0, r0, r6
 80118aa:	6060      	str	r0, [r4, #4]
 80118ac:	6863      	ldr	r3, [r4, #4]
 80118ae:	6123      	str	r3, [r4, #16]
 80118b0:	2300      	movs	r3, #0
 80118b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118b6:	e7aa      	b.n	801180e <_printf_i+0x146>
 80118b8:	6923      	ldr	r3, [r4, #16]
 80118ba:	4632      	mov	r2, r6
 80118bc:	4649      	mov	r1, r9
 80118be:	4640      	mov	r0, r8
 80118c0:	47d0      	blx	sl
 80118c2:	3001      	adds	r0, #1
 80118c4:	d0ad      	beq.n	8011822 <_printf_i+0x15a>
 80118c6:	6823      	ldr	r3, [r4, #0]
 80118c8:	079b      	lsls	r3, r3, #30
 80118ca:	d413      	bmi.n	80118f4 <_printf_i+0x22c>
 80118cc:	68e0      	ldr	r0, [r4, #12]
 80118ce:	9b03      	ldr	r3, [sp, #12]
 80118d0:	4298      	cmp	r0, r3
 80118d2:	bfb8      	it	lt
 80118d4:	4618      	movlt	r0, r3
 80118d6:	e7a6      	b.n	8011826 <_printf_i+0x15e>
 80118d8:	2301      	movs	r3, #1
 80118da:	4632      	mov	r2, r6
 80118dc:	4649      	mov	r1, r9
 80118de:	4640      	mov	r0, r8
 80118e0:	47d0      	blx	sl
 80118e2:	3001      	adds	r0, #1
 80118e4:	d09d      	beq.n	8011822 <_printf_i+0x15a>
 80118e6:	3501      	adds	r5, #1
 80118e8:	68e3      	ldr	r3, [r4, #12]
 80118ea:	9903      	ldr	r1, [sp, #12]
 80118ec:	1a5b      	subs	r3, r3, r1
 80118ee:	42ab      	cmp	r3, r5
 80118f0:	dcf2      	bgt.n	80118d8 <_printf_i+0x210>
 80118f2:	e7eb      	b.n	80118cc <_printf_i+0x204>
 80118f4:	2500      	movs	r5, #0
 80118f6:	f104 0619 	add.w	r6, r4, #25
 80118fa:	e7f5      	b.n	80118e8 <_printf_i+0x220>
 80118fc:	080162f6 	.word	0x080162f6
 8011900:	08016307 	.word	0x08016307

08011904 <_scanf_float>:
 8011904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011908:	b087      	sub	sp, #28
 801190a:	4691      	mov	r9, r2
 801190c:	9303      	str	r3, [sp, #12]
 801190e:	688b      	ldr	r3, [r1, #8]
 8011910:	1e5a      	subs	r2, r3, #1
 8011912:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011916:	bf81      	itttt	hi
 8011918:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801191c:	eb03 0b05 	addhi.w	fp, r3, r5
 8011920:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011924:	608b      	strhi	r3, [r1, #8]
 8011926:	680b      	ldr	r3, [r1, #0]
 8011928:	460a      	mov	r2, r1
 801192a:	f04f 0500 	mov.w	r5, #0
 801192e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8011932:	f842 3b1c 	str.w	r3, [r2], #28
 8011936:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801193a:	4680      	mov	r8, r0
 801193c:	460c      	mov	r4, r1
 801193e:	bf98      	it	ls
 8011940:	f04f 0b00 	movls.w	fp, #0
 8011944:	9201      	str	r2, [sp, #4]
 8011946:	4616      	mov	r6, r2
 8011948:	46aa      	mov	sl, r5
 801194a:	462f      	mov	r7, r5
 801194c:	9502      	str	r5, [sp, #8]
 801194e:	68a2      	ldr	r2, [r4, #8]
 8011950:	b15a      	cbz	r2, 801196a <_scanf_float+0x66>
 8011952:	f8d9 3000 	ldr.w	r3, [r9]
 8011956:	781b      	ldrb	r3, [r3, #0]
 8011958:	2b4e      	cmp	r3, #78	@ 0x4e
 801195a:	d863      	bhi.n	8011a24 <_scanf_float+0x120>
 801195c:	2b40      	cmp	r3, #64	@ 0x40
 801195e:	d83b      	bhi.n	80119d8 <_scanf_float+0xd4>
 8011960:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011964:	b2c8      	uxtb	r0, r1
 8011966:	280e      	cmp	r0, #14
 8011968:	d939      	bls.n	80119de <_scanf_float+0xda>
 801196a:	b11f      	cbz	r7, 8011974 <_scanf_float+0x70>
 801196c:	6823      	ldr	r3, [r4, #0]
 801196e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011972:	6023      	str	r3, [r4, #0]
 8011974:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011978:	f1ba 0f01 	cmp.w	sl, #1
 801197c:	f200 8114 	bhi.w	8011ba8 <_scanf_float+0x2a4>
 8011980:	9b01      	ldr	r3, [sp, #4]
 8011982:	429e      	cmp	r6, r3
 8011984:	f200 8105 	bhi.w	8011b92 <_scanf_float+0x28e>
 8011988:	2001      	movs	r0, #1
 801198a:	b007      	add	sp, #28
 801198c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011990:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011994:	2a0d      	cmp	r2, #13
 8011996:	d8e8      	bhi.n	801196a <_scanf_float+0x66>
 8011998:	a101      	add	r1, pc, #4	@ (adr r1, 80119a0 <_scanf_float+0x9c>)
 801199a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801199e:	bf00      	nop
 80119a0:	08011ae9 	.word	0x08011ae9
 80119a4:	0801196b 	.word	0x0801196b
 80119a8:	0801196b 	.word	0x0801196b
 80119ac:	0801196b 	.word	0x0801196b
 80119b0:	08011b45 	.word	0x08011b45
 80119b4:	08011b1f 	.word	0x08011b1f
 80119b8:	0801196b 	.word	0x0801196b
 80119bc:	0801196b 	.word	0x0801196b
 80119c0:	08011af7 	.word	0x08011af7
 80119c4:	0801196b 	.word	0x0801196b
 80119c8:	0801196b 	.word	0x0801196b
 80119cc:	0801196b 	.word	0x0801196b
 80119d0:	0801196b 	.word	0x0801196b
 80119d4:	08011ab3 	.word	0x08011ab3
 80119d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80119dc:	e7da      	b.n	8011994 <_scanf_float+0x90>
 80119de:	290e      	cmp	r1, #14
 80119e0:	d8c3      	bhi.n	801196a <_scanf_float+0x66>
 80119e2:	a001      	add	r0, pc, #4	@ (adr r0, 80119e8 <_scanf_float+0xe4>)
 80119e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80119e8:	08011aa3 	.word	0x08011aa3
 80119ec:	0801196b 	.word	0x0801196b
 80119f0:	08011aa3 	.word	0x08011aa3
 80119f4:	08011b33 	.word	0x08011b33
 80119f8:	0801196b 	.word	0x0801196b
 80119fc:	08011a45 	.word	0x08011a45
 8011a00:	08011a89 	.word	0x08011a89
 8011a04:	08011a89 	.word	0x08011a89
 8011a08:	08011a89 	.word	0x08011a89
 8011a0c:	08011a89 	.word	0x08011a89
 8011a10:	08011a89 	.word	0x08011a89
 8011a14:	08011a89 	.word	0x08011a89
 8011a18:	08011a89 	.word	0x08011a89
 8011a1c:	08011a89 	.word	0x08011a89
 8011a20:	08011a89 	.word	0x08011a89
 8011a24:	2b6e      	cmp	r3, #110	@ 0x6e
 8011a26:	d809      	bhi.n	8011a3c <_scanf_float+0x138>
 8011a28:	2b60      	cmp	r3, #96	@ 0x60
 8011a2a:	d8b1      	bhi.n	8011990 <_scanf_float+0x8c>
 8011a2c:	2b54      	cmp	r3, #84	@ 0x54
 8011a2e:	d07b      	beq.n	8011b28 <_scanf_float+0x224>
 8011a30:	2b59      	cmp	r3, #89	@ 0x59
 8011a32:	d19a      	bne.n	801196a <_scanf_float+0x66>
 8011a34:	2d07      	cmp	r5, #7
 8011a36:	d198      	bne.n	801196a <_scanf_float+0x66>
 8011a38:	2508      	movs	r5, #8
 8011a3a:	e02f      	b.n	8011a9c <_scanf_float+0x198>
 8011a3c:	2b74      	cmp	r3, #116	@ 0x74
 8011a3e:	d073      	beq.n	8011b28 <_scanf_float+0x224>
 8011a40:	2b79      	cmp	r3, #121	@ 0x79
 8011a42:	e7f6      	b.n	8011a32 <_scanf_float+0x12e>
 8011a44:	6821      	ldr	r1, [r4, #0]
 8011a46:	05c8      	lsls	r0, r1, #23
 8011a48:	d51e      	bpl.n	8011a88 <_scanf_float+0x184>
 8011a4a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8011a4e:	6021      	str	r1, [r4, #0]
 8011a50:	3701      	adds	r7, #1
 8011a52:	f1bb 0f00 	cmp.w	fp, #0
 8011a56:	d003      	beq.n	8011a60 <_scanf_float+0x15c>
 8011a58:	3201      	adds	r2, #1
 8011a5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011a5e:	60a2      	str	r2, [r4, #8]
 8011a60:	68a3      	ldr	r3, [r4, #8]
 8011a62:	3b01      	subs	r3, #1
 8011a64:	60a3      	str	r3, [r4, #8]
 8011a66:	6923      	ldr	r3, [r4, #16]
 8011a68:	3301      	adds	r3, #1
 8011a6a:	6123      	str	r3, [r4, #16]
 8011a6c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011a70:	3b01      	subs	r3, #1
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	f8c9 3004 	str.w	r3, [r9, #4]
 8011a78:	f340 8082 	ble.w	8011b80 <_scanf_float+0x27c>
 8011a7c:	f8d9 3000 	ldr.w	r3, [r9]
 8011a80:	3301      	adds	r3, #1
 8011a82:	f8c9 3000 	str.w	r3, [r9]
 8011a86:	e762      	b.n	801194e <_scanf_float+0x4a>
 8011a88:	eb1a 0105 	adds.w	r1, sl, r5
 8011a8c:	f47f af6d 	bne.w	801196a <_scanf_float+0x66>
 8011a90:	6822      	ldr	r2, [r4, #0]
 8011a92:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011a96:	6022      	str	r2, [r4, #0]
 8011a98:	460d      	mov	r5, r1
 8011a9a:	468a      	mov	sl, r1
 8011a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8011aa0:	e7de      	b.n	8011a60 <_scanf_float+0x15c>
 8011aa2:	6822      	ldr	r2, [r4, #0]
 8011aa4:	0610      	lsls	r0, r2, #24
 8011aa6:	f57f af60 	bpl.w	801196a <_scanf_float+0x66>
 8011aaa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011aae:	6022      	str	r2, [r4, #0]
 8011ab0:	e7f4      	b.n	8011a9c <_scanf_float+0x198>
 8011ab2:	f1ba 0f00 	cmp.w	sl, #0
 8011ab6:	d10c      	bne.n	8011ad2 <_scanf_float+0x1ce>
 8011ab8:	b977      	cbnz	r7, 8011ad8 <_scanf_float+0x1d4>
 8011aba:	6822      	ldr	r2, [r4, #0]
 8011abc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011ac0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011ac4:	d108      	bne.n	8011ad8 <_scanf_float+0x1d4>
 8011ac6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011aca:	6022      	str	r2, [r4, #0]
 8011acc:	f04f 0a01 	mov.w	sl, #1
 8011ad0:	e7e4      	b.n	8011a9c <_scanf_float+0x198>
 8011ad2:	f1ba 0f02 	cmp.w	sl, #2
 8011ad6:	d050      	beq.n	8011b7a <_scanf_float+0x276>
 8011ad8:	2d01      	cmp	r5, #1
 8011ada:	d002      	beq.n	8011ae2 <_scanf_float+0x1de>
 8011adc:	2d04      	cmp	r5, #4
 8011ade:	f47f af44 	bne.w	801196a <_scanf_float+0x66>
 8011ae2:	3501      	adds	r5, #1
 8011ae4:	b2ed      	uxtb	r5, r5
 8011ae6:	e7d9      	b.n	8011a9c <_scanf_float+0x198>
 8011ae8:	f1ba 0f01 	cmp.w	sl, #1
 8011aec:	f47f af3d 	bne.w	801196a <_scanf_float+0x66>
 8011af0:	f04f 0a02 	mov.w	sl, #2
 8011af4:	e7d2      	b.n	8011a9c <_scanf_float+0x198>
 8011af6:	b975      	cbnz	r5, 8011b16 <_scanf_float+0x212>
 8011af8:	2f00      	cmp	r7, #0
 8011afa:	f47f af37 	bne.w	801196c <_scanf_float+0x68>
 8011afe:	6822      	ldr	r2, [r4, #0]
 8011b00:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011b04:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011b08:	f040 8103 	bne.w	8011d12 <_scanf_float+0x40e>
 8011b0c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011b10:	6022      	str	r2, [r4, #0]
 8011b12:	2501      	movs	r5, #1
 8011b14:	e7c2      	b.n	8011a9c <_scanf_float+0x198>
 8011b16:	2d03      	cmp	r5, #3
 8011b18:	d0e3      	beq.n	8011ae2 <_scanf_float+0x1de>
 8011b1a:	2d05      	cmp	r5, #5
 8011b1c:	e7df      	b.n	8011ade <_scanf_float+0x1da>
 8011b1e:	2d02      	cmp	r5, #2
 8011b20:	f47f af23 	bne.w	801196a <_scanf_float+0x66>
 8011b24:	2503      	movs	r5, #3
 8011b26:	e7b9      	b.n	8011a9c <_scanf_float+0x198>
 8011b28:	2d06      	cmp	r5, #6
 8011b2a:	f47f af1e 	bne.w	801196a <_scanf_float+0x66>
 8011b2e:	2507      	movs	r5, #7
 8011b30:	e7b4      	b.n	8011a9c <_scanf_float+0x198>
 8011b32:	6822      	ldr	r2, [r4, #0]
 8011b34:	0591      	lsls	r1, r2, #22
 8011b36:	f57f af18 	bpl.w	801196a <_scanf_float+0x66>
 8011b3a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011b3e:	6022      	str	r2, [r4, #0]
 8011b40:	9702      	str	r7, [sp, #8]
 8011b42:	e7ab      	b.n	8011a9c <_scanf_float+0x198>
 8011b44:	6822      	ldr	r2, [r4, #0]
 8011b46:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011b4a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011b4e:	d005      	beq.n	8011b5c <_scanf_float+0x258>
 8011b50:	0550      	lsls	r0, r2, #21
 8011b52:	f57f af0a 	bpl.w	801196a <_scanf_float+0x66>
 8011b56:	2f00      	cmp	r7, #0
 8011b58:	f000 80db 	beq.w	8011d12 <_scanf_float+0x40e>
 8011b5c:	0591      	lsls	r1, r2, #22
 8011b5e:	bf58      	it	pl
 8011b60:	9902      	ldrpl	r1, [sp, #8]
 8011b62:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011b66:	bf58      	it	pl
 8011b68:	1a79      	subpl	r1, r7, r1
 8011b6a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011b6e:	bf58      	it	pl
 8011b70:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011b74:	6022      	str	r2, [r4, #0]
 8011b76:	2700      	movs	r7, #0
 8011b78:	e790      	b.n	8011a9c <_scanf_float+0x198>
 8011b7a:	f04f 0a03 	mov.w	sl, #3
 8011b7e:	e78d      	b.n	8011a9c <_scanf_float+0x198>
 8011b80:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011b84:	4649      	mov	r1, r9
 8011b86:	4640      	mov	r0, r8
 8011b88:	4798      	blx	r3
 8011b8a:	2800      	cmp	r0, #0
 8011b8c:	f43f aedf 	beq.w	801194e <_scanf_float+0x4a>
 8011b90:	e6eb      	b.n	801196a <_scanf_float+0x66>
 8011b92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b9a:	464a      	mov	r2, r9
 8011b9c:	4640      	mov	r0, r8
 8011b9e:	4798      	blx	r3
 8011ba0:	6923      	ldr	r3, [r4, #16]
 8011ba2:	3b01      	subs	r3, #1
 8011ba4:	6123      	str	r3, [r4, #16]
 8011ba6:	e6eb      	b.n	8011980 <_scanf_float+0x7c>
 8011ba8:	1e6b      	subs	r3, r5, #1
 8011baa:	2b06      	cmp	r3, #6
 8011bac:	d824      	bhi.n	8011bf8 <_scanf_float+0x2f4>
 8011bae:	2d02      	cmp	r5, #2
 8011bb0:	d836      	bhi.n	8011c20 <_scanf_float+0x31c>
 8011bb2:	9b01      	ldr	r3, [sp, #4]
 8011bb4:	429e      	cmp	r6, r3
 8011bb6:	f67f aee7 	bls.w	8011988 <_scanf_float+0x84>
 8011bba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011bbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011bc2:	464a      	mov	r2, r9
 8011bc4:	4640      	mov	r0, r8
 8011bc6:	4798      	blx	r3
 8011bc8:	6923      	ldr	r3, [r4, #16]
 8011bca:	3b01      	subs	r3, #1
 8011bcc:	6123      	str	r3, [r4, #16]
 8011bce:	e7f0      	b.n	8011bb2 <_scanf_float+0x2ae>
 8011bd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011bd4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011bd8:	464a      	mov	r2, r9
 8011bda:	4640      	mov	r0, r8
 8011bdc:	4798      	blx	r3
 8011bde:	6923      	ldr	r3, [r4, #16]
 8011be0:	3b01      	subs	r3, #1
 8011be2:	6123      	str	r3, [r4, #16]
 8011be4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011be8:	fa5f fa8a 	uxtb.w	sl, sl
 8011bec:	f1ba 0f02 	cmp.w	sl, #2
 8011bf0:	d1ee      	bne.n	8011bd0 <_scanf_float+0x2cc>
 8011bf2:	3d03      	subs	r5, #3
 8011bf4:	b2ed      	uxtb	r5, r5
 8011bf6:	1b76      	subs	r6, r6, r5
 8011bf8:	6823      	ldr	r3, [r4, #0]
 8011bfa:	05da      	lsls	r2, r3, #23
 8011bfc:	d530      	bpl.n	8011c60 <_scanf_float+0x35c>
 8011bfe:	055b      	lsls	r3, r3, #21
 8011c00:	d511      	bpl.n	8011c26 <_scanf_float+0x322>
 8011c02:	9b01      	ldr	r3, [sp, #4]
 8011c04:	429e      	cmp	r6, r3
 8011c06:	f67f aebf 	bls.w	8011988 <_scanf_float+0x84>
 8011c0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011c0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011c12:	464a      	mov	r2, r9
 8011c14:	4640      	mov	r0, r8
 8011c16:	4798      	blx	r3
 8011c18:	6923      	ldr	r3, [r4, #16]
 8011c1a:	3b01      	subs	r3, #1
 8011c1c:	6123      	str	r3, [r4, #16]
 8011c1e:	e7f0      	b.n	8011c02 <_scanf_float+0x2fe>
 8011c20:	46aa      	mov	sl, r5
 8011c22:	46b3      	mov	fp, r6
 8011c24:	e7de      	b.n	8011be4 <_scanf_float+0x2e0>
 8011c26:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011c2a:	6923      	ldr	r3, [r4, #16]
 8011c2c:	2965      	cmp	r1, #101	@ 0x65
 8011c2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8011c32:	f106 35ff 	add.w	r5, r6, #4294967295
 8011c36:	6123      	str	r3, [r4, #16]
 8011c38:	d00c      	beq.n	8011c54 <_scanf_float+0x350>
 8011c3a:	2945      	cmp	r1, #69	@ 0x45
 8011c3c:	d00a      	beq.n	8011c54 <_scanf_float+0x350>
 8011c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011c42:	464a      	mov	r2, r9
 8011c44:	4640      	mov	r0, r8
 8011c46:	4798      	blx	r3
 8011c48:	6923      	ldr	r3, [r4, #16]
 8011c4a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011c4e:	3b01      	subs	r3, #1
 8011c50:	1eb5      	subs	r5, r6, #2
 8011c52:	6123      	str	r3, [r4, #16]
 8011c54:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011c58:	464a      	mov	r2, r9
 8011c5a:	4640      	mov	r0, r8
 8011c5c:	4798      	blx	r3
 8011c5e:	462e      	mov	r6, r5
 8011c60:	6822      	ldr	r2, [r4, #0]
 8011c62:	f012 0210 	ands.w	r2, r2, #16
 8011c66:	d001      	beq.n	8011c6c <_scanf_float+0x368>
 8011c68:	2000      	movs	r0, #0
 8011c6a:	e68e      	b.n	801198a <_scanf_float+0x86>
 8011c6c:	7032      	strb	r2, [r6, #0]
 8011c6e:	6823      	ldr	r3, [r4, #0]
 8011c70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011c78:	d125      	bne.n	8011cc6 <_scanf_float+0x3c2>
 8011c7a:	9b02      	ldr	r3, [sp, #8]
 8011c7c:	429f      	cmp	r7, r3
 8011c7e:	d00a      	beq.n	8011c96 <_scanf_float+0x392>
 8011c80:	1bda      	subs	r2, r3, r7
 8011c82:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011c86:	429e      	cmp	r6, r3
 8011c88:	bf28      	it	cs
 8011c8a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011c8e:	4922      	ldr	r1, [pc, #136]	@ (8011d18 <_scanf_float+0x414>)
 8011c90:	4630      	mov	r0, r6
 8011c92:	f000 f94f 	bl	8011f34 <siprintf>
 8011c96:	9901      	ldr	r1, [sp, #4]
 8011c98:	2200      	movs	r2, #0
 8011c9a:	4640      	mov	r0, r8
 8011c9c:	f002 fd60 	bl	8014760 <_strtod_r>
 8011ca0:	9b03      	ldr	r3, [sp, #12]
 8011ca2:	6821      	ldr	r1, [r4, #0]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	f011 0f02 	tst.w	r1, #2
 8011caa:	ec57 6b10 	vmov	r6, r7, d0
 8011cae:	f103 0204 	add.w	r2, r3, #4
 8011cb2:	d015      	beq.n	8011ce0 <_scanf_float+0x3dc>
 8011cb4:	9903      	ldr	r1, [sp, #12]
 8011cb6:	600a      	str	r2, [r1, #0]
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	e9c3 6700 	strd	r6, r7, [r3]
 8011cbe:	68e3      	ldr	r3, [r4, #12]
 8011cc0:	3301      	adds	r3, #1
 8011cc2:	60e3      	str	r3, [r4, #12]
 8011cc4:	e7d0      	b.n	8011c68 <_scanf_float+0x364>
 8011cc6:	9b04      	ldr	r3, [sp, #16]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d0e4      	beq.n	8011c96 <_scanf_float+0x392>
 8011ccc:	9905      	ldr	r1, [sp, #20]
 8011cce:	230a      	movs	r3, #10
 8011cd0:	3101      	adds	r1, #1
 8011cd2:	4640      	mov	r0, r8
 8011cd4:	f002 fdc4 	bl	8014860 <_strtol_r>
 8011cd8:	9b04      	ldr	r3, [sp, #16]
 8011cda:	9e05      	ldr	r6, [sp, #20]
 8011cdc:	1ac2      	subs	r2, r0, r3
 8011cde:	e7d0      	b.n	8011c82 <_scanf_float+0x37e>
 8011ce0:	f011 0f04 	tst.w	r1, #4
 8011ce4:	9903      	ldr	r1, [sp, #12]
 8011ce6:	600a      	str	r2, [r1, #0]
 8011ce8:	d1e6      	bne.n	8011cb8 <_scanf_float+0x3b4>
 8011cea:	681d      	ldr	r5, [r3, #0]
 8011cec:	4632      	mov	r2, r6
 8011cee:	463b      	mov	r3, r7
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	4639      	mov	r1, r7
 8011cf4:	f7ee ff42 	bl	8000b7c <__aeabi_dcmpun>
 8011cf8:	b128      	cbz	r0, 8011d06 <_scanf_float+0x402>
 8011cfa:	4808      	ldr	r0, [pc, #32]	@ (8011d1c <_scanf_float+0x418>)
 8011cfc:	f000 fb26 	bl	801234c <nanf>
 8011d00:	ed85 0a00 	vstr	s0, [r5]
 8011d04:	e7db      	b.n	8011cbe <_scanf_float+0x3ba>
 8011d06:	4630      	mov	r0, r6
 8011d08:	4639      	mov	r1, r7
 8011d0a:	f7ee ff95 	bl	8000c38 <__aeabi_d2f>
 8011d0e:	6028      	str	r0, [r5, #0]
 8011d10:	e7d5      	b.n	8011cbe <_scanf_float+0x3ba>
 8011d12:	2700      	movs	r7, #0
 8011d14:	e62e      	b.n	8011974 <_scanf_float+0x70>
 8011d16:	bf00      	nop
 8011d18:	08016318 	.word	0x08016318
 8011d1c:	08016459 	.word	0x08016459

08011d20 <std>:
 8011d20:	2300      	movs	r3, #0
 8011d22:	b510      	push	{r4, lr}
 8011d24:	4604      	mov	r4, r0
 8011d26:	e9c0 3300 	strd	r3, r3, [r0]
 8011d2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011d2e:	6083      	str	r3, [r0, #8]
 8011d30:	8181      	strh	r1, [r0, #12]
 8011d32:	6643      	str	r3, [r0, #100]	@ 0x64
 8011d34:	81c2      	strh	r2, [r0, #14]
 8011d36:	6183      	str	r3, [r0, #24]
 8011d38:	4619      	mov	r1, r3
 8011d3a:	2208      	movs	r2, #8
 8011d3c:	305c      	adds	r0, #92	@ 0x5c
 8011d3e:	f000 f9f3 	bl	8012128 <memset>
 8011d42:	4b0d      	ldr	r3, [pc, #52]	@ (8011d78 <std+0x58>)
 8011d44:	6263      	str	r3, [r4, #36]	@ 0x24
 8011d46:	4b0d      	ldr	r3, [pc, #52]	@ (8011d7c <std+0x5c>)
 8011d48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8011d80 <std+0x60>)
 8011d4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8011d84 <std+0x64>)
 8011d50:	6323      	str	r3, [r4, #48]	@ 0x30
 8011d52:	4b0d      	ldr	r3, [pc, #52]	@ (8011d88 <std+0x68>)
 8011d54:	6224      	str	r4, [r4, #32]
 8011d56:	429c      	cmp	r4, r3
 8011d58:	d006      	beq.n	8011d68 <std+0x48>
 8011d5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011d5e:	4294      	cmp	r4, r2
 8011d60:	d002      	beq.n	8011d68 <std+0x48>
 8011d62:	33d0      	adds	r3, #208	@ 0xd0
 8011d64:	429c      	cmp	r4, r3
 8011d66:	d105      	bne.n	8011d74 <std+0x54>
 8011d68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d70:	f000 bada 	b.w	8012328 <__retarget_lock_init_recursive>
 8011d74:	bd10      	pop	{r4, pc}
 8011d76:	bf00      	nop
 8011d78:	08011f79 	.word	0x08011f79
 8011d7c:	08011f9b 	.word	0x08011f9b
 8011d80:	08011fd3 	.word	0x08011fd3
 8011d84:	08011ff7 	.word	0x08011ff7
 8011d88:	20005d84 	.word	0x20005d84

08011d8c <stdio_exit_handler>:
 8011d8c:	4a02      	ldr	r2, [pc, #8]	@ (8011d98 <stdio_exit_handler+0xc>)
 8011d8e:	4903      	ldr	r1, [pc, #12]	@ (8011d9c <stdio_exit_handler+0x10>)
 8011d90:	4803      	ldr	r0, [pc, #12]	@ (8011da0 <stdio_exit_handler+0x14>)
 8011d92:	f000 b869 	b.w	8011e68 <_fwalk_sglue>
 8011d96:	bf00      	nop
 8011d98:	20000074 	.word	0x20000074
 8011d9c:	08014ea1 	.word	0x08014ea1
 8011da0:	20000084 	.word	0x20000084

08011da4 <cleanup_stdio>:
 8011da4:	6841      	ldr	r1, [r0, #4]
 8011da6:	4b0c      	ldr	r3, [pc, #48]	@ (8011dd8 <cleanup_stdio+0x34>)
 8011da8:	4299      	cmp	r1, r3
 8011daa:	b510      	push	{r4, lr}
 8011dac:	4604      	mov	r4, r0
 8011dae:	d001      	beq.n	8011db4 <cleanup_stdio+0x10>
 8011db0:	f003 f876 	bl	8014ea0 <_fflush_r>
 8011db4:	68a1      	ldr	r1, [r4, #8]
 8011db6:	4b09      	ldr	r3, [pc, #36]	@ (8011ddc <cleanup_stdio+0x38>)
 8011db8:	4299      	cmp	r1, r3
 8011dba:	d002      	beq.n	8011dc2 <cleanup_stdio+0x1e>
 8011dbc:	4620      	mov	r0, r4
 8011dbe:	f003 f86f 	bl	8014ea0 <_fflush_r>
 8011dc2:	68e1      	ldr	r1, [r4, #12]
 8011dc4:	4b06      	ldr	r3, [pc, #24]	@ (8011de0 <cleanup_stdio+0x3c>)
 8011dc6:	4299      	cmp	r1, r3
 8011dc8:	d004      	beq.n	8011dd4 <cleanup_stdio+0x30>
 8011dca:	4620      	mov	r0, r4
 8011dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011dd0:	f003 b866 	b.w	8014ea0 <_fflush_r>
 8011dd4:	bd10      	pop	{r4, pc}
 8011dd6:	bf00      	nop
 8011dd8:	20005d84 	.word	0x20005d84
 8011ddc:	20005dec 	.word	0x20005dec
 8011de0:	20005e54 	.word	0x20005e54

08011de4 <global_stdio_init.part.0>:
 8011de4:	b510      	push	{r4, lr}
 8011de6:	4b0b      	ldr	r3, [pc, #44]	@ (8011e14 <global_stdio_init.part.0+0x30>)
 8011de8:	4c0b      	ldr	r4, [pc, #44]	@ (8011e18 <global_stdio_init.part.0+0x34>)
 8011dea:	4a0c      	ldr	r2, [pc, #48]	@ (8011e1c <global_stdio_init.part.0+0x38>)
 8011dec:	601a      	str	r2, [r3, #0]
 8011dee:	4620      	mov	r0, r4
 8011df0:	2200      	movs	r2, #0
 8011df2:	2104      	movs	r1, #4
 8011df4:	f7ff ff94 	bl	8011d20 <std>
 8011df8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011dfc:	2201      	movs	r2, #1
 8011dfe:	2109      	movs	r1, #9
 8011e00:	f7ff ff8e 	bl	8011d20 <std>
 8011e04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011e08:	2202      	movs	r2, #2
 8011e0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e0e:	2112      	movs	r1, #18
 8011e10:	f7ff bf86 	b.w	8011d20 <std>
 8011e14:	20005ebc 	.word	0x20005ebc
 8011e18:	20005d84 	.word	0x20005d84
 8011e1c:	08011d8d 	.word	0x08011d8d

08011e20 <__sfp_lock_acquire>:
 8011e20:	4801      	ldr	r0, [pc, #4]	@ (8011e28 <__sfp_lock_acquire+0x8>)
 8011e22:	f000 ba82 	b.w	801232a <__retarget_lock_acquire_recursive>
 8011e26:	bf00      	nop
 8011e28:	20005ec5 	.word	0x20005ec5

08011e2c <__sfp_lock_release>:
 8011e2c:	4801      	ldr	r0, [pc, #4]	@ (8011e34 <__sfp_lock_release+0x8>)
 8011e2e:	f000 ba7d 	b.w	801232c <__retarget_lock_release_recursive>
 8011e32:	bf00      	nop
 8011e34:	20005ec5 	.word	0x20005ec5

08011e38 <__sinit>:
 8011e38:	b510      	push	{r4, lr}
 8011e3a:	4604      	mov	r4, r0
 8011e3c:	f7ff fff0 	bl	8011e20 <__sfp_lock_acquire>
 8011e40:	6a23      	ldr	r3, [r4, #32]
 8011e42:	b11b      	cbz	r3, 8011e4c <__sinit+0x14>
 8011e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e48:	f7ff bff0 	b.w	8011e2c <__sfp_lock_release>
 8011e4c:	4b04      	ldr	r3, [pc, #16]	@ (8011e60 <__sinit+0x28>)
 8011e4e:	6223      	str	r3, [r4, #32]
 8011e50:	4b04      	ldr	r3, [pc, #16]	@ (8011e64 <__sinit+0x2c>)
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d1f5      	bne.n	8011e44 <__sinit+0xc>
 8011e58:	f7ff ffc4 	bl	8011de4 <global_stdio_init.part.0>
 8011e5c:	e7f2      	b.n	8011e44 <__sinit+0xc>
 8011e5e:	bf00      	nop
 8011e60:	08011da5 	.word	0x08011da5
 8011e64:	20005ebc 	.word	0x20005ebc

08011e68 <_fwalk_sglue>:
 8011e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e6c:	4607      	mov	r7, r0
 8011e6e:	4688      	mov	r8, r1
 8011e70:	4614      	mov	r4, r2
 8011e72:	2600      	movs	r6, #0
 8011e74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011e78:	f1b9 0901 	subs.w	r9, r9, #1
 8011e7c:	d505      	bpl.n	8011e8a <_fwalk_sglue+0x22>
 8011e7e:	6824      	ldr	r4, [r4, #0]
 8011e80:	2c00      	cmp	r4, #0
 8011e82:	d1f7      	bne.n	8011e74 <_fwalk_sglue+0xc>
 8011e84:	4630      	mov	r0, r6
 8011e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e8a:	89ab      	ldrh	r3, [r5, #12]
 8011e8c:	2b01      	cmp	r3, #1
 8011e8e:	d907      	bls.n	8011ea0 <_fwalk_sglue+0x38>
 8011e90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011e94:	3301      	adds	r3, #1
 8011e96:	d003      	beq.n	8011ea0 <_fwalk_sglue+0x38>
 8011e98:	4629      	mov	r1, r5
 8011e9a:	4638      	mov	r0, r7
 8011e9c:	47c0      	blx	r8
 8011e9e:	4306      	orrs	r6, r0
 8011ea0:	3568      	adds	r5, #104	@ 0x68
 8011ea2:	e7e9      	b.n	8011e78 <_fwalk_sglue+0x10>

08011ea4 <iprintf>:
 8011ea4:	b40f      	push	{r0, r1, r2, r3}
 8011ea6:	b507      	push	{r0, r1, r2, lr}
 8011ea8:	4906      	ldr	r1, [pc, #24]	@ (8011ec4 <iprintf+0x20>)
 8011eaa:	ab04      	add	r3, sp, #16
 8011eac:	6808      	ldr	r0, [r1, #0]
 8011eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8011eb2:	6881      	ldr	r1, [r0, #8]
 8011eb4:	9301      	str	r3, [sp, #4]
 8011eb6:	f002 fe57 	bl	8014b68 <_vfiprintf_r>
 8011eba:	b003      	add	sp, #12
 8011ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ec0:	b004      	add	sp, #16
 8011ec2:	4770      	bx	lr
 8011ec4:	20000080 	.word	0x20000080

08011ec8 <sniprintf>:
 8011ec8:	b40c      	push	{r2, r3}
 8011eca:	b530      	push	{r4, r5, lr}
 8011ecc:	4b18      	ldr	r3, [pc, #96]	@ (8011f30 <sniprintf+0x68>)
 8011ece:	1e0c      	subs	r4, r1, #0
 8011ed0:	681d      	ldr	r5, [r3, #0]
 8011ed2:	b09d      	sub	sp, #116	@ 0x74
 8011ed4:	da08      	bge.n	8011ee8 <sniprintf+0x20>
 8011ed6:	238b      	movs	r3, #139	@ 0x8b
 8011ed8:	602b      	str	r3, [r5, #0]
 8011eda:	f04f 30ff 	mov.w	r0, #4294967295
 8011ede:	b01d      	add	sp, #116	@ 0x74
 8011ee0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011ee4:	b002      	add	sp, #8
 8011ee6:	4770      	bx	lr
 8011ee8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011eec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011ef0:	f04f 0300 	mov.w	r3, #0
 8011ef4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011ef6:	bf14      	ite	ne
 8011ef8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011efc:	4623      	moveq	r3, r4
 8011efe:	9304      	str	r3, [sp, #16]
 8011f00:	9307      	str	r3, [sp, #28]
 8011f02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011f06:	9002      	str	r0, [sp, #8]
 8011f08:	9006      	str	r0, [sp, #24]
 8011f0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011f0e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011f10:	ab21      	add	r3, sp, #132	@ 0x84
 8011f12:	a902      	add	r1, sp, #8
 8011f14:	4628      	mov	r0, r5
 8011f16:	9301      	str	r3, [sp, #4]
 8011f18:	f002 fd00 	bl	801491c <_svfiprintf_r>
 8011f1c:	1c43      	adds	r3, r0, #1
 8011f1e:	bfbc      	itt	lt
 8011f20:	238b      	movlt	r3, #139	@ 0x8b
 8011f22:	602b      	strlt	r3, [r5, #0]
 8011f24:	2c00      	cmp	r4, #0
 8011f26:	d0da      	beq.n	8011ede <sniprintf+0x16>
 8011f28:	9b02      	ldr	r3, [sp, #8]
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	701a      	strb	r2, [r3, #0]
 8011f2e:	e7d6      	b.n	8011ede <sniprintf+0x16>
 8011f30:	20000080 	.word	0x20000080

08011f34 <siprintf>:
 8011f34:	b40e      	push	{r1, r2, r3}
 8011f36:	b510      	push	{r4, lr}
 8011f38:	b09d      	sub	sp, #116	@ 0x74
 8011f3a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011f3c:	9002      	str	r0, [sp, #8]
 8011f3e:	9006      	str	r0, [sp, #24]
 8011f40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011f44:	480a      	ldr	r0, [pc, #40]	@ (8011f70 <siprintf+0x3c>)
 8011f46:	9107      	str	r1, [sp, #28]
 8011f48:	9104      	str	r1, [sp, #16]
 8011f4a:	490a      	ldr	r1, [pc, #40]	@ (8011f74 <siprintf+0x40>)
 8011f4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f50:	9105      	str	r1, [sp, #20]
 8011f52:	2400      	movs	r4, #0
 8011f54:	a902      	add	r1, sp, #8
 8011f56:	6800      	ldr	r0, [r0, #0]
 8011f58:	9301      	str	r3, [sp, #4]
 8011f5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011f5c:	f002 fcde 	bl	801491c <_svfiprintf_r>
 8011f60:	9b02      	ldr	r3, [sp, #8]
 8011f62:	701c      	strb	r4, [r3, #0]
 8011f64:	b01d      	add	sp, #116	@ 0x74
 8011f66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f6a:	b003      	add	sp, #12
 8011f6c:	4770      	bx	lr
 8011f6e:	bf00      	nop
 8011f70:	20000080 	.word	0x20000080
 8011f74:	ffff0208 	.word	0xffff0208

08011f78 <__sread>:
 8011f78:	b510      	push	{r4, lr}
 8011f7a:	460c      	mov	r4, r1
 8011f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f80:	f000 f984 	bl	801228c <_read_r>
 8011f84:	2800      	cmp	r0, #0
 8011f86:	bfab      	itete	ge
 8011f88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8011f8c:	181b      	addge	r3, r3, r0
 8011f8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011f92:	bfac      	ite	ge
 8011f94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011f96:	81a3      	strhlt	r3, [r4, #12]
 8011f98:	bd10      	pop	{r4, pc}

08011f9a <__swrite>:
 8011f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f9e:	461f      	mov	r7, r3
 8011fa0:	898b      	ldrh	r3, [r1, #12]
 8011fa2:	05db      	lsls	r3, r3, #23
 8011fa4:	4605      	mov	r5, r0
 8011fa6:	460c      	mov	r4, r1
 8011fa8:	4616      	mov	r6, r2
 8011faa:	d505      	bpl.n	8011fb8 <__swrite+0x1e>
 8011fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fb0:	2302      	movs	r3, #2
 8011fb2:	2200      	movs	r2, #0
 8011fb4:	f000 f958 	bl	8012268 <_lseek_r>
 8011fb8:	89a3      	ldrh	r3, [r4, #12]
 8011fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011fbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011fc2:	81a3      	strh	r3, [r4, #12]
 8011fc4:	4632      	mov	r2, r6
 8011fc6:	463b      	mov	r3, r7
 8011fc8:	4628      	mov	r0, r5
 8011fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011fce:	f000 b96f 	b.w	80122b0 <_write_r>

08011fd2 <__sseek>:
 8011fd2:	b510      	push	{r4, lr}
 8011fd4:	460c      	mov	r4, r1
 8011fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fda:	f000 f945 	bl	8012268 <_lseek_r>
 8011fde:	1c43      	adds	r3, r0, #1
 8011fe0:	89a3      	ldrh	r3, [r4, #12]
 8011fe2:	bf15      	itete	ne
 8011fe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011fe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011fea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011fee:	81a3      	strheq	r3, [r4, #12]
 8011ff0:	bf18      	it	ne
 8011ff2:	81a3      	strhne	r3, [r4, #12]
 8011ff4:	bd10      	pop	{r4, pc}

08011ff6 <__sclose>:
 8011ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ffa:	f000 b8c7 	b.w	801218c <_close_r>

08011ffe <__swbuf_r>:
 8011ffe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012000:	460e      	mov	r6, r1
 8012002:	4614      	mov	r4, r2
 8012004:	4605      	mov	r5, r0
 8012006:	b118      	cbz	r0, 8012010 <__swbuf_r+0x12>
 8012008:	6a03      	ldr	r3, [r0, #32]
 801200a:	b90b      	cbnz	r3, 8012010 <__swbuf_r+0x12>
 801200c:	f7ff ff14 	bl	8011e38 <__sinit>
 8012010:	69a3      	ldr	r3, [r4, #24]
 8012012:	60a3      	str	r3, [r4, #8]
 8012014:	89a3      	ldrh	r3, [r4, #12]
 8012016:	071a      	lsls	r2, r3, #28
 8012018:	d501      	bpl.n	801201e <__swbuf_r+0x20>
 801201a:	6923      	ldr	r3, [r4, #16]
 801201c:	b943      	cbnz	r3, 8012030 <__swbuf_r+0x32>
 801201e:	4621      	mov	r1, r4
 8012020:	4628      	mov	r0, r5
 8012022:	f000 f82b 	bl	801207c <__swsetup_r>
 8012026:	b118      	cbz	r0, 8012030 <__swbuf_r+0x32>
 8012028:	f04f 37ff 	mov.w	r7, #4294967295
 801202c:	4638      	mov	r0, r7
 801202e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012030:	6823      	ldr	r3, [r4, #0]
 8012032:	6922      	ldr	r2, [r4, #16]
 8012034:	1a98      	subs	r0, r3, r2
 8012036:	6963      	ldr	r3, [r4, #20]
 8012038:	b2f6      	uxtb	r6, r6
 801203a:	4283      	cmp	r3, r0
 801203c:	4637      	mov	r7, r6
 801203e:	dc05      	bgt.n	801204c <__swbuf_r+0x4e>
 8012040:	4621      	mov	r1, r4
 8012042:	4628      	mov	r0, r5
 8012044:	f002 ff2c 	bl	8014ea0 <_fflush_r>
 8012048:	2800      	cmp	r0, #0
 801204a:	d1ed      	bne.n	8012028 <__swbuf_r+0x2a>
 801204c:	68a3      	ldr	r3, [r4, #8]
 801204e:	3b01      	subs	r3, #1
 8012050:	60a3      	str	r3, [r4, #8]
 8012052:	6823      	ldr	r3, [r4, #0]
 8012054:	1c5a      	adds	r2, r3, #1
 8012056:	6022      	str	r2, [r4, #0]
 8012058:	701e      	strb	r6, [r3, #0]
 801205a:	6962      	ldr	r2, [r4, #20]
 801205c:	1c43      	adds	r3, r0, #1
 801205e:	429a      	cmp	r2, r3
 8012060:	d004      	beq.n	801206c <__swbuf_r+0x6e>
 8012062:	89a3      	ldrh	r3, [r4, #12]
 8012064:	07db      	lsls	r3, r3, #31
 8012066:	d5e1      	bpl.n	801202c <__swbuf_r+0x2e>
 8012068:	2e0a      	cmp	r6, #10
 801206a:	d1df      	bne.n	801202c <__swbuf_r+0x2e>
 801206c:	4621      	mov	r1, r4
 801206e:	4628      	mov	r0, r5
 8012070:	f002 ff16 	bl	8014ea0 <_fflush_r>
 8012074:	2800      	cmp	r0, #0
 8012076:	d0d9      	beq.n	801202c <__swbuf_r+0x2e>
 8012078:	e7d6      	b.n	8012028 <__swbuf_r+0x2a>
	...

0801207c <__swsetup_r>:
 801207c:	b538      	push	{r3, r4, r5, lr}
 801207e:	4b29      	ldr	r3, [pc, #164]	@ (8012124 <__swsetup_r+0xa8>)
 8012080:	4605      	mov	r5, r0
 8012082:	6818      	ldr	r0, [r3, #0]
 8012084:	460c      	mov	r4, r1
 8012086:	b118      	cbz	r0, 8012090 <__swsetup_r+0x14>
 8012088:	6a03      	ldr	r3, [r0, #32]
 801208a:	b90b      	cbnz	r3, 8012090 <__swsetup_r+0x14>
 801208c:	f7ff fed4 	bl	8011e38 <__sinit>
 8012090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012094:	0719      	lsls	r1, r3, #28
 8012096:	d422      	bmi.n	80120de <__swsetup_r+0x62>
 8012098:	06da      	lsls	r2, r3, #27
 801209a:	d407      	bmi.n	80120ac <__swsetup_r+0x30>
 801209c:	2209      	movs	r2, #9
 801209e:	602a      	str	r2, [r5, #0]
 80120a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80120a4:	81a3      	strh	r3, [r4, #12]
 80120a6:	f04f 30ff 	mov.w	r0, #4294967295
 80120aa:	e033      	b.n	8012114 <__swsetup_r+0x98>
 80120ac:	0758      	lsls	r0, r3, #29
 80120ae:	d512      	bpl.n	80120d6 <__swsetup_r+0x5a>
 80120b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80120b2:	b141      	cbz	r1, 80120c6 <__swsetup_r+0x4a>
 80120b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80120b8:	4299      	cmp	r1, r3
 80120ba:	d002      	beq.n	80120c2 <__swsetup_r+0x46>
 80120bc:	4628      	mov	r0, r5
 80120be:	f000 ffa3 	bl	8013008 <_free_r>
 80120c2:	2300      	movs	r3, #0
 80120c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80120c6:	89a3      	ldrh	r3, [r4, #12]
 80120c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80120cc:	81a3      	strh	r3, [r4, #12]
 80120ce:	2300      	movs	r3, #0
 80120d0:	6063      	str	r3, [r4, #4]
 80120d2:	6923      	ldr	r3, [r4, #16]
 80120d4:	6023      	str	r3, [r4, #0]
 80120d6:	89a3      	ldrh	r3, [r4, #12]
 80120d8:	f043 0308 	orr.w	r3, r3, #8
 80120dc:	81a3      	strh	r3, [r4, #12]
 80120de:	6923      	ldr	r3, [r4, #16]
 80120e0:	b94b      	cbnz	r3, 80120f6 <__swsetup_r+0x7a>
 80120e2:	89a3      	ldrh	r3, [r4, #12]
 80120e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80120e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80120ec:	d003      	beq.n	80120f6 <__swsetup_r+0x7a>
 80120ee:	4621      	mov	r1, r4
 80120f0:	4628      	mov	r0, r5
 80120f2:	f002 ff23 	bl	8014f3c <__smakebuf_r>
 80120f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120fa:	f013 0201 	ands.w	r2, r3, #1
 80120fe:	d00a      	beq.n	8012116 <__swsetup_r+0x9a>
 8012100:	2200      	movs	r2, #0
 8012102:	60a2      	str	r2, [r4, #8]
 8012104:	6962      	ldr	r2, [r4, #20]
 8012106:	4252      	negs	r2, r2
 8012108:	61a2      	str	r2, [r4, #24]
 801210a:	6922      	ldr	r2, [r4, #16]
 801210c:	b942      	cbnz	r2, 8012120 <__swsetup_r+0xa4>
 801210e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012112:	d1c5      	bne.n	80120a0 <__swsetup_r+0x24>
 8012114:	bd38      	pop	{r3, r4, r5, pc}
 8012116:	0799      	lsls	r1, r3, #30
 8012118:	bf58      	it	pl
 801211a:	6962      	ldrpl	r2, [r4, #20]
 801211c:	60a2      	str	r2, [r4, #8]
 801211e:	e7f4      	b.n	801210a <__swsetup_r+0x8e>
 8012120:	2000      	movs	r0, #0
 8012122:	e7f7      	b.n	8012114 <__swsetup_r+0x98>
 8012124:	20000080 	.word	0x20000080

08012128 <memset>:
 8012128:	4402      	add	r2, r0
 801212a:	4603      	mov	r3, r0
 801212c:	4293      	cmp	r3, r2
 801212e:	d100      	bne.n	8012132 <memset+0xa>
 8012130:	4770      	bx	lr
 8012132:	f803 1b01 	strb.w	r1, [r3], #1
 8012136:	e7f9      	b.n	801212c <memset+0x4>

08012138 <strncat>:
 8012138:	b530      	push	{r4, r5, lr}
 801213a:	4604      	mov	r4, r0
 801213c:	7825      	ldrb	r5, [r4, #0]
 801213e:	4623      	mov	r3, r4
 8012140:	3401      	adds	r4, #1
 8012142:	2d00      	cmp	r5, #0
 8012144:	d1fa      	bne.n	801213c <strncat+0x4>
 8012146:	3a01      	subs	r2, #1
 8012148:	d304      	bcc.n	8012154 <strncat+0x1c>
 801214a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801214e:	f803 4b01 	strb.w	r4, [r3], #1
 8012152:	b904      	cbnz	r4, 8012156 <strncat+0x1e>
 8012154:	bd30      	pop	{r4, r5, pc}
 8012156:	2a00      	cmp	r2, #0
 8012158:	d1f5      	bne.n	8012146 <strncat+0xe>
 801215a:	701a      	strb	r2, [r3, #0]
 801215c:	e7f3      	b.n	8012146 <strncat+0xe>

0801215e <strncpy>:
 801215e:	b510      	push	{r4, lr}
 8012160:	3901      	subs	r1, #1
 8012162:	4603      	mov	r3, r0
 8012164:	b132      	cbz	r2, 8012174 <strncpy+0x16>
 8012166:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801216a:	f803 4b01 	strb.w	r4, [r3], #1
 801216e:	3a01      	subs	r2, #1
 8012170:	2c00      	cmp	r4, #0
 8012172:	d1f7      	bne.n	8012164 <strncpy+0x6>
 8012174:	441a      	add	r2, r3
 8012176:	2100      	movs	r1, #0
 8012178:	4293      	cmp	r3, r2
 801217a:	d100      	bne.n	801217e <strncpy+0x20>
 801217c:	bd10      	pop	{r4, pc}
 801217e:	f803 1b01 	strb.w	r1, [r3], #1
 8012182:	e7f9      	b.n	8012178 <strncpy+0x1a>

08012184 <_localeconv_r>:
 8012184:	4800      	ldr	r0, [pc, #0]	@ (8012188 <_localeconv_r+0x4>)
 8012186:	4770      	bx	lr
 8012188:	200001c0 	.word	0x200001c0

0801218c <_close_r>:
 801218c:	b538      	push	{r3, r4, r5, lr}
 801218e:	4d06      	ldr	r5, [pc, #24]	@ (80121a8 <_close_r+0x1c>)
 8012190:	2300      	movs	r3, #0
 8012192:	4604      	mov	r4, r0
 8012194:	4608      	mov	r0, r1
 8012196:	602b      	str	r3, [r5, #0]
 8012198:	f7f0 f9fc 	bl	8002594 <_close>
 801219c:	1c43      	adds	r3, r0, #1
 801219e:	d102      	bne.n	80121a6 <_close_r+0x1a>
 80121a0:	682b      	ldr	r3, [r5, #0]
 80121a2:	b103      	cbz	r3, 80121a6 <_close_r+0x1a>
 80121a4:	6023      	str	r3, [r4, #0]
 80121a6:	bd38      	pop	{r3, r4, r5, pc}
 80121a8:	20005ec0 	.word	0x20005ec0

080121ac <_reclaim_reent>:
 80121ac:	4b2d      	ldr	r3, [pc, #180]	@ (8012264 <_reclaim_reent+0xb8>)
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	4283      	cmp	r3, r0
 80121b2:	b570      	push	{r4, r5, r6, lr}
 80121b4:	4604      	mov	r4, r0
 80121b6:	d053      	beq.n	8012260 <_reclaim_reent+0xb4>
 80121b8:	69c3      	ldr	r3, [r0, #28]
 80121ba:	b31b      	cbz	r3, 8012204 <_reclaim_reent+0x58>
 80121bc:	68db      	ldr	r3, [r3, #12]
 80121be:	b163      	cbz	r3, 80121da <_reclaim_reent+0x2e>
 80121c0:	2500      	movs	r5, #0
 80121c2:	69e3      	ldr	r3, [r4, #28]
 80121c4:	68db      	ldr	r3, [r3, #12]
 80121c6:	5959      	ldr	r1, [r3, r5]
 80121c8:	b9b1      	cbnz	r1, 80121f8 <_reclaim_reent+0x4c>
 80121ca:	3504      	adds	r5, #4
 80121cc:	2d80      	cmp	r5, #128	@ 0x80
 80121ce:	d1f8      	bne.n	80121c2 <_reclaim_reent+0x16>
 80121d0:	69e3      	ldr	r3, [r4, #28]
 80121d2:	4620      	mov	r0, r4
 80121d4:	68d9      	ldr	r1, [r3, #12]
 80121d6:	f000 ff17 	bl	8013008 <_free_r>
 80121da:	69e3      	ldr	r3, [r4, #28]
 80121dc:	6819      	ldr	r1, [r3, #0]
 80121de:	b111      	cbz	r1, 80121e6 <_reclaim_reent+0x3a>
 80121e0:	4620      	mov	r0, r4
 80121e2:	f000 ff11 	bl	8013008 <_free_r>
 80121e6:	69e3      	ldr	r3, [r4, #28]
 80121e8:	689d      	ldr	r5, [r3, #8]
 80121ea:	b15d      	cbz	r5, 8012204 <_reclaim_reent+0x58>
 80121ec:	4629      	mov	r1, r5
 80121ee:	4620      	mov	r0, r4
 80121f0:	682d      	ldr	r5, [r5, #0]
 80121f2:	f000 ff09 	bl	8013008 <_free_r>
 80121f6:	e7f8      	b.n	80121ea <_reclaim_reent+0x3e>
 80121f8:	680e      	ldr	r6, [r1, #0]
 80121fa:	4620      	mov	r0, r4
 80121fc:	f000 ff04 	bl	8013008 <_free_r>
 8012200:	4631      	mov	r1, r6
 8012202:	e7e1      	b.n	80121c8 <_reclaim_reent+0x1c>
 8012204:	6961      	ldr	r1, [r4, #20]
 8012206:	b111      	cbz	r1, 801220e <_reclaim_reent+0x62>
 8012208:	4620      	mov	r0, r4
 801220a:	f000 fefd 	bl	8013008 <_free_r>
 801220e:	69e1      	ldr	r1, [r4, #28]
 8012210:	b111      	cbz	r1, 8012218 <_reclaim_reent+0x6c>
 8012212:	4620      	mov	r0, r4
 8012214:	f000 fef8 	bl	8013008 <_free_r>
 8012218:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801221a:	b111      	cbz	r1, 8012222 <_reclaim_reent+0x76>
 801221c:	4620      	mov	r0, r4
 801221e:	f000 fef3 	bl	8013008 <_free_r>
 8012222:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012224:	b111      	cbz	r1, 801222c <_reclaim_reent+0x80>
 8012226:	4620      	mov	r0, r4
 8012228:	f000 feee 	bl	8013008 <_free_r>
 801222c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801222e:	b111      	cbz	r1, 8012236 <_reclaim_reent+0x8a>
 8012230:	4620      	mov	r0, r4
 8012232:	f000 fee9 	bl	8013008 <_free_r>
 8012236:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012238:	b111      	cbz	r1, 8012240 <_reclaim_reent+0x94>
 801223a:	4620      	mov	r0, r4
 801223c:	f000 fee4 	bl	8013008 <_free_r>
 8012240:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012242:	b111      	cbz	r1, 801224a <_reclaim_reent+0x9e>
 8012244:	4620      	mov	r0, r4
 8012246:	f000 fedf 	bl	8013008 <_free_r>
 801224a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801224c:	b111      	cbz	r1, 8012254 <_reclaim_reent+0xa8>
 801224e:	4620      	mov	r0, r4
 8012250:	f000 feda 	bl	8013008 <_free_r>
 8012254:	6a23      	ldr	r3, [r4, #32]
 8012256:	b11b      	cbz	r3, 8012260 <_reclaim_reent+0xb4>
 8012258:	4620      	mov	r0, r4
 801225a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801225e:	4718      	bx	r3
 8012260:	bd70      	pop	{r4, r5, r6, pc}
 8012262:	bf00      	nop
 8012264:	20000080 	.word	0x20000080

08012268 <_lseek_r>:
 8012268:	b538      	push	{r3, r4, r5, lr}
 801226a:	4d07      	ldr	r5, [pc, #28]	@ (8012288 <_lseek_r+0x20>)
 801226c:	4604      	mov	r4, r0
 801226e:	4608      	mov	r0, r1
 8012270:	4611      	mov	r1, r2
 8012272:	2200      	movs	r2, #0
 8012274:	602a      	str	r2, [r5, #0]
 8012276:	461a      	mov	r2, r3
 8012278:	f7f0 f9b3 	bl	80025e2 <_lseek>
 801227c:	1c43      	adds	r3, r0, #1
 801227e:	d102      	bne.n	8012286 <_lseek_r+0x1e>
 8012280:	682b      	ldr	r3, [r5, #0]
 8012282:	b103      	cbz	r3, 8012286 <_lseek_r+0x1e>
 8012284:	6023      	str	r3, [r4, #0]
 8012286:	bd38      	pop	{r3, r4, r5, pc}
 8012288:	20005ec0 	.word	0x20005ec0

0801228c <_read_r>:
 801228c:	b538      	push	{r3, r4, r5, lr}
 801228e:	4d07      	ldr	r5, [pc, #28]	@ (80122ac <_read_r+0x20>)
 8012290:	4604      	mov	r4, r0
 8012292:	4608      	mov	r0, r1
 8012294:	4611      	mov	r1, r2
 8012296:	2200      	movs	r2, #0
 8012298:	602a      	str	r2, [r5, #0]
 801229a:	461a      	mov	r2, r3
 801229c:	f7f0 f95d 	bl	800255a <_read>
 80122a0:	1c43      	adds	r3, r0, #1
 80122a2:	d102      	bne.n	80122aa <_read_r+0x1e>
 80122a4:	682b      	ldr	r3, [r5, #0]
 80122a6:	b103      	cbz	r3, 80122aa <_read_r+0x1e>
 80122a8:	6023      	str	r3, [r4, #0]
 80122aa:	bd38      	pop	{r3, r4, r5, pc}
 80122ac:	20005ec0 	.word	0x20005ec0

080122b0 <_write_r>:
 80122b0:	b538      	push	{r3, r4, r5, lr}
 80122b2:	4d07      	ldr	r5, [pc, #28]	@ (80122d0 <_write_r+0x20>)
 80122b4:	4604      	mov	r4, r0
 80122b6:	4608      	mov	r0, r1
 80122b8:	4611      	mov	r1, r2
 80122ba:	2200      	movs	r2, #0
 80122bc:	602a      	str	r2, [r5, #0]
 80122be:	461a      	mov	r2, r3
 80122c0:	f7f2 faee 	bl	80048a0 <_write>
 80122c4:	1c43      	adds	r3, r0, #1
 80122c6:	d102      	bne.n	80122ce <_write_r+0x1e>
 80122c8:	682b      	ldr	r3, [r5, #0]
 80122ca:	b103      	cbz	r3, 80122ce <_write_r+0x1e>
 80122cc:	6023      	str	r3, [r4, #0]
 80122ce:	bd38      	pop	{r3, r4, r5, pc}
 80122d0:	20005ec0 	.word	0x20005ec0

080122d4 <__errno>:
 80122d4:	4b01      	ldr	r3, [pc, #4]	@ (80122dc <__errno+0x8>)
 80122d6:	6818      	ldr	r0, [r3, #0]
 80122d8:	4770      	bx	lr
 80122da:	bf00      	nop
 80122dc:	20000080 	.word	0x20000080

080122e0 <__libc_init_array>:
 80122e0:	b570      	push	{r4, r5, r6, lr}
 80122e2:	4d0d      	ldr	r5, [pc, #52]	@ (8012318 <__libc_init_array+0x38>)
 80122e4:	4c0d      	ldr	r4, [pc, #52]	@ (801231c <__libc_init_array+0x3c>)
 80122e6:	1b64      	subs	r4, r4, r5
 80122e8:	10a4      	asrs	r4, r4, #2
 80122ea:	2600      	movs	r6, #0
 80122ec:	42a6      	cmp	r6, r4
 80122ee:	d109      	bne.n	8012304 <__libc_init_array+0x24>
 80122f0:	4d0b      	ldr	r5, [pc, #44]	@ (8012320 <__libc_init_array+0x40>)
 80122f2:	4c0c      	ldr	r4, [pc, #48]	@ (8012324 <__libc_init_array+0x44>)
 80122f4:	f003 fd02 	bl	8015cfc <_init>
 80122f8:	1b64      	subs	r4, r4, r5
 80122fa:	10a4      	asrs	r4, r4, #2
 80122fc:	2600      	movs	r6, #0
 80122fe:	42a6      	cmp	r6, r4
 8012300:	d105      	bne.n	801230e <__libc_init_array+0x2e>
 8012302:	bd70      	pop	{r4, r5, r6, pc}
 8012304:	f855 3b04 	ldr.w	r3, [r5], #4
 8012308:	4798      	blx	r3
 801230a:	3601      	adds	r6, #1
 801230c:	e7ee      	b.n	80122ec <__libc_init_array+0xc>
 801230e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012312:	4798      	blx	r3
 8012314:	3601      	adds	r6, #1
 8012316:	e7f2      	b.n	80122fe <__libc_init_array+0x1e>
 8012318:	0801671c 	.word	0x0801671c
 801231c:	0801671c 	.word	0x0801671c
 8012320:	0801671c 	.word	0x0801671c
 8012324:	08016720 	.word	0x08016720

08012328 <__retarget_lock_init_recursive>:
 8012328:	4770      	bx	lr

0801232a <__retarget_lock_acquire_recursive>:
 801232a:	4770      	bx	lr

0801232c <__retarget_lock_release_recursive>:
 801232c:	4770      	bx	lr

0801232e <memcpy>:
 801232e:	440a      	add	r2, r1
 8012330:	4291      	cmp	r1, r2
 8012332:	f100 33ff 	add.w	r3, r0, #4294967295
 8012336:	d100      	bne.n	801233a <memcpy+0xc>
 8012338:	4770      	bx	lr
 801233a:	b510      	push	{r4, lr}
 801233c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012340:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012344:	4291      	cmp	r1, r2
 8012346:	d1f9      	bne.n	801233c <memcpy+0xe>
 8012348:	bd10      	pop	{r4, pc}
	...

0801234c <nanf>:
 801234c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012354 <nanf+0x8>
 8012350:	4770      	bx	lr
 8012352:	bf00      	nop
 8012354:	7fc00000 	.word	0x7fc00000

08012358 <quorem>:
 8012358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801235c:	6903      	ldr	r3, [r0, #16]
 801235e:	690c      	ldr	r4, [r1, #16]
 8012360:	42a3      	cmp	r3, r4
 8012362:	4607      	mov	r7, r0
 8012364:	db7e      	blt.n	8012464 <quorem+0x10c>
 8012366:	3c01      	subs	r4, #1
 8012368:	f101 0814 	add.w	r8, r1, #20
 801236c:	00a3      	lsls	r3, r4, #2
 801236e:	f100 0514 	add.w	r5, r0, #20
 8012372:	9300      	str	r3, [sp, #0]
 8012374:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012378:	9301      	str	r3, [sp, #4]
 801237a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801237e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012382:	3301      	adds	r3, #1
 8012384:	429a      	cmp	r2, r3
 8012386:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801238a:	fbb2 f6f3 	udiv	r6, r2, r3
 801238e:	d32e      	bcc.n	80123ee <quorem+0x96>
 8012390:	f04f 0a00 	mov.w	sl, #0
 8012394:	46c4      	mov	ip, r8
 8012396:	46ae      	mov	lr, r5
 8012398:	46d3      	mov	fp, sl
 801239a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801239e:	b298      	uxth	r0, r3
 80123a0:	fb06 a000 	mla	r0, r6, r0, sl
 80123a4:	0c02      	lsrs	r2, r0, #16
 80123a6:	0c1b      	lsrs	r3, r3, #16
 80123a8:	fb06 2303 	mla	r3, r6, r3, r2
 80123ac:	f8de 2000 	ldr.w	r2, [lr]
 80123b0:	b280      	uxth	r0, r0
 80123b2:	b292      	uxth	r2, r2
 80123b4:	1a12      	subs	r2, r2, r0
 80123b6:	445a      	add	r2, fp
 80123b8:	f8de 0000 	ldr.w	r0, [lr]
 80123bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80123c0:	b29b      	uxth	r3, r3
 80123c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80123c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80123ca:	b292      	uxth	r2, r2
 80123cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80123d0:	45e1      	cmp	r9, ip
 80123d2:	f84e 2b04 	str.w	r2, [lr], #4
 80123d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80123da:	d2de      	bcs.n	801239a <quorem+0x42>
 80123dc:	9b00      	ldr	r3, [sp, #0]
 80123de:	58eb      	ldr	r3, [r5, r3]
 80123e0:	b92b      	cbnz	r3, 80123ee <quorem+0x96>
 80123e2:	9b01      	ldr	r3, [sp, #4]
 80123e4:	3b04      	subs	r3, #4
 80123e6:	429d      	cmp	r5, r3
 80123e8:	461a      	mov	r2, r3
 80123ea:	d32f      	bcc.n	801244c <quorem+0xf4>
 80123ec:	613c      	str	r4, [r7, #16]
 80123ee:	4638      	mov	r0, r7
 80123f0:	f001 f9c6 	bl	8013780 <__mcmp>
 80123f4:	2800      	cmp	r0, #0
 80123f6:	db25      	blt.n	8012444 <quorem+0xec>
 80123f8:	4629      	mov	r1, r5
 80123fa:	2000      	movs	r0, #0
 80123fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8012400:	f8d1 c000 	ldr.w	ip, [r1]
 8012404:	fa1f fe82 	uxth.w	lr, r2
 8012408:	fa1f f38c 	uxth.w	r3, ip
 801240c:	eba3 030e 	sub.w	r3, r3, lr
 8012410:	4403      	add	r3, r0
 8012412:	0c12      	lsrs	r2, r2, #16
 8012414:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012418:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801241c:	b29b      	uxth	r3, r3
 801241e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012422:	45c1      	cmp	r9, r8
 8012424:	f841 3b04 	str.w	r3, [r1], #4
 8012428:	ea4f 4022 	mov.w	r0, r2, asr #16
 801242c:	d2e6      	bcs.n	80123fc <quorem+0xa4>
 801242e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012432:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012436:	b922      	cbnz	r2, 8012442 <quorem+0xea>
 8012438:	3b04      	subs	r3, #4
 801243a:	429d      	cmp	r5, r3
 801243c:	461a      	mov	r2, r3
 801243e:	d30b      	bcc.n	8012458 <quorem+0x100>
 8012440:	613c      	str	r4, [r7, #16]
 8012442:	3601      	adds	r6, #1
 8012444:	4630      	mov	r0, r6
 8012446:	b003      	add	sp, #12
 8012448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801244c:	6812      	ldr	r2, [r2, #0]
 801244e:	3b04      	subs	r3, #4
 8012450:	2a00      	cmp	r2, #0
 8012452:	d1cb      	bne.n	80123ec <quorem+0x94>
 8012454:	3c01      	subs	r4, #1
 8012456:	e7c6      	b.n	80123e6 <quorem+0x8e>
 8012458:	6812      	ldr	r2, [r2, #0]
 801245a:	3b04      	subs	r3, #4
 801245c:	2a00      	cmp	r2, #0
 801245e:	d1ef      	bne.n	8012440 <quorem+0xe8>
 8012460:	3c01      	subs	r4, #1
 8012462:	e7ea      	b.n	801243a <quorem+0xe2>
 8012464:	2000      	movs	r0, #0
 8012466:	e7ee      	b.n	8012446 <quorem+0xee>

08012468 <_dtoa_r>:
 8012468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801246c:	69c7      	ldr	r7, [r0, #28]
 801246e:	b097      	sub	sp, #92	@ 0x5c
 8012470:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012474:	ec55 4b10 	vmov	r4, r5, d0
 8012478:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801247a:	9107      	str	r1, [sp, #28]
 801247c:	4681      	mov	r9, r0
 801247e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012480:	9311      	str	r3, [sp, #68]	@ 0x44
 8012482:	b97f      	cbnz	r7, 80124a4 <_dtoa_r+0x3c>
 8012484:	2010      	movs	r0, #16
 8012486:	f000 fe09 	bl	801309c <malloc>
 801248a:	4602      	mov	r2, r0
 801248c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012490:	b920      	cbnz	r0, 801249c <_dtoa_r+0x34>
 8012492:	4ba9      	ldr	r3, [pc, #676]	@ (8012738 <_dtoa_r+0x2d0>)
 8012494:	21ef      	movs	r1, #239	@ 0xef
 8012496:	48a9      	ldr	r0, [pc, #676]	@ (801273c <_dtoa_r+0x2d4>)
 8012498:	f002 fdf2 	bl	8015080 <__assert_func>
 801249c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80124a0:	6007      	str	r7, [r0, #0]
 80124a2:	60c7      	str	r7, [r0, #12]
 80124a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80124a8:	6819      	ldr	r1, [r3, #0]
 80124aa:	b159      	cbz	r1, 80124c4 <_dtoa_r+0x5c>
 80124ac:	685a      	ldr	r2, [r3, #4]
 80124ae:	604a      	str	r2, [r1, #4]
 80124b0:	2301      	movs	r3, #1
 80124b2:	4093      	lsls	r3, r2
 80124b4:	608b      	str	r3, [r1, #8]
 80124b6:	4648      	mov	r0, r9
 80124b8:	f000 fee6 	bl	8013288 <_Bfree>
 80124bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80124c0:	2200      	movs	r2, #0
 80124c2:	601a      	str	r2, [r3, #0]
 80124c4:	1e2b      	subs	r3, r5, #0
 80124c6:	bfb9      	ittee	lt
 80124c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80124cc:	9305      	strlt	r3, [sp, #20]
 80124ce:	2300      	movge	r3, #0
 80124d0:	6033      	strge	r3, [r6, #0]
 80124d2:	9f05      	ldr	r7, [sp, #20]
 80124d4:	4b9a      	ldr	r3, [pc, #616]	@ (8012740 <_dtoa_r+0x2d8>)
 80124d6:	bfbc      	itt	lt
 80124d8:	2201      	movlt	r2, #1
 80124da:	6032      	strlt	r2, [r6, #0]
 80124dc:	43bb      	bics	r3, r7
 80124de:	d112      	bne.n	8012506 <_dtoa_r+0x9e>
 80124e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80124e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80124e6:	6013      	str	r3, [r2, #0]
 80124e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80124ec:	4323      	orrs	r3, r4
 80124ee:	f000 855a 	beq.w	8012fa6 <_dtoa_r+0xb3e>
 80124f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80124f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012754 <_dtoa_r+0x2ec>
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	f000 855c 	beq.w	8012fb6 <_dtoa_r+0xb4e>
 80124fe:	f10a 0303 	add.w	r3, sl, #3
 8012502:	f000 bd56 	b.w	8012fb2 <_dtoa_r+0xb4a>
 8012506:	ed9d 7b04 	vldr	d7, [sp, #16]
 801250a:	2200      	movs	r2, #0
 801250c:	ec51 0b17 	vmov	r0, r1, d7
 8012510:	2300      	movs	r3, #0
 8012512:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012516:	f7ee faff 	bl	8000b18 <__aeabi_dcmpeq>
 801251a:	4680      	mov	r8, r0
 801251c:	b158      	cbz	r0, 8012536 <_dtoa_r+0xce>
 801251e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012520:	2301      	movs	r3, #1
 8012522:	6013      	str	r3, [r2, #0]
 8012524:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012526:	b113      	cbz	r3, 801252e <_dtoa_r+0xc6>
 8012528:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801252a:	4b86      	ldr	r3, [pc, #536]	@ (8012744 <_dtoa_r+0x2dc>)
 801252c:	6013      	str	r3, [r2, #0]
 801252e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012758 <_dtoa_r+0x2f0>
 8012532:	f000 bd40 	b.w	8012fb6 <_dtoa_r+0xb4e>
 8012536:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801253a:	aa14      	add	r2, sp, #80	@ 0x50
 801253c:	a915      	add	r1, sp, #84	@ 0x54
 801253e:	4648      	mov	r0, r9
 8012540:	f001 fa3e 	bl	80139c0 <__d2b>
 8012544:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012548:	9002      	str	r0, [sp, #8]
 801254a:	2e00      	cmp	r6, #0
 801254c:	d078      	beq.n	8012640 <_dtoa_r+0x1d8>
 801254e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012550:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012558:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801255c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012560:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012564:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012568:	4619      	mov	r1, r3
 801256a:	2200      	movs	r2, #0
 801256c:	4b76      	ldr	r3, [pc, #472]	@ (8012748 <_dtoa_r+0x2e0>)
 801256e:	f7ed feb3 	bl	80002d8 <__aeabi_dsub>
 8012572:	a36b      	add	r3, pc, #428	@ (adr r3, 8012720 <_dtoa_r+0x2b8>)
 8012574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012578:	f7ee f866 	bl	8000648 <__aeabi_dmul>
 801257c:	a36a      	add	r3, pc, #424	@ (adr r3, 8012728 <_dtoa_r+0x2c0>)
 801257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012582:	f7ed feab 	bl	80002dc <__adddf3>
 8012586:	4604      	mov	r4, r0
 8012588:	4630      	mov	r0, r6
 801258a:	460d      	mov	r5, r1
 801258c:	f7ed fff2 	bl	8000574 <__aeabi_i2d>
 8012590:	a367      	add	r3, pc, #412	@ (adr r3, 8012730 <_dtoa_r+0x2c8>)
 8012592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012596:	f7ee f857 	bl	8000648 <__aeabi_dmul>
 801259a:	4602      	mov	r2, r0
 801259c:	460b      	mov	r3, r1
 801259e:	4620      	mov	r0, r4
 80125a0:	4629      	mov	r1, r5
 80125a2:	f7ed fe9b 	bl	80002dc <__adddf3>
 80125a6:	4604      	mov	r4, r0
 80125a8:	460d      	mov	r5, r1
 80125aa:	f7ee fafd 	bl	8000ba8 <__aeabi_d2iz>
 80125ae:	2200      	movs	r2, #0
 80125b0:	4607      	mov	r7, r0
 80125b2:	2300      	movs	r3, #0
 80125b4:	4620      	mov	r0, r4
 80125b6:	4629      	mov	r1, r5
 80125b8:	f7ee fab8 	bl	8000b2c <__aeabi_dcmplt>
 80125bc:	b140      	cbz	r0, 80125d0 <_dtoa_r+0x168>
 80125be:	4638      	mov	r0, r7
 80125c0:	f7ed ffd8 	bl	8000574 <__aeabi_i2d>
 80125c4:	4622      	mov	r2, r4
 80125c6:	462b      	mov	r3, r5
 80125c8:	f7ee faa6 	bl	8000b18 <__aeabi_dcmpeq>
 80125cc:	b900      	cbnz	r0, 80125d0 <_dtoa_r+0x168>
 80125ce:	3f01      	subs	r7, #1
 80125d0:	2f16      	cmp	r7, #22
 80125d2:	d852      	bhi.n	801267a <_dtoa_r+0x212>
 80125d4:	4b5d      	ldr	r3, [pc, #372]	@ (801274c <_dtoa_r+0x2e4>)
 80125d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80125da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80125e2:	f7ee faa3 	bl	8000b2c <__aeabi_dcmplt>
 80125e6:	2800      	cmp	r0, #0
 80125e8:	d049      	beq.n	801267e <_dtoa_r+0x216>
 80125ea:	3f01      	subs	r7, #1
 80125ec:	2300      	movs	r3, #0
 80125ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80125f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80125f2:	1b9b      	subs	r3, r3, r6
 80125f4:	1e5a      	subs	r2, r3, #1
 80125f6:	bf45      	ittet	mi
 80125f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80125fc:	9300      	strmi	r3, [sp, #0]
 80125fe:	2300      	movpl	r3, #0
 8012600:	2300      	movmi	r3, #0
 8012602:	9206      	str	r2, [sp, #24]
 8012604:	bf54      	ite	pl
 8012606:	9300      	strpl	r3, [sp, #0]
 8012608:	9306      	strmi	r3, [sp, #24]
 801260a:	2f00      	cmp	r7, #0
 801260c:	db39      	blt.n	8012682 <_dtoa_r+0x21a>
 801260e:	9b06      	ldr	r3, [sp, #24]
 8012610:	970d      	str	r7, [sp, #52]	@ 0x34
 8012612:	443b      	add	r3, r7
 8012614:	9306      	str	r3, [sp, #24]
 8012616:	2300      	movs	r3, #0
 8012618:	9308      	str	r3, [sp, #32]
 801261a:	9b07      	ldr	r3, [sp, #28]
 801261c:	2b09      	cmp	r3, #9
 801261e:	d863      	bhi.n	80126e8 <_dtoa_r+0x280>
 8012620:	2b05      	cmp	r3, #5
 8012622:	bfc4      	itt	gt
 8012624:	3b04      	subgt	r3, #4
 8012626:	9307      	strgt	r3, [sp, #28]
 8012628:	9b07      	ldr	r3, [sp, #28]
 801262a:	f1a3 0302 	sub.w	r3, r3, #2
 801262e:	bfcc      	ite	gt
 8012630:	2400      	movgt	r4, #0
 8012632:	2401      	movle	r4, #1
 8012634:	2b03      	cmp	r3, #3
 8012636:	d863      	bhi.n	8012700 <_dtoa_r+0x298>
 8012638:	e8df f003 	tbb	[pc, r3]
 801263c:	2b375452 	.word	0x2b375452
 8012640:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012644:	441e      	add	r6, r3
 8012646:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801264a:	2b20      	cmp	r3, #32
 801264c:	bfc1      	itttt	gt
 801264e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012652:	409f      	lslgt	r7, r3
 8012654:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012658:	fa24 f303 	lsrgt.w	r3, r4, r3
 801265c:	bfd6      	itet	le
 801265e:	f1c3 0320 	rsble	r3, r3, #32
 8012662:	ea47 0003 	orrgt.w	r0, r7, r3
 8012666:	fa04 f003 	lslle.w	r0, r4, r3
 801266a:	f7ed ff73 	bl	8000554 <__aeabi_ui2d>
 801266e:	2201      	movs	r2, #1
 8012670:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012674:	3e01      	subs	r6, #1
 8012676:	9212      	str	r2, [sp, #72]	@ 0x48
 8012678:	e776      	b.n	8012568 <_dtoa_r+0x100>
 801267a:	2301      	movs	r3, #1
 801267c:	e7b7      	b.n	80125ee <_dtoa_r+0x186>
 801267e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012680:	e7b6      	b.n	80125f0 <_dtoa_r+0x188>
 8012682:	9b00      	ldr	r3, [sp, #0]
 8012684:	1bdb      	subs	r3, r3, r7
 8012686:	9300      	str	r3, [sp, #0]
 8012688:	427b      	negs	r3, r7
 801268a:	9308      	str	r3, [sp, #32]
 801268c:	2300      	movs	r3, #0
 801268e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012690:	e7c3      	b.n	801261a <_dtoa_r+0x1b2>
 8012692:	2301      	movs	r3, #1
 8012694:	9309      	str	r3, [sp, #36]	@ 0x24
 8012696:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012698:	eb07 0b03 	add.w	fp, r7, r3
 801269c:	f10b 0301 	add.w	r3, fp, #1
 80126a0:	2b01      	cmp	r3, #1
 80126a2:	9303      	str	r3, [sp, #12]
 80126a4:	bfb8      	it	lt
 80126a6:	2301      	movlt	r3, #1
 80126a8:	e006      	b.n	80126b8 <_dtoa_r+0x250>
 80126aa:	2301      	movs	r3, #1
 80126ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80126ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	dd28      	ble.n	8012706 <_dtoa_r+0x29e>
 80126b4:	469b      	mov	fp, r3
 80126b6:	9303      	str	r3, [sp, #12]
 80126b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80126bc:	2100      	movs	r1, #0
 80126be:	2204      	movs	r2, #4
 80126c0:	f102 0514 	add.w	r5, r2, #20
 80126c4:	429d      	cmp	r5, r3
 80126c6:	d926      	bls.n	8012716 <_dtoa_r+0x2ae>
 80126c8:	6041      	str	r1, [r0, #4]
 80126ca:	4648      	mov	r0, r9
 80126cc:	f000 fd9c 	bl	8013208 <_Balloc>
 80126d0:	4682      	mov	sl, r0
 80126d2:	2800      	cmp	r0, #0
 80126d4:	d142      	bne.n	801275c <_dtoa_r+0x2f4>
 80126d6:	4b1e      	ldr	r3, [pc, #120]	@ (8012750 <_dtoa_r+0x2e8>)
 80126d8:	4602      	mov	r2, r0
 80126da:	f240 11af 	movw	r1, #431	@ 0x1af
 80126de:	e6da      	b.n	8012496 <_dtoa_r+0x2e>
 80126e0:	2300      	movs	r3, #0
 80126e2:	e7e3      	b.n	80126ac <_dtoa_r+0x244>
 80126e4:	2300      	movs	r3, #0
 80126e6:	e7d5      	b.n	8012694 <_dtoa_r+0x22c>
 80126e8:	2401      	movs	r4, #1
 80126ea:	2300      	movs	r3, #0
 80126ec:	9307      	str	r3, [sp, #28]
 80126ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80126f0:	f04f 3bff 	mov.w	fp, #4294967295
 80126f4:	2200      	movs	r2, #0
 80126f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80126fa:	2312      	movs	r3, #18
 80126fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80126fe:	e7db      	b.n	80126b8 <_dtoa_r+0x250>
 8012700:	2301      	movs	r3, #1
 8012702:	9309      	str	r3, [sp, #36]	@ 0x24
 8012704:	e7f4      	b.n	80126f0 <_dtoa_r+0x288>
 8012706:	f04f 0b01 	mov.w	fp, #1
 801270a:	f8cd b00c 	str.w	fp, [sp, #12]
 801270e:	465b      	mov	r3, fp
 8012710:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012714:	e7d0      	b.n	80126b8 <_dtoa_r+0x250>
 8012716:	3101      	adds	r1, #1
 8012718:	0052      	lsls	r2, r2, #1
 801271a:	e7d1      	b.n	80126c0 <_dtoa_r+0x258>
 801271c:	f3af 8000 	nop.w
 8012720:	636f4361 	.word	0x636f4361
 8012724:	3fd287a7 	.word	0x3fd287a7
 8012728:	8b60c8b3 	.word	0x8b60c8b3
 801272c:	3fc68a28 	.word	0x3fc68a28
 8012730:	509f79fb 	.word	0x509f79fb
 8012734:	3fd34413 	.word	0x3fd34413
 8012738:	0801632a 	.word	0x0801632a
 801273c:	08016341 	.word	0x08016341
 8012740:	7ff00000 	.word	0x7ff00000
 8012744:	080162f5 	.word	0x080162f5
 8012748:	3ff80000 	.word	0x3ff80000
 801274c:	080164f0 	.word	0x080164f0
 8012750:	08016399 	.word	0x08016399
 8012754:	08016326 	.word	0x08016326
 8012758:	080162f4 	.word	0x080162f4
 801275c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012760:	6018      	str	r0, [r3, #0]
 8012762:	9b03      	ldr	r3, [sp, #12]
 8012764:	2b0e      	cmp	r3, #14
 8012766:	f200 80a1 	bhi.w	80128ac <_dtoa_r+0x444>
 801276a:	2c00      	cmp	r4, #0
 801276c:	f000 809e 	beq.w	80128ac <_dtoa_r+0x444>
 8012770:	2f00      	cmp	r7, #0
 8012772:	dd33      	ble.n	80127dc <_dtoa_r+0x374>
 8012774:	4b9c      	ldr	r3, [pc, #624]	@ (80129e8 <_dtoa_r+0x580>)
 8012776:	f007 020f 	and.w	r2, r7, #15
 801277a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801277e:	ed93 7b00 	vldr	d7, [r3]
 8012782:	05f8      	lsls	r0, r7, #23
 8012784:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012788:	ea4f 1427 	mov.w	r4, r7, asr #4
 801278c:	d516      	bpl.n	80127bc <_dtoa_r+0x354>
 801278e:	4b97      	ldr	r3, [pc, #604]	@ (80129ec <_dtoa_r+0x584>)
 8012790:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012794:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012798:	f7ee f880 	bl	800089c <__aeabi_ddiv>
 801279c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127a0:	f004 040f 	and.w	r4, r4, #15
 80127a4:	2603      	movs	r6, #3
 80127a6:	4d91      	ldr	r5, [pc, #580]	@ (80129ec <_dtoa_r+0x584>)
 80127a8:	b954      	cbnz	r4, 80127c0 <_dtoa_r+0x358>
 80127aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80127ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80127b2:	f7ee f873 	bl	800089c <__aeabi_ddiv>
 80127b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127ba:	e028      	b.n	801280e <_dtoa_r+0x3a6>
 80127bc:	2602      	movs	r6, #2
 80127be:	e7f2      	b.n	80127a6 <_dtoa_r+0x33e>
 80127c0:	07e1      	lsls	r1, r4, #31
 80127c2:	d508      	bpl.n	80127d6 <_dtoa_r+0x36e>
 80127c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80127c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80127cc:	f7ed ff3c 	bl	8000648 <__aeabi_dmul>
 80127d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80127d4:	3601      	adds	r6, #1
 80127d6:	1064      	asrs	r4, r4, #1
 80127d8:	3508      	adds	r5, #8
 80127da:	e7e5      	b.n	80127a8 <_dtoa_r+0x340>
 80127dc:	f000 80af 	beq.w	801293e <_dtoa_r+0x4d6>
 80127e0:	427c      	negs	r4, r7
 80127e2:	4b81      	ldr	r3, [pc, #516]	@ (80129e8 <_dtoa_r+0x580>)
 80127e4:	4d81      	ldr	r5, [pc, #516]	@ (80129ec <_dtoa_r+0x584>)
 80127e6:	f004 020f 	and.w	r2, r4, #15
 80127ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80127ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80127f6:	f7ed ff27 	bl	8000648 <__aeabi_dmul>
 80127fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127fe:	1124      	asrs	r4, r4, #4
 8012800:	2300      	movs	r3, #0
 8012802:	2602      	movs	r6, #2
 8012804:	2c00      	cmp	r4, #0
 8012806:	f040 808f 	bne.w	8012928 <_dtoa_r+0x4c0>
 801280a:	2b00      	cmp	r3, #0
 801280c:	d1d3      	bne.n	80127b6 <_dtoa_r+0x34e>
 801280e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012810:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012814:	2b00      	cmp	r3, #0
 8012816:	f000 8094 	beq.w	8012942 <_dtoa_r+0x4da>
 801281a:	4b75      	ldr	r3, [pc, #468]	@ (80129f0 <_dtoa_r+0x588>)
 801281c:	2200      	movs	r2, #0
 801281e:	4620      	mov	r0, r4
 8012820:	4629      	mov	r1, r5
 8012822:	f7ee f983 	bl	8000b2c <__aeabi_dcmplt>
 8012826:	2800      	cmp	r0, #0
 8012828:	f000 808b 	beq.w	8012942 <_dtoa_r+0x4da>
 801282c:	9b03      	ldr	r3, [sp, #12]
 801282e:	2b00      	cmp	r3, #0
 8012830:	f000 8087 	beq.w	8012942 <_dtoa_r+0x4da>
 8012834:	f1bb 0f00 	cmp.w	fp, #0
 8012838:	dd34      	ble.n	80128a4 <_dtoa_r+0x43c>
 801283a:	4620      	mov	r0, r4
 801283c:	4b6d      	ldr	r3, [pc, #436]	@ (80129f4 <_dtoa_r+0x58c>)
 801283e:	2200      	movs	r2, #0
 8012840:	4629      	mov	r1, r5
 8012842:	f7ed ff01 	bl	8000648 <__aeabi_dmul>
 8012846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801284a:	f107 38ff 	add.w	r8, r7, #4294967295
 801284e:	3601      	adds	r6, #1
 8012850:	465c      	mov	r4, fp
 8012852:	4630      	mov	r0, r6
 8012854:	f7ed fe8e 	bl	8000574 <__aeabi_i2d>
 8012858:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801285c:	f7ed fef4 	bl	8000648 <__aeabi_dmul>
 8012860:	4b65      	ldr	r3, [pc, #404]	@ (80129f8 <_dtoa_r+0x590>)
 8012862:	2200      	movs	r2, #0
 8012864:	f7ed fd3a 	bl	80002dc <__adddf3>
 8012868:	4605      	mov	r5, r0
 801286a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801286e:	2c00      	cmp	r4, #0
 8012870:	d16a      	bne.n	8012948 <_dtoa_r+0x4e0>
 8012872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012876:	4b61      	ldr	r3, [pc, #388]	@ (80129fc <_dtoa_r+0x594>)
 8012878:	2200      	movs	r2, #0
 801287a:	f7ed fd2d 	bl	80002d8 <__aeabi_dsub>
 801287e:	4602      	mov	r2, r0
 8012880:	460b      	mov	r3, r1
 8012882:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012886:	462a      	mov	r2, r5
 8012888:	4633      	mov	r3, r6
 801288a:	f7ee f96d 	bl	8000b68 <__aeabi_dcmpgt>
 801288e:	2800      	cmp	r0, #0
 8012890:	f040 8298 	bne.w	8012dc4 <_dtoa_r+0x95c>
 8012894:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012898:	462a      	mov	r2, r5
 801289a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801289e:	f7ee f945 	bl	8000b2c <__aeabi_dcmplt>
 80128a2:	bb38      	cbnz	r0, 80128f4 <_dtoa_r+0x48c>
 80128a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80128a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80128ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	f2c0 8157 	blt.w	8012b62 <_dtoa_r+0x6fa>
 80128b4:	2f0e      	cmp	r7, #14
 80128b6:	f300 8154 	bgt.w	8012b62 <_dtoa_r+0x6fa>
 80128ba:	4b4b      	ldr	r3, [pc, #300]	@ (80129e8 <_dtoa_r+0x580>)
 80128bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80128c0:	ed93 7b00 	vldr	d7, [r3]
 80128c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	ed8d 7b00 	vstr	d7, [sp]
 80128cc:	f280 80e5 	bge.w	8012a9a <_dtoa_r+0x632>
 80128d0:	9b03      	ldr	r3, [sp, #12]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	f300 80e1 	bgt.w	8012a9a <_dtoa_r+0x632>
 80128d8:	d10c      	bne.n	80128f4 <_dtoa_r+0x48c>
 80128da:	4b48      	ldr	r3, [pc, #288]	@ (80129fc <_dtoa_r+0x594>)
 80128dc:	2200      	movs	r2, #0
 80128de:	ec51 0b17 	vmov	r0, r1, d7
 80128e2:	f7ed feb1 	bl	8000648 <__aeabi_dmul>
 80128e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128ea:	f7ee f933 	bl	8000b54 <__aeabi_dcmpge>
 80128ee:	2800      	cmp	r0, #0
 80128f0:	f000 8266 	beq.w	8012dc0 <_dtoa_r+0x958>
 80128f4:	2400      	movs	r4, #0
 80128f6:	4625      	mov	r5, r4
 80128f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128fa:	4656      	mov	r6, sl
 80128fc:	ea6f 0803 	mvn.w	r8, r3
 8012900:	2700      	movs	r7, #0
 8012902:	4621      	mov	r1, r4
 8012904:	4648      	mov	r0, r9
 8012906:	f000 fcbf 	bl	8013288 <_Bfree>
 801290a:	2d00      	cmp	r5, #0
 801290c:	f000 80bd 	beq.w	8012a8a <_dtoa_r+0x622>
 8012910:	b12f      	cbz	r7, 801291e <_dtoa_r+0x4b6>
 8012912:	42af      	cmp	r7, r5
 8012914:	d003      	beq.n	801291e <_dtoa_r+0x4b6>
 8012916:	4639      	mov	r1, r7
 8012918:	4648      	mov	r0, r9
 801291a:	f000 fcb5 	bl	8013288 <_Bfree>
 801291e:	4629      	mov	r1, r5
 8012920:	4648      	mov	r0, r9
 8012922:	f000 fcb1 	bl	8013288 <_Bfree>
 8012926:	e0b0      	b.n	8012a8a <_dtoa_r+0x622>
 8012928:	07e2      	lsls	r2, r4, #31
 801292a:	d505      	bpl.n	8012938 <_dtoa_r+0x4d0>
 801292c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012930:	f7ed fe8a 	bl	8000648 <__aeabi_dmul>
 8012934:	3601      	adds	r6, #1
 8012936:	2301      	movs	r3, #1
 8012938:	1064      	asrs	r4, r4, #1
 801293a:	3508      	adds	r5, #8
 801293c:	e762      	b.n	8012804 <_dtoa_r+0x39c>
 801293e:	2602      	movs	r6, #2
 8012940:	e765      	b.n	801280e <_dtoa_r+0x3a6>
 8012942:	9c03      	ldr	r4, [sp, #12]
 8012944:	46b8      	mov	r8, r7
 8012946:	e784      	b.n	8012852 <_dtoa_r+0x3ea>
 8012948:	4b27      	ldr	r3, [pc, #156]	@ (80129e8 <_dtoa_r+0x580>)
 801294a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801294c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012950:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012954:	4454      	add	r4, sl
 8012956:	2900      	cmp	r1, #0
 8012958:	d054      	beq.n	8012a04 <_dtoa_r+0x59c>
 801295a:	4929      	ldr	r1, [pc, #164]	@ (8012a00 <_dtoa_r+0x598>)
 801295c:	2000      	movs	r0, #0
 801295e:	f7ed ff9d 	bl	800089c <__aeabi_ddiv>
 8012962:	4633      	mov	r3, r6
 8012964:	462a      	mov	r2, r5
 8012966:	f7ed fcb7 	bl	80002d8 <__aeabi_dsub>
 801296a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801296e:	4656      	mov	r6, sl
 8012970:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012974:	f7ee f918 	bl	8000ba8 <__aeabi_d2iz>
 8012978:	4605      	mov	r5, r0
 801297a:	f7ed fdfb 	bl	8000574 <__aeabi_i2d>
 801297e:	4602      	mov	r2, r0
 8012980:	460b      	mov	r3, r1
 8012982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012986:	f7ed fca7 	bl	80002d8 <__aeabi_dsub>
 801298a:	3530      	adds	r5, #48	@ 0x30
 801298c:	4602      	mov	r2, r0
 801298e:	460b      	mov	r3, r1
 8012990:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012994:	f806 5b01 	strb.w	r5, [r6], #1
 8012998:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801299c:	f7ee f8c6 	bl	8000b2c <__aeabi_dcmplt>
 80129a0:	2800      	cmp	r0, #0
 80129a2:	d172      	bne.n	8012a8a <_dtoa_r+0x622>
 80129a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129a8:	4911      	ldr	r1, [pc, #68]	@ (80129f0 <_dtoa_r+0x588>)
 80129aa:	2000      	movs	r0, #0
 80129ac:	f7ed fc94 	bl	80002d8 <__aeabi_dsub>
 80129b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80129b4:	f7ee f8ba 	bl	8000b2c <__aeabi_dcmplt>
 80129b8:	2800      	cmp	r0, #0
 80129ba:	f040 80b4 	bne.w	8012b26 <_dtoa_r+0x6be>
 80129be:	42a6      	cmp	r6, r4
 80129c0:	f43f af70 	beq.w	80128a4 <_dtoa_r+0x43c>
 80129c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80129c8:	4b0a      	ldr	r3, [pc, #40]	@ (80129f4 <_dtoa_r+0x58c>)
 80129ca:	2200      	movs	r2, #0
 80129cc:	f7ed fe3c 	bl	8000648 <__aeabi_dmul>
 80129d0:	4b08      	ldr	r3, [pc, #32]	@ (80129f4 <_dtoa_r+0x58c>)
 80129d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80129d6:	2200      	movs	r2, #0
 80129d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129dc:	f7ed fe34 	bl	8000648 <__aeabi_dmul>
 80129e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80129e4:	e7c4      	b.n	8012970 <_dtoa_r+0x508>
 80129e6:	bf00      	nop
 80129e8:	080164f0 	.word	0x080164f0
 80129ec:	080164c8 	.word	0x080164c8
 80129f0:	3ff00000 	.word	0x3ff00000
 80129f4:	40240000 	.word	0x40240000
 80129f8:	401c0000 	.word	0x401c0000
 80129fc:	40140000 	.word	0x40140000
 8012a00:	3fe00000 	.word	0x3fe00000
 8012a04:	4631      	mov	r1, r6
 8012a06:	4628      	mov	r0, r5
 8012a08:	f7ed fe1e 	bl	8000648 <__aeabi_dmul>
 8012a0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012a10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012a12:	4656      	mov	r6, sl
 8012a14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a18:	f7ee f8c6 	bl	8000ba8 <__aeabi_d2iz>
 8012a1c:	4605      	mov	r5, r0
 8012a1e:	f7ed fda9 	bl	8000574 <__aeabi_i2d>
 8012a22:	4602      	mov	r2, r0
 8012a24:	460b      	mov	r3, r1
 8012a26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a2a:	f7ed fc55 	bl	80002d8 <__aeabi_dsub>
 8012a2e:	3530      	adds	r5, #48	@ 0x30
 8012a30:	f806 5b01 	strb.w	r5, [r6], #1
 8012a34:	4602      	mov	r2, r0
 8012a36:	460b      	mov	r3, r1
 8012a38:	42a6      	cmp	r6, r4
 8012a3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012a3e:	f04f 0200 	mov.w	r2, #0
 8012a42:	d124      	bne.n	8012a8e <_dtoa_r+0x626>
 8012a44:	4baf      	ldr	r3, [pc, #700]	@ (8012d04 <_dtoa_r+0x89c>)
 8012a46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012a4a:	f7ed fc47 	bl	80002dc <__adddf3>
 8012a4e:	4602      	mov	r2, r0
 8012a50:	460b      	mov	r3, r1
 8012a52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a56:	f7ee f887 	bl	8000b68 <__aeabi_dcmpgt>
 8012a5a:	2800      	cmp	r0, #0
 8012a5c:	d163      	bne.n	8012b26 <_dtoa_r+0x6be>
 8012a5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012a62:	49a8      	ldr	r1, [pc, #672]	@ (8012d04 <_dtoa_r+0x89c>)
 8012a64:	2000      	movs	r0, #0
 8012a66:	f7ed fc37 	bl	80002d8 <__aeabi_dsub>
 8012a6a:	4602      	mov	r2, r0
 8012a6c:	460b      	mov	r3, r1
 8012a6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a72:	f7ee f85b 	bl	8000b2c <__aeabi_dcmplt>
 8012a76:	2800      	cmp	r0, #0
 8012a78:	f43f af14 	beq.w	80128a4 <_dtoa_r+0x43c>
 8012a7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012a7e:	1e73      	subs	r3, r6, #1
 8012a80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012a82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012a86:	2b30      	cmp	r3, #48	@ 0x30
 8012a88:	d0f8      	beq.n	8012a7c <_dtoa_r+0x614>
 8012a8a:	4647      	mov	r7, r8
 8012a8c:	e03b      	b.n	8012b06 <_dtoa_r+0x69e>
 8012a8e:	4b9e      	ldr	r3, [pc, #632]	@ (8012d08 <_dtoa_r+0x8a0>)
 8012a90:	f7ed fdda 	bl	8000648 <__aeabi_dmul>
 8012a94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012a98:	e7bc      	b.n	8012a14 <_dtoa_r+0x5ac>
 8012a9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012a9e:	4656      	mov	r6, sl
 8012aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012aa4:	4620      	mov	r0, r4
 8012aa6:	4629      	mov	r1, r5
 8012aa8:	f7ed fef8 	bl	800089c <__aeabi_ddiv>
 8012aac:	f7ee f87c 	bl	8000ba8 <__aeabi_d2iz>
 8012ab0:	4680      	mov	r8, r0
 8012ab2:	f7ed fd5f 	bl	8000574 <__aeabi_i2d>
 8012ab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012aba:	f7ed fdc5 	bl	8000648 <__aeabi_dmul>
 8012abe:	4602      	mov	r2, r0
 8012ac0:	460b      	mov	r3, r1
 8012ac2:	4620      	mov	r0, r4
 8012ac4:	4629      	mov	r1, r5
 8012ac6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012aca:	f7ed fc05 	bl	80002d8 <__aeabi_dsub>
 8012ace:	f806 4b01 	strb.w	r4, [r6], #1
 8012ad2:	9d03      	ldr	r5, [sp, #12]
 8012ad4:	eba6 040a 	sub.w	r4, r6, sl
 8012ad8:	42a5      	cmp	r5, r4
 8012ada:	4602      	mov	r2, r0
 8012adc:	460b      	mov	r3, r1
 8012ade:	d133      	bne.n	8012b48 <_dtoa_r+0x6e0>
 8012ae0:	f7ed fbfc 	bl	80002dc <__adddf3>
 8012ae4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ae8:	4604      	mov	r4, r0
 8012aea:	460d      	mov	r5, r1
 8012aec:	f7ee f83c 	bl	8000b68 <__aeabi_dcmpgt>
 8012af0:	b9c0      	cbnz	r0, 8012b24 <_dtoa_r+0x6bc>
 8012af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012af6:	4620      	mov	r0, r4
 8012af8:	4629      	mov	r1, r5
 8012afa:	f7ee f80d 	bl	8000b18 <__aeabi_dcmpeq>
 8012afe:	b110      	cbz	r0, 8012b06 <_dtoa_r+0x69e>
 8012b00:	f018 0f01 	tst.w	r8, #1
 8012b04:	d10e      	bne.n	8012b24 <_dtoa_r+0x6bc>
 8012b06:	9902      	ldr	r1, [sp, #8]
 8012b08:	4648      	mov	r0, r9
 8012b0a:	f000 fbbd 	bl	8013288 <_Bfree>
 8012b0e:	2300      	movs	r3, #0
 8012b10:	7033      	strb	r3, [r6, #0]
 8012b12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012b14:	3701      	adds	r7, #1
 8012b16:	601f      	str	r7, [r3, #0]
 8012b18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	f000 824b 	beq.w	8012fb6 <_dtoa_r+0xb4e>
 8012b20:	601e      	str	r6, [r3, #0]
 8012b22:	e248      	b.n	8012fb6 <_dtoa_r+0xb4e>
 8012b24:	46b8      	mov	r8, r7
 8012b26:	4633      	mov	r3, r6
 8012b28:	461e      	mov	r6, r3
 8012b2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b2e:	2a39      	cmp	r2, #57	@ 0x39
 8012b30:	d106      	bne.n	8012b40 <_dtoa_r+0x6d8>
 8012b32:	459a      	cmp	sl, r3
 8012b34:	d1f8      	bne.n	8012b28 <_dtoa_r+0x6c0>
 8012b36:	2230      	movs	r2, #48	@ 0x30
 8012b38:	f108 0801 	add.w	r8, r8, #1
 8012b3c:	f88a 2000 	strb.w	r2, [sl]
 8012b40:	781a      	ldrb	r2, [r3, #0]
 8012b42:	3201      	adds	r2, #1
 8012b44:	701a      	strb	r2, [r3, #0]
 8012b46:	e7a0      	b.n	8012a8a <_dtoa_r+0x622>
 8012b48:	4b6f      	ldr	r3, [pc, #444]	@ (8012d08 <_dtoa_r+0x8a0>)
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	f7ed fd7c 	bl	8000648 <__aeabi_dmul>
 8012b50:	2200      	movs	r2, #0
 8012b52:	2300      	movs	r3, #0
 8012b54:	4604      	mov	r4, r0
 8012b56:	460d      	mov	r5, r1
 8012b58:	f7ed ffde 	bl	8000b18 <__aeabi_dcmpeq>
 8012b5c:	2800      	cmp	r0, #0
 8012b5e:	d09f      	beq.n	8012aa0 <_dtoa_r+0x638>
 8012b60:	e7d1      	b.n	8012b06 <_dtoa_r+0x69e>
 8012b62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b64:	2a00      	cmp	r2, #0
 8012b66:	f000 80ea 	beq.w	8012d3e <_dtoa_r+0x8d6>
 8012b6a:	9a07      	ldr	r2, [sp, #28]
 8012b6c:	2a01      	cmp	r2, #1
 8012b6e:	f300 80cd 	bgt.w	8012d0c <_dtoa_r+0x8a4>
 8012b72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012b74:	2a00      	cmp	r2, #0
 8012b76:	f000 80c1 	beq.w	8012cfc <_dtoa_r+0x894>
 8012b7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012b7e:	9c08      	ldr	r4, [sp, #32]
 8012b80:	9e00      	ldr	r6, [sp, #0]
 8012b82:	9a00      	ldr	r2, [sp, #0]
 8012b84:	441a      	add	r2, r3
 8012b86:	9200      	str	r2, [sp, #0]
 8012b88:	9a06      	ldr	r2, [sp, #24]
 8012b8a:	2101      	movs	r1, #1
 8012b8c:	441a      	add	r2, r3
 8012b8e:	4648      	mov	r0, r9
 8012b90:	9206      	str	r2, [sp, #24]
 8012b92:	f000 fc77 	bl	8013484 <__i2b>
 8012b96:	4605      	mov	r5, r0
 8012b98:	b166      	cbz	r6, 8012bb4 <_dtoa_r+0x74c>
 8012b9a:	9b06      	ldr	r3, [sp, #24]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	dd09      	ble.n	8012bb4 <_dtoa_r+0x74c>
 8012ba0:	42b3      	cmp	r3, r6
 8012ba2:	9a00      	ldr	r2, [sp, #0]
 8012ba4:	bfa8      	it	ge
 8012ba6:	4633      	movge	r3, r6
 8012ba8:	1ad2      	subs	r2, r2, r3
 8012baa:	9200      	str	r2, [sp, #0]
 8012bac:	9a06      	ldr	r2, [sp, #24]
 8012bae:	1af6      	subs	r6, r6, r3
 8012bb0:	1ad3      	subs	r3, r2, r3
 8012bb2:	9306      	str	r3, [sp, #24]
 8012bb4:	9b08      	ldr	r3, [sp, #32]
 8012bb6:	b30b      	cbz	r3, 8012bfc <_dtoa_r+0x794>
 8012bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	f000 80c6 	beq.w	8012d4c <_dtoa_r+0x8e4>
 8012bc0:	2c00      	cmp	r4, #0
 8012bc2:	f000 80c0 	beq.w	8012d46 <_dtoa_r+0x8de>
 8012bc6:	4629      	mov	r1, r5
 8012bc8:	4622      	mov	r2, r4
 8012bca:	4648      	mov	r0, r9
 8012bcc:	f000 fd12 	bl	80135f4 <__pow5mult>
 8012bd0:	9a02      	ldr	r2, [sp, #8]
 8012bd2:	4601      	mov	r1, r0
 8012bd4:	4605      	mov	r5, r0
 8012bd6:	4648      	mov	r0, r9
 8012bd8:	f000 fc6a 	bl	80134b0 <__multiply>
 8012bdc:	9902      	ldr	r1, [sp, #8]
 8012bde:	4680      	mov	r8, r0
 8012be0:	4648      	mov	r0, r9
 8012be2:	f000 fb51 	bl	8013288 <_Bfree>
 8012be6:	9b08      	ldr	r3, [sp, #32]
 8012be8:	1b1b      	subs	r3, r3, r4
 8012bea:	9308      	str	r3, [sp, #32]
 8012bec:	f000 80b1 	beq.w	8012d52 <_dtoa_r+0x8ea>
 8012bf0:	9a08      	ldr	r2, [sp, #32]
 8012bf2:	4641      	mov	r1, r8
 8012bf4:	4648      	mov	r0, r9
 8012bf6:	f000 fcfd 	bl	80135f4 <__pow5mult>
 8012bfa:	9002      	str	r0, [sp, #8]
 8012bfc:	2101      	movs	r1, #1
 8012bfe:	4648      	mov	r0, r9
 8012c00:	f000 fc40 	bl	8013484 <__i2b>
 8012c04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c06:	4604      	mov	r4, r0
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	f000 81d8 	beq.w	8012fbe <_dtoa_r+0xb56>
 8012c0e:	461a      	mov	r2, r3
 8012c10:	4601      	mov	r1, r0
 8012c12:	4648      	mov	r0, r9
 8012c14:	f000 fcee 	bl	80135f4 <__pow5mult>
 8012c18:	9b07      	ldr	r3, [sp, #28]
 8012c1a:	2b01      	cmp	r3, #1
 8012c1c:	4604      	mov	r4, r0
 8012c1e:	f300 809f 	bgt.w	8012d60 <_dtoa_r+0x8f8>
 8012c22:	9b04      	ldr	r3, [sp, #16]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	f040 8097 	bne.w	8012d58 <_dtoa_r+0x8f0>
 8012c2a:	9b05      	ldr	r3, [sp, #20]
 8012c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	f040 8093 	bne.w	8012d5c <_dtoa_r+0x8f4>
 8012c36:	9b05      	ldr	r3, [sp, #20]
 8012c38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012c3c:	0d1b      	lsrs	r3, r3, #20
 8012c3e:	051b      	lsls	r3, r3, #20
 8012c40:	b133      	cbz	r3, 8012c50 <_dtoa_r+0x7e8>
 8012c42:	9b00      	ldr	r3, [sp, #0]
 8012c44:	3301      	adds	r3, #1
 8012c46:	9300      	str	r3, [sp, #0]
 8012c48:	9b06      	ldr	r3, [sp, #24]
 8012c4a:	3301      	adds	r3, #1
 8012c4c:	9306      	str	r3, [sp, #24]
 8012c4e:	2301      	movs	r3, #1
 8012c50:	9308      	str	r3, [sp, #32]
 8012c52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	f000 81b8 	beq.w	8012fca <_dtoa_r+0xb62>
 8012c5a:	6923      	ldr	r3, [r4, #16]
 8012c5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012c60:	6918      	ldr	r0, [r3, #16]
 8012c62:	f000 fbc3 	bl	80133ec <__hi0bits>
 8012c66:	f1c0 0020 	rsb	r0, r0, #32
 8012c6a:	9b06      	ldr	r3, [sp, #24]
 8012c6c:	4418      	add	r0, r3
 8012c6e:	f010 001f 	ands.w	r0, r0, #31
 8012c72:	f000 8082 	beq.w	8012d7a <_dtoa_r+0x912>
 8012c76:	f1c0 0320 	rsb	r3, r0, #32
 8012c7a:	2b04      	cmp	r3, #4
 8012c7c:	dd73      	ble.n	8012d66 <_dtoa_r+0x8fe>
 8012c7e:	9b00      	ldr	r3, [sp, #0]
 8012c80:	f1c0 001c 	rsb	r0, r0, #28
 8012c84:	4403      	add	r3, r0
 8012c86:	9300      	str	r3, [sp, #0]
 8012c88:	9b06      	ldr	r3, [sp, #24]
 8012c8a:	4403      	add	r3, r0
 8012c8c:	4406      	add	r6, r0
 8012c8e:	9306      	str	r3, [sp, #24]
 8012c90:	9b00      	ldr	r3, [sp, #0]
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	dd05      	ble.n	8012ca2 <_dtoa_r+0x83a>
 8012c96:	9902      	ldr	r1, [sp, #8]
 8012c98:	461a      	mov	r2, r3
 8012c9a:	4648      	mov	r0, r9
 8012c9c:	f000 fd04 	bl	80136a8 <__lshift>
 8012ca0:	9002      	str	r0, [sp, #8]
 8012ca2:	9b06      	ldr	r3, [sp, #24]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	dd05      	ble.n	8012cb4 <_dtoa_r+0x84c>
 8012ca8:	4621      	mov	r1, r4
 8012caa:	461a      	mov	r2, r3
 8012cac:	4648      	mov	r0, r9
 8012cae:	f000 fcfb 	bl	80136a8 <__lshift>
 8012cb2:	4604      	mov	r4, r0
 8012cb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d061      	beq.n	8012d7e <_dtoa_r+0x916>
 8012cba:	9802      	ldr	r0, [sp, #8]
 8012cbc:	4621      	mov	r1, r4
 8012cbe:	f000 fd5f 	bl	8013780 <__mcmp>
 8012cc2:	2800      	cmp	r0, #0
 8012cc4:	da5b      	bge.n	8012d7e <_dtoa_r+0x916>
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	9902      	ldr	r1, [sp, #8]
 8012cca:	220a      	movs	r2, #10
 8012ccc:	4648      	mov	r0, r9
 8012cce:	f000 fafd 	bl	80132cc <__multadd>
 8012cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cd4:	9002      	str	r0, [sp, #8]
 8012cd6:	f107 38ff 	add.w	r8, r7, #4294967295
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	f000 8177 	beq.w	8012fce <_dtoa_r+0xb66>
 8012ce0:	4629      	mov	r1, r5
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	220a      	movs	r2, #10
 8012ce6:	4648      	mov	r0, r9
 8012ce8:	f000 faf0 	bl	80132cc <__multadd>
 8012cec:	f1bb 0f00 	cmp.w	fp, #0
 8012cf0:	4605      	mov	r5, r0
 8012cf2:	dc6f      	bgt.n	8012dd4 <_dtoa_r+0x96c>
 8012cf4:	9b07      	ldr	r3, [sp, #28]
 8012cf6:	2b02      	cmp	r3, #2
 8012cf8:	dc49      	bgt.n	8012d8e <_dtoa_r+0x926>
 8012cfa:	e06b      	b.n	8012dd4 <_dtoa_r+0x96c>
 8012cfc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012cfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012d02:	e73c      	b.n	8012b7e <_dtoa_r+0x716>
 8012d04:	3fe00000 	.word	0x3fe00000
 8012d08:	40240000 	.word	0x40240000
 8012d0c:	9b03      	ldr	r3, [sp, #12]
 8012d0e:	1e5c      	subs	r4, r3, #1
 8012d10:	9b08      	ldr	r3, [sp, #32]
 8012d12:	42a3      	cmp	r3, r4
 8012d14:	db09      	blt.n	8012d2a <_dtoa_r+0x8c2>
 8012d16:	1b1c      	subs	r4, r3, r4
 8012d18:	9b03      	ldr	r3, [sp, #12]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	f6bf af30 	bge.w	8012b80 <_dtoa_r+0x718>
 8012d20:	9b00      	ldr	r3, [sp, #0]
 8012d22:	9a03      	ldr	r2, [sp, #12]
 8012d24:	1a9e      	subs	r6, r3, r2
 8012d26:	2300      	movs	r3, #0
 8012d28:	e72b      	b.n	8012b82 <_dtoa_r+0x71a>
 8012d2a:	9b08      	ldr	r3, [sp, #32]
 8012d2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012d2e:	9408      	str	r4, [sp, #32]
 8012d30:	1ae3      	subs	r3, r4, r3
 8012d32:	441a      	add	r2, r3
 8012d34:	9e00      	ldr	r6, [sp, #0]
 8012d36:	9b03      	ldr	r3, [sp, #12]
 8012d38:	920d      	str	r2, [sp, #52]	@ 0x34
 8012d3a:	2400      	movs	r4, #0
 8012d3c:	e721      	b.n	8012b82 <_dtoa_r+0x71a>
 8012d3e:	9c08      	ldr	r4, [sp, #32]
 8012d40:	9e00      	ldr	r6, [sp, #0]
 8012d42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012d44:	e728      	b.n	8012b98 <_dtoa_r+0x730>
 8012d46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012d4a:	e751      	b.n	8012bf0 <_dtoa_r+0x788>
 8012d4c:	9a08      	ldr	r2, [sp, #32]
 8012d4e:	9902      	ldr	r1, [sp, #8]
 8012d50:	e750      	b.n	8012bf4 <_dtoa_r+0x78c>
 8012d52:	f8cd 8008 	str.w	r8, [sp, #8]
 8012d56:	e751      	b.n	8012bfc <_dtoa_r+0x794>
 8012d58:	2300      	movs	r3, #0
 8012d5a:	e779      	b.n	8012c50 <_dtoa_r+0x7e8>
 8012d5c:	9b04      	ldr	r3, [sp, #16]
 8012d5e:	e777      	b.n	8012c50 <_dtoa_r+0x7e8>
 8012d60:	2300      	movs	r3, #0
 8012d62:	9308      	str	r3, [sp, #32]
 8012d64:	e779      	b.n	8012c5a <_dtoa_r+0x7f2>
 8012d66:	d093      	beq.n	8012c90 <_dtoa_r+0x828>
 8012d68:	9a00      	ldr	r2, [sp, #0]
 8012d6a:	331c      	adds	r3, #28
 8012d6c:	441a      	add	r2, r3
 8012d6e:	9200      	str	r2, [sp, #0]
 8012d70:	9a06      	ldr	r2, [sp, #24]
 8012d72:	441a      	add	r2, r3
 8012d74:	441e      	add	r6, r3
 8012d76:	9206      	str	r2, [sp, #24]
 8012d78:	e78a      	b.n	8012c90 <_dtoa_r+0x828>
 8012d7a:	4603      	mov	r3, r0
 8012d7c:	e7f4      	b.n	8012d68 <_dtoa_r+0x900>
 8012d7e:	9b03      	ldr	r3, [sp, #12]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	46b8      	mov	r8, r7
 8012d84:	dc20      	bgt.n	8012dc8 <_dtoa_r+0x960>
 8012d86:	469b      	mov	fp, r3
 8012d88:	9b07      	ldr	r3, [sp, #28]
 8012d8a:	2b02      	cmp	r3, #2
 8012d8c:	dd1e      	ble.n	8012dcc <_dtoa_r+0x964>
 8012d8e:	f1bb 0f00 	cmp.w	fp, #0
 8012d92:	f47f adb1 	bne.w	80128f8 <_dtoa_r+0x490>
 8012d96:	4621      	mov	r1, r4
 8012d98:	465b      	mov	r3, fp
 8012d9a:	2205      	movs	r2, #5
 8012d9c:	4648      	mov	r0, r9
 8012d9e:	f000 fa95 	bl	80132cc <__multadd>
 8012da2:	4601      	mov	r1, r0
 8012da4:	4604      	mov	r4, r0
 8012da6:	9802      	ldr	r0, [sp, #8]
 8012da8:	f000 fcea 	bl	8013780 <__mcmp>
 8012dac:	2800      	cmp	r0, #0
 8012dae:	f77f ada3 	ble.w	80128f8 <_dtoa_r+0x490>
 8012db2:	4656      	mov	r6, sl
 8012db4:	2331      	movs	r3, #49	@ 0x31
 8012db6:	f806 3b01 	strb.w	r3, [r6], #1
 8012dba:	f108 0801 	add.w	r8, r8, #1
 8012dbe:	e59f      	b.n	8012900 <_dtoa_r+0x498>
 8012dc0:	9c03      	ldr	r4, [sp, #12]
 8012dc2:	46b8      	mov	r8, r7
 8012dc4:	4625      	mov	r5, r4
 8012dc6:	e7f4      	b.n	8012db2 <_dtoa_r+0x94a>
 8012dc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012dcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	f000 8101 	beq.w	8012fd6 <_dtoa_r+0xb6e>
 8012dd4:	2e00      	cmp	r6, #0
 8012dd6:	dd05      	ble.n	8012de4 <_dtoa_r+0x97c>
 8012dd8:	4629      	mov	r1, r5
 8012dda:	4632      	mov	r2, r6
 8012ddc:	4648      	mov	r0, r9
 8012dde:	f000 fc63 	bl	80136a8 <__lshift>
 8012de2:	4605      	mov	r5, r0
 8012de4:	9b08      	ldr	r3, [sp, #32]
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d05c      	beq.n	8012ea4 <_dtoa_r+0xa3c>
 8012dea:	6869      	ldr	r1, [r5, #4]
 8012dec:	4648      	mov	r0, r9
 8012dee:	f000 fa0b 	bl	8013208 <_Balloc>
 8012df2:	4606      	mov	r6, r0
 8012df4:	b928      	cbnz	r0, 8012e02 <_dtoa_r+0x99a>
 8012df6:	4b82      	ldr	r3, [pc, #520]	@ (8013000 <_dtoa_r+0xb98>)
 8012df8:	4602      	mov	r2, r0
 8012dfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012dfe:	f7ff bb4a 	b.w	8012496 <_dtoa_r+0x2e>
 8012e02:	692a      	ldr	r2, [r5, #16]
 8012e04:	3202      	adds	r2, #2
 8012e06:	0092      	lsls	r2, r2, #2
 8012e08:	f105 010c 	add.w	r1, r5, #12
 8012e0c:	300c      	adds	r0, #12
 8012e0e:	f7ff fa8e 	bl	801232e <memcpy>
 8012e12:	2201      	movs	r2, #1
 8012e14:	4631      	mov	r1, r6
 8012e16:	4648      	mov	r0, r9
 8012e18:	f000 fc46 	bl	80136a8 <__lshift>
 8012e1c:	f10a 0301 	add.w	r3, sl, #1
 8012e20:	9300      	str	r3, [sp, #0]
 8012e22:	eb0a 030b 	add.w	r3, sl, fp
 8012e26:	9308      	str	r3, [sp, #32]
 8012e28:	9b04      	ldr	r3, [sp, #16]
 8012e2a:	f003 0301 	and.w	r3, r3, #1
 8012e2e:	462f      	mov	r7, r5
 8012e30:	9306      	str	r3, [sp, #24]
 8012e32:	4605      	mov	r5, r0
 8012e34:	9b00      	ldr	r3, [sp, #0]
 8012e36:	9802      	ldr	r0, [sp, #8]
 8012e38:	4621      	mov	r1, r4
 8012e3a:	f103 3bff 	add.w	fp, r3, #4294967295
 8012e3e:	f7ff fa8b 	bl	8012358 <quorem>
 8012e42:	4603      	mov	r3, r0
 8012e44:	3330      	adds	r3, #48	@ 0x30
 8012e46:	9003      	str	r0, [sp, #12]
 8012e48:	4639      	mov	r1, r7
 8012e4a:	9802      	ldr	r0, [sp, #8]
 8012e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e4e:	f000 fc97 	bl	8013780 <__mcmp>
 8012e52:	462a      	mov	r2, r5
 8012e54:	9004      	str	r0, [sp, #16]
 8012e56:	4621      	mov	r1, r4
 8012e58:	4648      	mov	r0, r9
 8012e5a:	f000 fcad 	bl	80137b8 <__mdiff>
 8012e5e:	68c2      	ldr	r2, [r0, #12]
 8012e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e62:	4606      	mov	r6, r0
 8012e64:	bb02      	cbnz	r2, 8012ea8 <_dtoa_r+0xa40>
 8012e66:	4601      	mov	r1, r0
 8012e68:	9802      	ldr	r0, [sp, #8]
 8012e6a:	f000 fc89 	bl	8013780 <__mcmp>
 8012e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e70:	4602      	mov	r2, r0
 8012e72:	4631      	mov	r1, r6
 8012e74:	4648      	mov	r0, r9
 8012e76:	920c      	str	r2, [sp, #48]	@ 0x30
 8012e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e7a:	f000 fa05 	bl	8013288 <_Bfree>
 8012e7e:	9b07      	ldr	r3, [sp, #28]
 8012e80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012e82:	9e00      	ldr	r6, [sp, #0]
 8012e84:	ea42 0103 	orr.w	r1, r2, r3
 8012e88:	9b06      	ldr	r3, [sp, #24]
 8012e8a:	4319      	orrs	r1, r3
 8012e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e8e:	d10d      	bne.n	8012eac <_dtoa_r+0xa44>
 8012e90:	2b39      	cmp	r3, #57	@ 0x39
 8012e92:	d027      	beq.n	8012ee4 <_dtoa_r+0xa7c>
 8012e94:	9a04      	ldr	r2, [sp, #16]
 8012e96:	2a00      	cmp	r2, #0
 8012e98:	dd01      	ble.n	8012e9e <_dtoa_r+0xa36>
 8012e9a:	9b03      	ldr	r3, [sp, #12]
 8012e9c:	3331      	adds	r3, #49	@ 0x31
 8012e9e:	f88b 3000 	strb.w	r3, [fp]
 8012ea2:	e52e      	b.n	8012902 <_dtoa_r+0x49a>
 8012ea4:	4628      	mov	r0, r5
 8012ea6:	e7b9      	b.n	8012e1c <_dtoa_r+0x9b4>
 8012ea8:	2201      	movs	r2, #1
 8012eaa:	e7e2      	b.n	8012e72 <_dtoa_r+0xa0a>
 8012eac:	9904      	ldr	r1, [sp, #16]
 8012eae:	2900      	cmp	r1, #0
 8012eb0:	db04      	blt.n	8012ebc <_dtoa_r+0xa54>
 8012eb2:	9807      	ldr	r0, [sp, #28]
 8012eb4:	4301      	orrs	r1, r0
 8012eb6:	9806      	ldr	r0, [sp, #24]
 8012eb8:	4301      	orrs	r1, r0
 8012eba:	d120      	bne.n	8012efe <_dtoa_r+0xa96>
 8012ebc:	2a00      	cmp	r2, #0
 8012ebe:	ddee      	ble.n	8012e9e <_dtoa_r+0xa36>
 8012ec0:	9902      	ldr	r1, [sp, #8]
 8012ec2:	9300      	str	r3, [sp, #0]
 8012ec4:	2201      	movs	r2, #1
 8012ec6:	4648      	mov	r0, r9
 8012ec8:	f000 fbee 	bl	80136a8 <__lshift>
 8012ecc:	4621      	mov	r1, r4
 8012ece:	9002      	str	r0, [sp, #8]
 8012ed0:	f000 fc56 	bl	8013780 <__mcmp>
 8012ed4:	2800      	cmp	r0, #0
 8012ed6:	9b00      	ldr	r3, [sp, #0]
 8012ed8:	dc02      	bgt.n	8012ee0 <_dtoa_r+0xa78>
 8012eda:	d1e0      	bne.n	8012e9e <_dtoa_r+0xa36>
 8012edc:	07da      	lsls	r2, r3, #31
 8012ede:	d5de      	bpl.n	8012e9e <_dtoa_r+0xa36>
 8012ee0:	2b39      	cmp	r3, #57	@ 0x39
 8012ee2:	d1da      	bne.n	8012e9a <_dtoa_r+0xa32>
 8012ee4:	2339      	movs	r3, #57	@ 0x39
 8012ee6:	f88b 3000 	strb.w	r3, [fp]
 8012eea:	4633      	mov	r3, r6
 8012eec:	461e      	mov	r6, r3
 8012eee:	3b01      	subs	r3, #1
 8012ef0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012ef4:	2a39      	cmp	r2, #57	@ 0x39
 8012ef6:	d04e      	beq.n	8012f96 <_dtoa_r+0xb2e>
 8012ef8:	3201      	adds	r2, #1
 8012efa:	701a      	strb	r2, [r3, #0]
 8012efc:	e501      	b.n	8012902 <_dtoa_r+0x49a>
 8012efe:	2a00      	cmp	r2, #0
 8012f00:	dd03      	ble.n	8012f0a <_dtoa_r+0xaa2>
 8012f02:	2b39      	cmp	r3, #57	@ 0x39
 8012f04:	d0ee      	beq.n	8012ee4 <_dtoa_r+0xa7c>
 8012f06:	3301      	adds	r3, #1
 8012f08:	e7c9      	b.n	8012e9e <_dtoa_r+0xa36>
 8012f0a:	9a00      	ldr	r2, [sp, #0]
 8012f0c:	9908      	ldr	r1, [sp, #32]
 8012f0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012f12:	428a      	cmp	r2, r1
 8012f14:	d028      	beq.n	8012f68 <_dtoa_r+0xb00>
 8012f16:	9902      	ldr	r1, [sp, #8]
 8012f18:	2300      	movs	r3, #0
 8012f1a:	220a      	movs	r2, #10
 8012f1c:	4648      	mov	r0, r9
 8012f1e:	f000 f9d5 	bl	80132cc <__multadd>
 8012f22:	42af      	cmp	r7, r5
 8012f24:	9002      	str	r0, [sp, #8]
 8012f26:	f04f 0300 	mov.w	r3, #0
 8012f2a:	f04f 020a 	mov.w	r2, #10
 8012f2e:	4639      	mov	r1, r7
 8012f30:	4648      	mov	r0, r9
 8012f32:	d107      	bne.n	8012f44 <_dtoa_r+0xadc>
 8012f34:	f000 f9ca 	bl	80132cc <__multadd>
 8012f38:	4607      	mov	r7, r0
 8012f3a:	4605      	mov	r5, r0
 8012f3c:	9b00      	ldr	r3, [sp, #0]
 8012f3e:	3301      	adds	r3, #1
 8012f40:	9300      	str	r3, [sp, #0]
 8012f42:	e777      	b.n	8012e34 <_dtoa_r+0x9cc>
 8012f44:	f000 f9c2 	bl	80132cc <__multadd>
 8012f48:	4629      	mov	r1, r5
 8012f4a:	4607      	mov	r7, r0
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	220a      	movs	r2, #10
 8012f50:	4648      	mov	r0, r9
 8012f52:	f000 f9bb 	bl	80132cc <__multadd>
 8012f56:	4605      	mov	r5, r0
 8012f58:	e7f0      	b.n	8012f3c <_dtoa_r+0xad4>
 8012f5a:	f1bb 0f00 	cmp.w	fp, #0
 8012f5e:	bfcc      	ite	gt
 8012f60:	465e      	movgt	r6, fp
 8012f62:	2601      	movle	r6, #1
 8012f64:	4456      	add	r6, sl
 8012f66:	2700      	movs	r7, #0
 8012f68:	9902      	ldr	r1, [sp, #8]
 8012f6a:	9300      	str	r3, [sp, #0]
 8012f6c:	2201      	movs	r2, #1
 8012f6e:	4648      	mov	r0, r9
 8012f70:	f000 fb9a 	bl	80136a8 <__lshift>
 8012f74:	4621      	mov	r1, r4
 8012f76:	9002      	str	r0, [sp, #8]
 8012f78:	f000 fc02 	bl	8013780 <__mcmp>
 8012f7c:	2800      	cmp	r0, #0
 8012f7e:	dcb4      	bgt.n	8012eea <_dtoa_r+0xa82>
 8012f80:	d102      	bne.n	8012f88 <_dtoa_r+0xb20>
 8012f82:	9b00      	ldr	r3, [sp, #0]
 8012f84:	07db      	lsls	r3, r3, #31
 8012f86:	d4b0      	bmi.n	8012eea <_dtoa_r+0xa82>
 8012f88:	4633      	mov	r3, r6
 8012f8a:	461e      	mov	r6, r3
 8012f8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012f90:	2a30      	cmp	r2, #48	@ 0x30
 8012f92:	d0fa      	beq.n	8012f8a <_dtoa_r+0xb22>
 8012f94:	e4b5      	b.n	8012902 <_dtoa_r+0x49a>
 8012f96:	459a      	cmp	sl, r3
 8012f98:	d1a8      	bne.n	8012eec <_dtoa_r+0xa84>
 8012f9a:	2331      	movs	r3, #49	@ 0x31
 8012f9c:	f108 0801 	add.w	r8, r8, #1
 8012fa0:	f88a 3000 	strb.w	r3, [sl]
 8012fa4:	e4ad      	b.n	8012902 <_dtoa_r+0x49a>
 8012fa6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fa8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013004 <_dtoa_r+0xb9c>
 8012fac:	b11b      	cbz	r3, 8012fb6 <_dtoa_r+0xb4e>
 8012fae:	f10a 0308 	add.w	r3, sl, #8
 8012fb2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012fb4:	6013      	str	r3, [r2, #0]
 8012fb6:	4650      	mov	r0, sl
 8012fb8:	b017      	add	sp, #92	@ 0x5c
 8012fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fbe:	9b07      	ldr	r3, [sp, #28]
 8012fc0:	2b01      	cmp	r3, #1
 8012fc2:	f77f ae2e 	ble.w	8012c22 <_dtoa_r+0x7ba>
 8012fc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012fc8:	9308      	str	r3, [sp, #32]
 8012fca:	2001      	movs	r0, #1
 8012fcc:	e64d      	b.n	8012c6a <_dtoa_r+0x802>
 8012fce:	f1bb 0f00 	cmp.w	fp, #0
 8012fd2:	f77f aed9 	ble.w	8012d88 <_dtoa_r+0x920>
 8012fd6:	4656      	mov	r6, sl
 8012fd8:	9802      	ldr	r0, [sp, #8]
 8012fda:	4621      	mov	r1, r4
 8012fdc:	f7ff f9bc 	bl	8012358 <quorem>
 8012fe0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012fe4:	f806 3b01 	strb.w	r3, [r6], #1
 8012fe8:	eba6 020a 	sub.w	r2, r6, sl
 8012fec:	4593      	cmp	fp, r2
 8012fee:	ddb4      	ble.n	8012f5a <_dtoa_r+0xaf2>
 8012ff0:	9902      	ldr	r1, [sp, #8]
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	220a      	movs	r2, #10
 8012ff6:	4648      	mov	r0, r9
 8012ff8:	f000 f968 	bl	80132cc <__multadd>
 8012ffc:	9002      	str	r0, [sp, #8]
 8012ffe:	e7eb      	b.n	8012fd8 <_dtoa_r+0xb70>
 8013000:	08016399 	.word	0x08016399
 8013004:	0801631d 	.word	0x0801631d

08013008 <_free_r>:
 8013008:	b538      	push	{r3, r4, r5, lr}
 801300a:	4605      	mov	r5, r0
 801300c:	2900      	cmp	r1, #0
 801300e:	d041      	beq.n	8013094 <_free_r+0x8c>
 8013010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013014:	1f0c      	subs	r4, r1, #4
 8013016:	2b00      	cmp	r3, #0
 8013018:	bfb8      	it	lt
 801301a:	18e4      	addlt	r4, r4, r3
 801301c:	f000 f8e8 	bl	80131f0 <__malloc_lock>
 8013020:	4a1d      	ldr	r2, [pc, #116]	@ (8013098 <_free_r+0x90>)
 8013022:	6813      	ldr	r3, [r2, #0]
 8013024:	b933      	cbnz	r3, 8013034 <_free_r+0x2c>
 8013026:	6063      	str	r3, [r4, #4]
 8013028:	6014      	str	r4, [r2, #0]
 801302a:	4628      	mov	r0, r5
 801302c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013030:	f000 b8e4 	b.w	80131fc <__malloc_unlock>
 8013034:	42a3      	cmp	r3, r4
 8013036:	d908      	bls.n	801304a <_free_r+0x42>
 8013038:	6820      	ldr	r0, [r4, #0]
 801303a:	1821      	adds	r1, r4, r0
 801303c:	428b      	cmp	r3, r1
 801303e:	bf01      	itttt	eq
 8013040:	6819      	ldreq	r1, [r3, #0]
 8013042:	685b      	ldreq	r3, [r3, #4]
 8013044:	1809      	addeq	r1, r1, r0
 8013046:	6021      	streq	r1, [r4, #0]
 8013048:	e7ed      	b.n	8013026 <_free_r+0x1e>
 801304a:	461a      	mov	r2, r3
 801304c:	685b      	ldr	r3, [r3, #4]
 801304e:	b10b      	cbz	r3, 8013054 <_free_r+0x4c>
 8013050:	42a3      	cmp	r3, r4
 8013052:	d9fa      	bls.n	801304a <_free_r+0x42>
 8013054:	6811      	ldr	r1, [r2, #0]
 8013056:	1850      	adds	r0, r2, r1
 8013058:	42a0      	cmp	r0, r4
 801305a:	d10b      	bne.n	8013074 <_free_r+0x6c>
 801305c:	6820      	ldr	r0, [r4, #0]
 801305e:	4401      	add	r1, r0
 8013060:	1850      	adds	r0, r2, r1
 8013062:	4283      	cmp	r3, r0
 8013064:	6011      	str	r1, [r2, #0]
 8013066:	d1e0      	bne.n	801302a <_free_r+0x22>
 8013068:	6818      	ldr	r0, [r3, #0]
 801306a:	685b      	ldr	r3, [r3, #4]
 801306c:	6053      	str	r3, [r2, #4]
 801306e:	4408      	add	r0, r1
 8013070:	6010      	str	r0, [r2, #0]
 8013072:	e7da      	b.n	801302a <_free_r+0x22>
 8013074:	d902      	bls.n	801307c <_free_r+0x74>
 8013076:	230c      	movs	r3, #12
 8013078:	602b      	str	r3, [r5, #0]
 801307a:	e7d6      	b.n	801302a <_free_r+0x22>
 801307c:	6820      	ldr	r0, [r4, #0]
 801307e:	1821      	adds	r1, r4, r0
 8013080:	428b      	cmp	r3, r1
 8013082:	bf04      	itt	eq
 8013084:	6819      	ldreq	r1, [r3, #0]
 8013086:	685b      	ldreq	r3, [r3, #4]
 8013088:	6063      	str	r3, [r4, #4]
 801308a:	bf04      	itt	eq
 801308c:	1809      	addeq	r1, r1, r0
 801308e:	6021      	streq	r1, [r4, #0]
 8013090:	6054      	str	r4, [r2, #4]
 8013092:	e7ca      	b.n	801302a <_free_r+0x22>
 8013094:	bd38      	pop	{r3, r4, r5, pc}
 8013096:	bf00      	nop
 8013098:	20005ecc 	.word	0x20005ecc

0801309c <malloc>:
 801309c:	4b02      	ldr	r3, [pc, #8]	@ (80130a8 <malloc+0xc>)
 801309e:	4601      	mov	r1, r0
 80130a0:	6818      	ldr	r0, [r3, #0]
 80130a2:	f000 b825 	b.w	80130f0 <_malloc_r>
 80130a6:	bf00      	nop
 80130a8:	20000080 	.word	0x20000080

080130ac <sbrk_aligned>:
 80130ac:	b570      	push	{r4, r5, r6, lr}
 80130ae:	4e0f      	ldr	r6, [pc, #60]	@ (80130ec <sbrk_aligned+0x40>)
 80130b0:	460c      	mov	r4, r1
 80130b2:	6831      	ldr	r1, [r6, #0]
 80130b4:	4605      	mov	r5, r0
 80130b6:	b911      	cbnz	r1, 80130be <sbrk_aligned+0x12>
 80130b8:	f001 ffca 	bl	8015050 <_sbrk_r>
 80130bc:	6030      	str	r0, [r6, #0]
 80130be:	4621      	mov	r1, r4
 80130c0:	4628      	mov	r0, r5
 80130c2:	f001 ffc5 	bl	8015050 <_sbrk_r>
 80130c6:	1c43      	adds	r3, r0, #1
 80130c8:	d103      	bne.n	80130d2 <sbrk_aligned+0x26>
 80130ca:	f04f 34ff 	mov.w	r4, #4294967295
 80130ce:	4620      	mov	r0, r4
 80130d0:	bd70      	pop	{r4, r5, r6, pc}
 80130d2:	1cc4      	adds	r4, r0, #3
 80130d4:	f024 0403 	bic.w	r4, r4, #3
 80130d8:	42a0      	cmp	r0, r4
 80130da:	d0f8      	beq.n	80130ce <sbrk_aligned+0x22>
 80130dc:	1a21      	subs	r1, r4, r0
 80130de:	4628      	mov	r0, r5
 80130e0:	f001 ffb6 	bl	8015050 <_sbrk_r>
 80130e4:	3001      	adds	r0, #1
 80130e6:	d1f2      	bne.n	80130ce <sbrk_aligned+0x22>
 80130e8:	e7ef      	b.n	80130ca <sbrk_aligned+0x1e>
 80130ea:	bf00      	nop
 80130ec:	20005ec8 	.word	0x20005ec8

080130f0 <_malloc_r>:
 80130f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130f4:	1ccd      	adds	r5, r1, #3
 80130f6:	f025 0503 	bic.w	r5, r5, #3
 80130fa:	3508      	adds	r5, #8
 80130fc:	2d0c      	cmp	r5, #12
 80130fe:	bf38      	it	cc
 8013100:	250c      	movcc	r5, #12
 8013102:	2d00      	cmp	r5, #0
 8013104:	4606      	mov	r6, r0
 8013106:	db01      	blt.n	801310c <_malloc_r+0x1c>
 8013108:	42a9      	cmp	r1, r5
 801310a:	d904      	bls.n	8013116 <_malloc_r+0x26>
 801310c:	230c      	movs	r3, #12
 801310e:	6033      	str	r3, [r6, #0]
 8013110:	2000      	movs	r0, #0
 8013112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013116:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80131ec <_malloc_r+0xfc>
 801311a:	f000 f869 	bl	80131f0 <__malloc_lock>
 801311e:	f8d8 3000 	ldr.w	r3, [r8]
 8013122:	461c      	mov	r4, r3
 8013124:	bb44      	cbnz	r4, 8013178 <_malloc_r+0x88>
 8013126:	4629      	mov	r1, r5
 8013128:	4630      	mov	r0, r6
 801312a:	f7ff ffbf 	bl	80130ac <sbrk_aligned>
 801312e:	1c43      	adds	r3, r0, #1
 8013130:	4604      	mov	r4, r0
 8013132:	d158      	bne.n	80131e6 <_malloc_r+0xf6>
 8013134:	f8d8 4000 	ldr.w	r4, [r8]
 8013138:	4627      	mov	r7, r4
 801313a:	2f00      	cmp	r7, #0
 801313c:	d143      	bne.n	80131c6 <_malloc_r+0xd6>
 801313e:	2c00      	cmp	r4, #0
 8013140:	d04b      	beq.n	80131da <_malloc_r+0xea>
 8013142:	6823      	ldr	r3, [r4, #0]
 8013144:	4639      	mov	r1, r7
 8013146:	4630      	mov	r0, r6
 8013148:	eb04 0903 	add.w	r9, r4, r3
 801314c:	f001 ff80 	bl	8015050 <_sbrk_r>
 8013150:	4581      	cmp	r9, r0
 8013152:	d142      	bne.n	80131da <_malloc_r+0xea>
 8013154:	6821      	ldr	r1, [r4, #0]
 8013156:	1a6d      	subs	r5, r5, r1
 8013158:	4629      	mov	r1, r5
 801315a:	4630      	mov	r0, r6
 801315c:	f7ff ffa6 	bl	80130ac <sbrk_aligned>
 8013160:	3001      	adds	r0, #1
 8013162:	d03a      	beq.n	80131da <_malloc_r+0xea>
 8013164:	6823      	ldr	r3, [r4, #0]
 8013166:	442b      	add	r3, r5
 8013168:	6023      	str	r3, [r4, #0]
 801316a:	f8d8 3000 	ldr.w	r3, [r8]
 801316e:	685a      	ldr	r2, [r3, #4]
 8013170:	bb62      	cbnz	r2, 80131cc <_malloc_r+0xdc>
 8013172:	f8c8 7000 	str.w	r7, [r8]
 8013176:	e00f      	b.n	8013198 <_malloc_r+0xa8>
 8013178:	6822      	ldr	r2, [r4, #0]
 801317a:	1b52      	subs	r2, r2, r5
 801317c:	d420      	bmi.n	80131c0 <_malloc_r+0xd0>
 801317e:	2a0b      	cmp	r2, #11
 8013180:	d917      	bls.n	80131b2 <_malloc_r+0xc2>
 8013182:	1961      	adds	r1, r4, r5
 8013184:	42a3      	cmp	r3, r4
 8013186:	6025      	str	r5, [r4, #0]
 8013188:	bf18      	it	ne
 801318a:	6059      	strne	r1, [r3, #4]
 801318c:	6863      	ldr	r3, [r4, #4]
 801318e:	bf08      	it	eq
 8013190:	f8c8 1000 	streq.w	r1, [r8]
 8013194:	5162      	str	r2, [r4, r5]
 8013196:	604b      	str	r3, [r1, #4]
 8013198:	4630      	mov	r0, r6
 801319a:	f000 f82f 	bl	80131fc <__malloc_unlock>
 801319e:	f104 000b 	add.w	r0, r4, #11
 80131a2:	1d23      	adds	r3, r4, #4
 80131a4:	f020 0007 	bic.w	r0, r0, #7
 80131a8:	1ac2      	subs	r2, r0, r3
 80131aa:	bf1c      	itt	ne
 80131ac:	1a1b      	subne	r3, r3, r0
 80131ae:	50a3      	strne	r3, [r4, r2]
 80131b0:	e7af      	b.n	8013112 <_malloc_r+0x22>
 80131b2:	6862      	ldr	r2, [r4, #4]
 80131b4:	42a3      	cmp	r3, r4
 80131b6:	bf0c      	ite	eq
 80131b8:	f8c8 2000 	streq.w	r2, [r8]
 80131bc:	605a      	strne	r2, [r3, #4]
 80131be:	e7eb      	b.n	8013198 <_malloc_r+0xa8>
 80131c0:	4623      	mov	r3, r4
 80131c2:	6864      	ldr	r4, [r4, #4]
 80131c4:	e7ae      	b.n	8013124 <_malloc_r+0x34>
 80131c6:	463c      	mov	r4, r7
 80131c8:	687f      	ldr	r7, [r7, #4]
 80131ca:	e7b6      	b.n	801313a <_malloc_r+0x4a>
 80131cc:	461a      	mov	r2, r3
 80131ce:	685b      	ldr	r3, [r3, #4]
 80131d0:	42a3      	cmp	r3, r4
 80131d2:	d1fb      	bne.n	80131cc <_malloc_r+0xdc>
 80131d4:	2300      	movs	r3, #0
 80131d6:	6053      	str	r3, [r2, #4]
 80131d8:	e7de      	b.n	8013198 <_malloc_r+0xa8>
 80131da:	230c      	movs	r3, #12
 80131dc:	6033      	str	r3, [r6, #0]
 80131de:	4630      	mov	r0, r6
 80131e0:	f000 f80c 	bl	80131fc <__malloc_unlock>
 80131e4:	e794      	b.n	8013110 <_malloc_r+0x20>
 80131e6:	6005      	str	r5, [r0, #0]
 80131e8:	e7d6      	b.n	8013198 <_malloc_r+0xa8>
 80131ea:	bf00      	nop
 80131ec:	20005ecc 	.word	0x20005ecc

080131f0 <__malloc_lock>:
 80131f0:	4801      	ldr	r0, [pc, #4]	@ (80131f8 <__malloc_lock+0x8>)
 80131f2:	f7ff b89a 	b.w	801232a <__retarget_lock_acquire_recursive>
 80131f6:	bf00      	nop
 80131f8:	20005ec4 	.word	0x20005ec4

080131fc <__malloc_unlock>:
 80131fc:	4801      	ldr	r0, [pc, #4]	@ (8013204 <__malloc_unlock+0x8>)
 80131fe:	f7ff b895 	b.w	801232c <__retarget_lock_release_recursive>
 8013202:	bf00      	nop
 8013204:	20005ec4 	.word	0x20005ec4

08013208 <_Balloc>:
 8013208:	b570      	push	{r4, r5, r6, lr}
 801320a:	69c6      	ldr	r6, [r0, #28]
 801320c:	4604      	mov	r4, r0
 801320e:	460d      	mov	r5, r1
 8013210:	b976      	cbnz	r6, 8013230 <_Balloc+0x28>
 8013212:	2010      	movs	r0, #16
 8013214:	f7ff ff42 	bl	801309c <malloc>
 8013218:	4602      	mov	r2, r0
 801321a:	61e0      	str	r0, [r4, #28]
 801321c:	b920      	cbnz	r0, 8013228 <_Balloc+0x20>
 801321e:	4b18      	ldr	r3, [pc, #96]	@ (8013280 <_Balloc+0x78>)
 8013220:	4818      	ldr	r0, [pc, #96]	@ (8013284 <_Balloc+0x7c>)
 8013222:	216b      	movs	r1, #107	@ 0x6b
 8013224:	f001 ff2c 	bl	8015080 <__assert_func>
 8013228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801322c:	6006      	str	r6, [r0, #0]
 801322e:	60c6      	str	r6, [r0, #12]
 8013230:	69e6      	ldr	r6, [r4, #28]
 8013232:	68f3      	ldr	r3, [r6, #12]
 8013234:	b183      	cbz	r3, 8013258 <_Balloc+0x50>
 8013236:	69e3      	ldr	r3, [r4, #28]
 8013238:	68db      	ldr	r3, [r3, #12]
 801323a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801323e:	b9b8      	cbnz	r0, 8013270 <_Balloc+0x68>
 8013240:	2101      	movs	r1, #1
 8013242:	fa01 f605 	lsl.w	r6, r1, r5
 8013246:	1d72      	adds	r2, r6, #5
 8013248:	0092      	lsls	r2, r2, #2
 801324a:	4620      	mov	r0, r4
 801324c:	f001 ff36 	bl	80150bc <_calloc_r>
 8013250:	b160      	cbz	r0, 801326c <_Balloc+0x64>
 8013252:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013256:	e00e      	b.n	8013276 <_Balloc+0x6e>
 8013258:	2221      	movs	r2, #33	@ 0x21
 801325a:	2104      	movs	r1, #4
 801325c:	4620      	mov	r0, r4
 801325e:	f001 ff2d 	bl	80150bc <_calloc_r>
 8013262:	69e3      	ldr	r3, [r4, #28]
 8013264:	60f0      	str	r0, [r6, #12]
 8013266:	68db      	ldr	r3, [r3, #12]
 8013268:	2b00      	cmp	r3, #0
 801326a:	d1e4      	bne.n	8013236 <_Balloc+0x2e>
 801326c:	2000      	movs	r0, #0
 801326e:	bd70      	pop	{r4, r5, r6, pc}
 8013270:	6802      	ldr	r2, [r0, #0]
 8013272:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013276:	2300      	movs	r3, #0
 8013278:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801327c:	e7f7      	b.n	801326e <_Balloc+0x66>
 801327e:	bf00      	nop
 8013280:	0801632a 	.word	0x0801632a
 8013284:	080163aa 	.word	0x080163aa

08013288 <_Bfree>:
 8013288:	b570      	push	{r4, r5, r6, lr}
 801328a:	69c6      	ldr	r6, [r0, #28]
 801328c:	4605      	mov	r5, r0
 801328e:	460c      	mov	r4, r1
 8013290:	b976      	cbnz	r6, 80132b0 <_Bfree+0x28>
 8013292:	2010      	movs	r0, #16
 8013294:	f7ff ff02 	bl	801309c <malloc>
 8013298:	4602      	mov	r2, r0
 801329a:	61e8      	str	r0, [r5, #28]
 801329c:	b920      	cbnz	r0, 80132a8 <_Bfree+0x20>
 801329e:	4b09      	ldr	r3, [pc, #36]	@ (80132c4 <_Bfree+0x3c>)
 80132a0:	4809      	ldr	r0, [pc, #36]	@ (80132c8 <_Bfree+0x40>)
 80132a2:	218f      	movs	r1, #143	@ 0x8f
 80132a4:	f001 feec 	bl	8015080 <__assert_func>
 80132a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80132ac:	6006      	str	r6, [r0, #0]
 80132ae:	60c6      	str	r6, [r0, #12]
 80132b0:	b13c      	cbz	r4, 80132c2 <_Bfree+0x3a>
 80132b2:	69eb      	ldr	r3, [r5, #28]
 80132b4:	6862      	ldr	r2, [r4, #4]
 80132b6:	68db      	ldr	r3, [r3, #12]
 80132b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80132bc:	6021      	str	r1, [r4, #0]
 80132be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80132c2:	bd70      	pop	{r4, r5, r6, pc}
 80132c4:	0801632a 	.word	0x0801632a
 80132c8:	080163aa 	.word	0x080163aa

080132cc <__multadd>:
 80132cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132d0:	690d      	ldr	r5, [r1, #16]
 80132d2:	4607      	mov	r7, r0
 80132d4:	460c      	mov	r4, r1
 80132d6:	461e      	mov	r6, r3
 80132d8:	f101 0c14 	add.w	ip, r1, #20
 80132dc:	2000      	movs	r0, #0
 80132de:	f8dc 3000 	ldr.w	r3, [ip]
 80132e2:	b299      	uxth	r1, r3
 80132e4:	fb02 6101 	mla	r1, r2, r1, r6
 80132e8:	0c1e      	lsrs	r6, r3, #16
 80132ea:	0c0b      	lsrs	r3, r1, #16
 80132ec:	fb02 3306 	mla	r3, r2, r6, r3
 80132f0:	b289      	uxth	r1, r1
 80132f2:	3001      	adds	r0, #1
 80132f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80132f8:	4285      	cmp	r5, r0
 80132fa:	f84c 1b04 	str.w	r1, [ip], #4
 80132fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013302:	dcec      	bgt.n	80132de <__multadd+0x12>
 8013304:	b30e      	cbz	r6, 801334a <__multadd+0x7e>
 8013306:	68a3      	ldr	r3, [r4, #8]
 8013308:	42ab      	cmp	r3, r5
 801330a:	dc19      	bgt.n	8013340 <__multadd+0x74>
 801330c:	6861      	ldr	r1, [r4, #4]
 801330e:	4638      	mov	r0, r7
 8013310:	3101      	adds	r1, #1
 8013312:	f7ff ff79 	bl	8013208 <_Balloc>
 8013316:	4680      	mov	r8, r0
 8013318:	b928      	cbnz	r0, 8013326 <__multadd+0x5a>
 801331a:	4602      	mov	r2, r0
 801331c:	4b0c      	ldr	r3, [pc, #48]	@ (8013350 <__multadd+0x84>)
 801331e:	480d      	ldr	r0, [pc, #52]	@ (8013354 <__multadd+0x88>)
 8013320:	21ba      	movs	r1, #186	@ 0xba
 8013322:	f001 fead 	bl	8015080 <__assert_func>
 8013326:	6922      	ldr	r2, [r4, #16]
 8013328:	3202      	adds	r2, #2
 801332a:	f104 010c 	add.w	r1, r4, #12
 801332e:	0092      	lsls	r2, r2, #2
 8013330:	300c      	adds	r0, #12
 8013332:	f7fe fffc 	bl	801232e <memcpy>
 8013336:	4621      	mov	r1, r4
 8013338:	4638      	mov	r0, r7
 801333a:	f7ff ffa5 	bl	8013288 <_Bfree>
 801333e:	4644      	mov	r4, r8
 8013340:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013344:	3501      	adds	r5, #1
 8013346:	615e      	str	r6, [r3, #20]
 8013348:	6125      	str	r5, [r4, #16]
 801334a:	4620      	mov	r0, r4
 801334c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013350:	08016399 	.word	0x08016399
 8013354:	080163aa 	.word	0x080163aa

08013358 <__s2b>:
 8013358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801335c:	460c      	mov	r4, r1
 801335e:	4615      	mov	r5, r2
 8013360:	461f      	mov	r7, r3
 8013362:	2209      	movs	r2, #9
 8013364:	3308      	adds	r3, #8
 8013366:	4606      	mov	r6, r0
 8013368:	fb93 f3f2 	sdiv	r3, r3, r2
 801336c:	2100      	movs	r1, #0
 801336e:	2201      	movs	r2, #1
 8013370:	429a      	cmp	r2, r3
 8013372:	db09      	blt.n	8013388 <__s2b+0x30>
 8013374:	4630      	mov	r0, r6
 8013376:	f7ff ff47 	bl	8013208 <_Balloc>
 801337a:	b940      	cbnz	r0, 801338e <__s2b+0x36>
 801337c:	4602      	mov	r2, r0
 801337e:	4b19      	ldr	r3, [pc, #100]	@ (80133e4 <__s2b+0x8c>)
 8013380:	4819      	ldr	r0, [pc, #100]	@ (80133e8 <__s2b+0x90>)
 8013382:	21d3      	movs	r1, #211	@ 0xd3
 8013384:	f001 fe7c 	bl	8015080 <__assert_func>
 8013388:	0052      	lsls	r2, r2, #1
 801338a:	3101      	adds	r1, #1
 801338c:	e7f0      	b.n	8013370 <__s2b+0x18>
 801338e:	9b08      	ldr	r3, [sp, #32]
 8013390:	6143      	str	r3, [r0, #20]
 8013392:	2d09      	cmp	r5, #9
 8013394:	f04f 0301 	mov.w	r3, #1
 8013398:	6103      	str	r3, [r0, #16]
 801339a:	dd16      	ble.n	80133ca <__s2b+0x72>
 801339c:	f104 0909 	add.w	r9, r4, #9
 80133a0:	46c8      	mov	r8, r9
 80133a2:	442c      	add	r4, r5
 80133a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80133a8:	4601      	mov	r1, r0
 80133aa:	3b30      	subs	r3, #48	@ 0x30
 80133ac:	220a      	movs	r2, #10
 80133ae:	4630      	mov	r0, r6
 80133b0:	f7ff ff8c 	bl	80132cc <__multadd>
 80133b4:	45a0      	cmp	r8, r4
 80133b6:	d1f5      	bne.n	80133a4 <__s2b+0x4c>
 80133b8:	f1a5 0408 	sub.w	r4, r5, #8
 80133bc:	444c      	add	r4, r9
 80133be:	1b2d      	subs	r5, r5, r4
 80133c0:	1963      	adds	r3, r4, r5
 80133c2:	42bb      	cmp	r3, r7
 80133c4:	db04      	blt.n	80133d0 <__s2b+0x78>
 80133c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133ca:	340a      	adds	r4, #10
 80133cc:	2509      	movs	r5, #9
 80133ce:	e7f6      	b.n	80133be <__s2b+0x66>
 80133d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80133d4:	4601      	mov	r1, r0
 80133d6:	3b30      	subs	r3, #48	@ 0x30
 80133d8:	220a      	movs	r2, #10
 80133da:	4630      	mov	r0, r6
 80133dc:	f7ff ff76 	bl	80132cc <__multadd>
 80133e0:	e7ee      	b.n	80133c0 <__s2b+0x68>
 80133e2:	bf00      	nop
 80133e4:	08016399 	.word	0x08016399
 80133e8:	080163aa 	.word	0x080163aa

080133ec <__hi0bits>:
 80133ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80133f0:	4603      	mov	r3, r0
 80133f2:	bf36      	itet	cc
 80133f4:	0403      	lslcc	r3, r0, #16
 80133f6:	2000      	movcs	r0, #0
 80133f8:	2010      	movcc	r0, #16
 80133fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80133fe:	bf3c      	itt	cc
 8013400:	021b      	lslcc	r3, r3, #8
 8013402:	3008      	addcc	r0, #8
 8013404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013408:	bf3c      	itt	cc
 801340a:	011b      	lslcc	r3, r3, #4
 801340c:	3004      	addcc	r0, #4
 801340e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013412:	bf3c      	itt	cc
 8013414:	009b      	lslcc	r3, r3, #2
 8013416:	3002      	addcc	r0, #2
 8013418:	2b00      	cmp	r3, #0
 801341a:	db05      	blt.n	8013428 <__hi0bits+0x3c>
 801341c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013420:	f100 0001 	add.w	r0, r0, #1
 8013424:	bf08      	it	eq
 8013426:	2020      	moveq	r0, #32
 8013428:	4770      	bx	lr

0801342a <__lo0bits>:
 801342a:	6803      	ldr	r3, [r0, #0]
 801342c:	4602      	mov	r2, r0
 801342e:	f013 0007 	ands.w	r0, r3, #7
 8013432:	d00b      	beq.n	801344c <__lo0bits+0x22>
 8013434:	07d9      	lsls	r1, r3, #31
 8013436:	d421      	bmi.n	801347c <__lo0bits+0x52>
 8013438:	0798      	lsls	r0, r3, #30
 801343a:	bf49      	itett	mi
 801343c:	085b      	lsrmi	r3, r3, #1
 801343e:	089b      	lsrpl	r3, r3, #2
 8013440:	2001      	movmi	r0, #1
 8013442:	6013      	strmi	r3, [r2, #0]
 8013444:	bf5c      	itt	pl
 8013446:	6013      	strpl	r3, [r2, #0]
 8013448:	2002      	movpl	r0, #2
 801344a:	4770      	bx	lr
 801344c:	b299      	uxth	r1, r3
 801344e:	b909      	cbnz	r1, 8013454 <__lo0bits+0x2a>
 8013450:	0c1b      	lsrs	r3, r3, #16
 8013452:	2010      	movs	r0, #16
 8013454:	b2d9      	uxtb	r1, r3
 8013456:	b909      	cbnz	r1, 801345c <__lo0bits+0x32>
 8013458:	3008      	adds	r0, #8
 801345a:	0a1b      	lsrs	r3, r3, #8
 801345c:	0719      	lsls	r1, r3, #28
 801345e:	bf04      	itt	eq
 8013460:	091b      	lsreq	r3, r3, #4
 8013462:	3004      	addeq	r0, #4
 8013464:	0799      	lsls	r1, r3, #30
 8013466:	bf04      	itt	eq
 8013468:	089b      	lsreq	r3, r3, #2
 801346a:	3002      	addeq	r0, #2
 801346c:	07d9      	lsls	r1, r3, #31
 801346e:	d403      	bmi.n	8013478 <__lo0bits+0x4e>
 8013470:	085b      	lsrs	r3, r3, #1
 8013472:	f100 0001 	add.w	r0, r0, #1
 8013476:	d003      	beq.n	8013480 <__lo0bits+0x56>
 8013478:	6013      	str	r3, [r2, #0]
 801347a:	4770      	bx	lr
 801347c:	2000      	movs	r0, #0
 801347e:	4770      	bx	lr
 8013480:	2020      	movs	r0, #32
 8013482:	4770      	bx	lr

08013484 <__i2b>:
 8013484:	b510      	push	{r4, lr}
 8013486:	460c      	mov	r4, r1
 8013488:	2101      	movs	r1, #1
 801348a:	f7ff febd 	bl	8013208 <_Balloc>
 801348e:	4602      	mov	r2, r0
 8013490:	b928      	cbnz	r0, 801349e <__i2b+0x1a>
 8013492:	4b05      	ldr	r3, [pc, #20]	@ (80134a8 <__i2b+0x24>)
 8013494:	4805      	ldr	r0, [pc, #20]	@ (80134ac <__i2b+0x28>)
 8013496:	f240 1145 	movw	r1, #325	@ 0x145
 801349a:	f001 fdf1 	bl	8015080 <__assert_func>
 801349e:	2301      	movs	r3, #1
 80134a0:	6144      	str	r4, [r0, #20]
 80134a2:	6103      	str	r3, [r0, #16]
 80134a4:	bd10      	pop	{r4, pc}
 80134a6:	bf00      	nop
 80134a8:	08016399 	.word	0x08016399
 80134ac:	080163aa 	.word	0x080163aa

080134b0 <__multiply>:
 80134b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b4:	4617      	mov	r7, r2
 80134b6:	690a      	ldr	r2, [r1, #16]
 80134b8:	693b      	ldr	r3, [r7, #16]
 80134ba:	429a      	cmp	r2, r3
 80134bc:	bfa8      	it	ge
 80134be:	463b      	movge	r3, r7
 80134c0:	4689      	mov	r9, r1
 80134c2:	bfa4      	itt	ge
 80134c4:	460f      	movge	r7, r1
 80134c6:	4699      	movge	r9, r3
 80134c8:	693d      	ldr	r5, [r7, #16]
 80134ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80134ce:	68bb      	ldr	r3, [r7, #8]
 80134d0:	6879      	ldr	r1, [r7, #4]
 80134d2:	eb05 060a 	add.w	r6, r5, sl
 80134d6:	42b3      	cmp	r3, r6
 80134d8:	b085      	sub	sp, #20
 80134da:	bfb8      	it	lt
 80134dc:	3101      	addlt	r1, #1
 80134de:	f7ff fe93 	bl	8013208 <_Balloc>
 80134e2:	b930      	cbnz	r0, 80134f2 <__multiply+0x42>
 80134e4:	4602      	mov	r2, r0
 80134e6:	4b41      	ldr	r3, [pc, #260]	@ (80135ec <__multiply+0x13c>)
 80134e8:	4841      	ldr	r0, [pc, #260]	@ (80135f0 <__multiply+0x140>)
 80134ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80134ee:	f001 fdc7 	bl	8015080 <__assert_func>
 80134f2:	f100 0414 	add.w	r4, r0, #20
 80134f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80134fa:	4623      	mov	r3, r4
 80134fc:	2200      	movs	r2, #0
 80134fe:	4573      	cmp	r3, lr
 8013500:	d320      	bcc.n	8013544 <__multiply+0x94>
 8013502:	f107 0814 	add.w	r8, r7, #20
 8013506:	f109 0114 	add.w	r1, r9, #20
 801350a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801350e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013512:	9302      	str	r3, [sp, #8]
 8013514:	1beb      	subs	r3, r5, r7
 8013516:	3b15      	subs	r3, #21
 8013518:	f023 0303 	bic.w	r3, r3, #3
 801351c:	3304      	adds	r3, #4
 801351e:	3715      	adds	r7, #21
 8013520:	42bd      	cmp	r5, r7
 8013522:	bf38      	it	cc
 8013524:	2304      	movcc	r3, #4
 8013526:	9301      	str	r3, [sp, #4]
 8013528:	9b02      	ldr	r3, [sp, #8]
 801352a:	9103      	str	r1, [sp, #12]
 801352c:	428b      	cmp	r3, r1
 801352e:	d80c      	bhi.n	801354a <__multiply+0x9a>
 8013530:	2e00      	cmp	r6, #0
 8013532:	dd03      	ble.n	801353c <__multiply+0x8c>
 8013534:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013538:	2b00      	cmp	r3, #0
 801353a:	d055      	beq.n	80135e8 <__multiply+0x138>
 801353c:	6106      	str	r6, [r0, #16]
 801353e:	b005      	add	sp, #20
 8013540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013544:	f843 2b04 	str.w	r2, [r3], #4
 8013548:	e7d9      	b.n	80134fe <__multiply+0x4e>
 801354a:	f8b1 a000 	ldrh.w	sl, [r1]
 801354e:	f1ba 0f00 	cmp.w	sl, #0
 8013552:	d01f      	beq.n	8013594 <__multiply+0xe4>
 8013554:	46c4      	mov	ip, r8
 8013556:	46a1      	mov	r9, r4
 8013558:	2700      	movs	r7, #0
 801355a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801355e:	f8d9 3000 	ldr.w	r3, [r9]
 8013562:	fa1f fb82 	uxth.w	fp, r2
 8013566:	b29b      	uxth	r3, r3
 8013568:	fb0a 330b 	mla	r3, sl, fp, r3
 801356c:	443b      	add	r3, r7
 801356e:	f8d9 7000 	ldr.w	r7, [r9]
 8013572:	0c12      	lsrs	r2, r2, #16
 8013574:	0c3f      	lsrs	r7, r7, #16
 8013576:	fb0a 7202 	mla	r2, sl, r2, r7
 801357a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801357e:	b29b      	uxth	r3, r3
 8013580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013584:	4565      	cmp	r5, ip
 8013586:	f849 3b04 	str.w	r3, [r9], #4
 801358a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801358e:	d8e4      	bhi.n	801355a <__multiply+0xaa>
 8013590:	9b01      	ldr	r3, [sp, #4]
 8013592:	50e7      	str	r7, [r4, r3]
 8013594:	9b03      	ldr	r3, [sp, #12]
 8013596:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801359a:	3104      	adds	r1, #4
 801359c:	f1b9 0f00 	cmp.w	r9, #0
 80135a0:	d020      	beq.n	80135e4 <__multiply+0x134>
 80135a2:	6823      	ldr	r3, [r4, #0]
 80135a4:	4647      	mov	r7, r8
 80135a6:	46a4      	mov	ip, r4
 80135a8:	f04f 0a00 	mov.w	sl, #0
 80135ac:	f8b7 b000 	ldrh.w	fp, [r7]
 80135b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80135b4:	fb09 220b 	mla	r2, r9, fp, r2
 80135b8:	4452      	add	r2, sl
 80135ba:	b29b      	uxth	r3, r3
 80135bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80135c0:	f84c 3b04 	str.w	r3, [ip], #4
 80135c4:	f857 3b04 	ldr.w	r3, [r7], #4
 80135c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135cc:	f8bc 3000 	ldrh.w	r3, [ip]
 80135d0:	fb09 330a 	mla	r3, r9, sl, r3
 80135d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80135d8:	42bd      	cmp	r5, r7
 80135da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135de:	d8e5      	bhi.n	80135ac <__multiply+0xfc>
 80135e0:	9a01      	ldr	r2, [sp, #4]
 80135e2:	50a3      	str	r3, [r4, r2]
 80135e4:	3404      	adds	r4, #4
 80135e6:	e79f      	b.n	8013528 <__multiply+0x78>
 80135e8:	3e01      	subs	r6, #1
 80135ea:	e7a1      	b.n	8013530 <__multiply+0x80>
 80135ec:	08016399 	.word	0x08016399
 80135f0:	080163aa 	.word	0x080163aa

080135f4 <__pow5mult>:
 80135f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135f8:	4615      	mov	r5, r2
 80135fa:	f012 0203 	ands.w	r2, r2, #3
 80135fe:	4607      	mov	r7, r0
 8013600:	460e      	mov	r6, r1
 8013602:	d007      	beq.n	8013614 <__pow5mult+0x20>
 8013604:	4c25      	ldr	r4, [pc, #148]	@ (801369c <__pow5mult+0xa8>)
 8013606:	3a01      	subs	r2, #1
 8013608:	2300      	movs	r3, #0
 801360a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801360e:	f7ff fe5d 	bl	80132cc <__multadd>
 8013612:	4606      	mov	r6, r0
 8013614:	10ad      	asrs	r5, r5, #2
 8013616:	d03d      	beq.n	8013694 <__pow5mult+0xa0>
 8013618:	69fc      	ldr	r4, [r7, #28]
 801361a:	b97c      	cbnz	r4, 801363c <__pow5mult+0x48>
 801361c:	2010      	movs	r0, #16
 801361e:	f7ff fd3d 	bl	801309c <malloc>
 8013622:	4602      	mov	r2, r0
 8013624:	61f8      	str	r0, [r7, #28]
 8013626:	b928      	cbnz	r0, 8013634 <__pow5mult+0x40>
 8013628:	4b1d      	ldr	r3, [pc, #116]	@ (80136a0 <__pow5mult+0xac>)
 801362a:	481e      	ldr	r0, [pc, #120]	@ (80136a4 <__pow5mult+0xb0>)
 801362c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013630:	f001 fd26 	bl	8015080 <__assert_func>
 8013634:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013638:	6004      	str	r4, [r0, #0]
 801363a:	60c4      	str	r4, [r0, #12]
 801363c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013640:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013644:	b94c      	cbnz	r4, 801365a <__pow5mult+0x66>
 8013646:	f240 2171 	movw	r1, #625	@ 0x271
 801364a:	4638      	mov	r0, r7
 801364c:	f7ff ff1a 	bl	8013484 <__i2b>
 8013650:	2300      	movs	r3, #0
 8013652:	f8c8 0008 	str.w	r0, [r8, #8]
 8013656:	4604      	mov	r4, r0
 8013658:	6003      	str	r3, [r0, #0]
 801365a:	f04f 0900 	mov.w	r9, #0
 801365e:	07eb      	lsls	r3, r5, #31
 8013660:	d50a      	bpl.n	8013678 <__pow5mult+0x84>
 8013662:	4631      	mov	r1, r6
 8013664:	4622      	mov	r2, r4
 8013666:	4638      	mov	r0, r7
 8013668:	f7ff ff22 	bl	80134b0 <__multiply>
 801366c:	4631      	mov	r1, r6
 801366e:	4680      	mov	r8, r0
 8013670:	4638      	mov	r0, r7
 8013672:	f7ff fe09 	bl	8013288 <_Bfree>
 8013676:	4646      	mov	r6, r8
 8013678:	106d      	asrs	r5, r5, #1
 801367a:	d00b      	beq.n	8013694 <__pow5mult+0xa0>
 801367c:	6820      	ldr	r0, [r4, #0]
 801367e:	b938      	cbnz	r0, 8013690 <__pow5mult+0x9c>
 8013680:	4622      	mov	r2, r4
 8013682:	4621      	mov	r1, r4
 8013684:	4638      	mov	r0, r7
 8013686:	f7ff ff13 	bl	80134b0 <__multiply>
 801368a:	6020      	str	r0, [r4, #0]
 801368c:	f8c0 9000 	str.w	r9, [r0]
 8013690:	4604      	mov	r4, r0
 8013692:	e7e4      	b.n	801365e <__pow5mult+0x6a>
 8013694:	4630      	mov	r0, r6
 8013696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801369a:	bf00      	nop
 801369c:	080164bc 	.word	0x080164bc
 80136a0:	0801632a 	.word	0x0801632a
 80136a4:	080163aa 	.word	0x080163aa

080136a8 <__lshift>:
 80136a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136ac:	460c      	mov	r4, r1
 80136ae:	6849      	ldr	r1, [r1, #4]
 80136b0:	6923      	ldr	r3, [r4, #16]
 80136b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80136b6:	68a3      	ldr	r3, [r4, #8]
 80136b8:	4607      	mov	r7, r0
 80136ba:	4691      	mov	r9, r2
 80136bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80136c0:	f108 0601 	add.w	r6, r8, #1
 80136c4:	42b3      	cmp	r3, r6
 80136c6:	db0b      	blt.n	80136e0 <__lshift+0x38>
 80136c8:	4638      	mov	r0, r7
 80136ca:	f7ff fd9d 	bl	8013208 <_Balloc>
 80136ce:	4605      	mov	r5, r0
 80136d0:	b948      	cbnz	r0, 80136e6 <__lshift+0x3e>
 80136d2:	4602      	mov	r2, r0
 80136d4:	4b28      	ldr	r3, [pc, #160]	@ (8013778 <__lshift+0xd0>)
 80136d6:	4829      	ldr	r0, [pc, #164]	@ (801377c <__lshift+0xd4>)
 80136d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80136dc:	f001 fcd0 	bl	8015080 <__assert_func>
 80136e0:	3101      	adds	r1, #1
 80136e2:	005b      	lsls	r3, r3, #1
 80136e4:	e7ee      	b.n	80136c4 <__lshift+0x1c>
 80136e6:	2300      	movs	r3, #0
 80136e8:	f100 0114 	add.w	r1, r0, #20
 80136ec:	f100 0210 	add.w	r2, r0, #16
 80136f0:	4618      	mov	r0, r3
 80136f2:	4553      	cmp	r3, sl
 80136f4:	db33      	blt.n	801375e <__lshift+0xb6>
 80136f6:	6920      	ldr	r0, [r4, #16]
 80136f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80136fc:	f104 0314 	add.w	r3, r4, #20
 8013700:	f019 091f 	ands.w	r9, r9, #31
 8013704:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013708:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801370c:	d02b      	beq.n	8013766 <__lshift+0xbe>
 801370e:	f1c9 0e20 	rsb	lr, r9, #32
 8013712:	468a      	mov	sl, r1
 8013714:	2200      	movs	r2, #0
 8013716:	6818      	ldr	r0, [r3, #0]
 8013718:	fa00 f009 	lsl.w	r0, r0, r9
 801371c:	4310      	orrs	r0, r2
 801371e:	f84a 0b04 	str.w	r0, [sl], #4
 8013722:	f853 2b04 	ldr.w	r2, [r3], #4
 8013726:	459c      	cmp	ip, r3
 8013728:	fa22 f20e 	lsr.w	r2, r2, lr
 801372c:	d8f3      	bhi.n	8013716 <__lshift+0x6e>
 801372e:	ebac 0304 	sub.w	r3, ip, r4
 8013732:	3b15      	subs	r3, #21
 8013734:	f023 0303 	bic.w	r3, r3, #3
 8013738:	3304      	adds	r3, #4
 801373a:	f104 0015 	add.w	r0, r4, #21
 801373e:	4560      	cmp	r0, ip
 8013740:	bf88      	it	hi
 8013742:	2304      	movhi	r3, #4
 8013744:	50ca      	str	r2, [r1, r3]
 8013746:	b10a      	cbz	r2, 801374c <__lshift+0xa4>
 8013748:	f108 0602 	add.w	r6, r8, #2
 801374c:	3e01      	subs	r6, #1
 801374e:	4638      	mov	r0, r7
 8013750:	612e      	str	r6, [r5, #16]
 8013752:	4621      	mov	r1, r4
 8013754:	f7ff fd98 	bl	8013288 <_Bfree>
 8013758:	4628      	mov	r0, r5
 801375a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801375e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013762:	3301      	adds	r3, #1
 8013764:	e7c5      	b.n	80136f2 <__lshift+0x4a>
 8013766:	3904      	subs	r1, #4
 8013768:	f853 2b04 	ldr.w	r2, [r3], #4
 801376c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013770:	459c      	cmp	ip, r3
 8013772:	d8f9      	bhi.n	8013768 <__lshift+0xc0>
 8013774:	e7ea      	b.n	801374c <__lshift+0xa4>
 8013776:	bf00      	nop
 8013778:	08016399 	.word	0x08016399
 801377c:	080163aa 	.word	0x080163aa

08013780 <__mcmp>:
 8013780:	690a      	ldr	r2, [r1, #16]
 8013782:	4603      	mov	r3, r0
 8013784:	6900      	ldr	r0, [r0, #16]
 8013786:	1a80      	subs	r0, r0, r2
 8013788:	b530      	push	{r4, r5, lr}
 801378a:	d10e      	bne.n	80137aa <__mcmp+0x2a>
 801378c:	3314      	adds	r3, #20
 801378e:	3114      	adds	r1, #20
 8013790:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013794:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013798:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801379c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80137a0:	4295      	cmp	r5, r2
 80137a2:	d003      	beq.n	80137ac <__mcmp+0x2c>
 80137a4:	d205      	bcs.n	80137b2 <__mcmp+0x32>
 80137a6:	f04f 30ff 	mov.w	r0, #4294967295
 80137aa:	bd30      	pop	{r4, r5, pc}
 80137ac:	42a3      	cmp	r3, r4
 80137ae:	d3f3      	bcc.n	8013798 <__mcmp+0x18>
 80137b0:	e7fb      	b.n	80137aa <__mcmp+0x2a>
 80137b2:	2001      	movs	r0, #1
 80137b4:	e7f9      	b.n	80137aa <__mcmp+0x2a>
	...

080137b8 <__mdiff>:
 80137b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137bc:	4689      	mov	r9, r1
 80137be:	4606      	mov	r6, r0
 80137c0:	4611      	mov	r1, r2
 80137c2:	4648      	mov	r0, r9
 80137c4:	4614      	mov	r4, r2
 80137c6:	f7ff ffdb 	bl	8013780 <__mcmp>
 80137ca:	1e05      	subs	r5, r0, #0
 80137cc:	d112      	bne.n	80137f4 <__mdiff+0x3c>
 80137ce:	4629      	mov	r1, r5
 80137d0:	4630      	mov	r0, r6
 80137d2:	f7ff fd19 	bl	8013208 <_Balloc>
 80137d6:	4602      	mov	r2, r0
 80137d8:	b928      	cbnz	r0, 80137e6 <__mdiff+0x2e>
 80137da:	4b3f      	ldr	r3, [pc, #252]	@ (80138d8 <__mdiff+0x120>)
 80137dc:	f240 2137 	movw	r1, #567	@ 0x237
 80137e0:	483e      	ldr	r0, [pc, #248]	@ (80138dc <__mdiff+0x124>)
 80137e2:	f001 fc4d 	bl	8015080 <__assert_func>
 80137e6:	2301      	movs	r3, #1
 80137e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80137ec:	4610      	mov	r0, r2
 80137ee:	b003      	add	sp, #12
 80137f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137f4:	bfbc      	itt	lt
 80137f6:	464b      	movlt	r3, r9
 80137f8:	46a1      	movlt	r9, r4
 80137fa:	4630      	mov	r0, r6
 80137fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013800:	bfba      	itte	lt
 8013802:	461c      	movlt	r4, r3
 8013804:	2501      	movlt	r5, #1
 8013806:	2500      	movge	r5, #0
 8013808:	f7ff fcfe 	bl	8013208 <_Balloc>
 801380c:	4602      	mov	r2, r0
 801380e:	b918      	cbnz	r0, 8013818 <__mdiff+0x60>
 8013810:	4b31      	ldr	r3, [pc, #196]	@ (80138d8 <__mdiff+0x120>)
 8013812:	f240 2145 	movw	r1, #581	@ 0x245
 8013816:	e7e3      	b.n	80137e0 <__mdiff+0x28>
 8013818:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801381c:	6926      	ldr	r6, [r4, #16]
 801381e:	60c5      	str	r5, [r0, #12]
 8013820:	f109 0310 	add.w	r3, r9, #16
 8013824:	f109 0514 	add.w	r5, r9, #20
 8013828:	f104 0e14 	add.w	lr, r4, #20
 801382c:	f100 0b14 	add.w	fp, r0, #20
 8013830:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013834:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013838:	9301      	str	r3, [sp, #4]
 801383a:	46d9      	mov	r9, fp
 801383c:	f04f 0c00 	mov.w	ip, #0
 8013840:	9b01      	ldr	r3, [sp, #4]
 8013842:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013846:	f853 af04 	ldr.w	sl, [r3, #4]!
 801384a:	9301      	str	r3, [sp, #4]
 801384c:	fa1f f38a 	uxth.w	r3, sl
 8013850:	4619      	mov	r1, r3
 8013852:	b283      	uxth	r3, r0
 8013854:	1acb      	subs	r3, r1, r3
 8013856:	0c00      	lsrs	r0, r0, #16
 8013858:	4463      	add	r3, ip
 801385a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801385e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013862:	b29b      	uxth	r3, r3
 8013864:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013868:	4576      	cmp	r6, lr
 801386a:	f849 3b04 	str.w	r3, [r9], #4
 801386e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013872:	d8e5      	bhi.n	8013840 <__mdiff+0x88>
 8013874:	1b33      	subs	r3, r6, r4
 8013876:	3b15      	subs	r3, #21
 8013878:	f023 0303 	bic.w	r3, r3, #3
 801387c:	3415      	adds	r4, #21
 801387e:	3304      	adds	r3, #4
 8013880:	42a6      	cmp	r6, r4
 8013882:	bf38      	it	cc
 8013884:	2304      	movcc	r3, #4
 8013886:	441d      	add	r5, r3
 8013888:	445b      	add	r3, fp
 801388a:	461e      	mov	r6, r3
 801388c:	462c      	mov	r4, r5
 801388e:	4544      	cmp	r4, r8
 8013890:	d30e      	bcc.n	80138b0 <__mdiff+0xf8>
 8013892:	f108 0103 	add.w	r1, r8, #3
 8013896:	1b49      	subs	r1, r1, r5
 8013898:	f021 0103 	bic.w	r1, r1, #3
 801389c:	3d03      	subs	r5, #3
 801389e:	45a8      	cmp	r8, r5
 80138a0:	bf38      	it	cc
 80138a2:	2100      	movcc	r1, #0
 80138a4:	440b      	add	r3, r1
 80138a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80138aa:	b191      	cbz	r1, 80138d2 <__mdiff+0x11a>
 80138ac:	6117      	str	r7, [r2, #16]
 80138ae:	e79d      	b.n	80137ec <__mdiff+0x34>
 80138b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80138b4:	46e6      	mov	lr, ip
 80138b6:	0c08      	lsrs	r0, r1, #16
 80138b8:	fa1c fc81 	uxtah	ip, ip, r1
 80138bc:	4471      	add	r1, lr
 80138be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80138c2:	b289      	uxth	r1, r1
 80138c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80138c8:	f846 1b04 	str.w	r1, [r6], #4
 80138cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80138d0:	e7dd      	b.n	801388e <__mdiff+0xd6>
 80138d2:	3f01      	subs	r7, #1
 80138d4:	e7e7      	b.n	80138a6 <__mdiff+0xee>
 80138d6:	bf00      	nop
 80138d8:	08016399 	.word	0x08016399
 80138dc:	080163aa 	.word	0x080163aa

080138e0 <__ulp>:
 80138e0:	b082      	sub	sp, #8
 80138e2:	ed8d 0b00 	vstr	d0, [sp]
 80138e6:	9a01      	ldr	r2, [sp, #4]
 80138e8:	4b0f      	ldr	r3, [pc, #60]	@ (8013928 <__ulp+0x48>)
 80138ea:	4013      	ands	r3, r2
 80138ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	dc08      	bgt.n	8013906 <__ulp+0x26>
 80138f4:	425b      	negs	r3, r3
 80138f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80138fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80138fe:	da04      	bge.n	801390a <__ulp+0x2a>
 8013900:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013904:	4113      	asrs	r3, r2
 8013906:	2200      	movs	r2, #0
 8013908:	e008      	b.n	801391c <__ulp+0x3c>
 801390a:	f1a2 0314 	sub.w	r3, r2, #20
 801390e:	2b1e      	cmp	r3, #30
 8013910:	bfda      	itte	le
 8013912:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8013916:	40da      	lsrle	r2, r3
 8013918:	2201      	movgt	r2, #1
 801391a:	2300      	movs	r3, #0
 801391c:	4619      	mov	r1, r3
 801391e:	4610      	mov	r0, r2
 8013920:	ec41 0b10 	vmov	d0, r0, r1
 8013924:	b002      	add	sp, #8
 8013926:	4770      	bx	lr
 8013928:	7ff00000 	.word	0x7ff00000

0801392c <__b2d>:
 801392c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013930:	6906      	ldr	r6, [r0, #16]
 8013932:	f100 0814 	add.w	r8, r0, #20
 8013936:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801393a:	1f37      	subs	r7, r6, #4
 801393c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013940:	4610      	mov	r0, r2
 8013942:	f7ff fd53 	bl	80133ec <__hi0bits>
 8013946:	f1c0 0320 	rsb	r3, r0, #32
 801394a:	280a      	cmp	r0, #10
 801394c:	600b      	str	r3, [r1, #0]
 801394e:	491b      	ldr	r1, [pc, #108]	@ (80139bc <__b2d+0x90>)
 8013950:	dc15      	bgt.n	801397e <__b2d+0x52>
 8013952:	f1c0 0c0b 	rsb	ip, r0, #11
 8013956:	fa22 f30c 	lsr.w	r3, r2, ip
 801395a:	45b8      	cmp	r8, r7
 801395c:	ea43 0501 	orr.w	r5, r3, r1
 8013960:	bf34      	ite	cc
 8013962:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013966:	2300      	movcs	r3, #0
 8013968:	3015      	adds	r0, #21
 801396a:	fa02 f000 	lsl.w	r0, r2, r0
 801396e:	fa23 f30c 	lsr.w	r3, r3, ip
 8013972:	4303      	orrs	r3, r0
 8013974:	461c      	mov	r4, r3
 8013976:	ec45 4b10 	vmov	d0, r4, r5
 801397a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801397e:	45b8      	cmp	r8, r7
 8013980:	bf3a      	itte	cc
 8013982:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013986:	f1a6 0708 	subcc.w	r7, r6, #8
 801398a:	2300      	movcs	r3, #0
 801398c:	380b      	subs	r0, #11
 801398e:	d012      	beq.n	80139b6 <__b2d+0x8a>
 8013990:	f1c0 0120 	rsb	r1, r0, #32
 8013994:	fa23 f401 	lsr.w	r4, r3, r1
 8013998:	4082      	lsls	r2, r0
 801399a:	4322      	orrs	r2, r4
 801399c:	4547      	cmp	r7, r8
 801399e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80139a2:	bf8c      	ite	hi
 80139a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80139a8:	2200      	movls	r2, #0
 80139aa:	4083      	lsls	r3, r0
 80139ac:	40ca      	lsrs	r2, r1
 80139ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80139b2:	4313      	orrs	r3, r2
 80139b4:	e7de      	b.n	8013974 <__b2d+0x48>
 80139b6:	ea42 0501 	orr.w	r5, r2, r1
 80139ba:	e7db      	b.n	8013974 <__b2d+0x48>
 80139bc:	3ff00000 	.word	0x3ff00000

080139c0 <__d2b>:
 80139c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80139c4:	460f      	mov	r7, r1
 80139c6:	2101      	movs	r1, #1
 80139c8:	ec59 8b10 	vmov	r8, r9, d0
 80139cc:	4616      	mov	r6, r2
 80139ce:	f7ff fc1b 	bl	8013208 <_Balloc>
 80139d2:	4604      	mov	r4, r0
 80139d4:	b930      	cbnz	r0, 80139e4 <__d2b+0x24>
 80139d6:	4602      	mov	r2, r0
 80139d8:	4b23      	ldr	r3, [pc, #140]	@ (8013a68 <__d2b+0xa8>)
 80139da:	4824      	ldr	r0, [pc, #144]	@ (8013a6c <__d2b+0xac>)
 80139dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80139e0:	f001 fb4e 	bl	8015080 <__assert_func>
 80139e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80139e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80139ec:	b10d      	cbz	r5, 80139f2 <__d2b+0x32>
 80139ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80139f2:	9301      	str	r3, [sp, #4]
 80139f4:	f1b8 0300 	subs.w	r3, r8, #0
 80139f8:	d023      	beq.n	8013a42 <__d2b+0x82>
 80139fa:	4668      	mov	r0, sp
 80139fc:	9300      	str	r3, [sp, #0]
 80139fe:	f7ff fd14 	bl	801342a <__lo0bits>
 8013a02:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013a06:	b1d0      	cbz	r0, 8013a3e <__d2b+0x7e>
 8013a08:	f1c0 0320 	rsb	r3, r0, #32
 8013a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8013a10:	430b      	orrs	r3, r1
 8013a12:	40c2      	lsrs	r2, r0
 8013a14:	6163      	str	r3, [r4, #20]
 8013a16:	9201      	str	r2, [sp, #4]
 8013a18:	9b01      	ldr	r3, [sp, #4]
 8013a1a:	61a3      	str	r3, [r4, #24]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	bf0c      	ite	eq
 8013a20:	2201      	moveq	r2, #1
 8013a22:	2202      	movne	r2, #2
 8013a24:	6122      	str	r2, [r4, #16]
 8013a26:	b1a5      	cbz	r5, 8013a52 <__d2b+0x92>
 8013a28:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013a2c:	4405      	add	r5, r0
 8013a2e:	603d      	str	r5, [r7, #0]
 8013a30:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013a34:	6030      	str	r0, [r6, #0]
 8013a36:	4620      	mov	r0, r4
 8013a38:	b003      	add	sp, #12
 8013a3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013a3e:	6161      	str	r1, [r4, #20]
 8013a40:	e7ea      	b.n	8013a18 <__d2b+0x58>
 8013a42:	a801      	add	r0, sp, #4
 8013a44:	f7ff fcf1 	bl	801342a <__lo0bits>
 8013a48:	9b01      	ldr	r3, [sp, #4]
 8013a4a:	6163      	str	r3, [r4, #20]
 8013a4c:	3020      	adds	r0, #32
 8013a4e:	2201      	movs	r2, #1
 8013a50:	e7e8      	b.n	8013a24 <__d2b+0x64>
 8013a52:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013a56:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013a5a:	6038      	str	r0, [r7, #0]
 8013a5c:	6918      	ldr	r0, [r3, #16]
 8013a5e:	f7ff fcc5 	bl	80133ec <__hi0bits>
 8013a62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013a66:	e7e5      	b.n	8013a34 <__d2b+0x74>
 8013a68:	08016399 	.word	0x08016399
 8013a6c:	080163aa 	.word	0x080163aa

08013a70 <__ratio>:
 8013a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a74:	b085      	sub	sp, #20
 8013a76:	e9cd 1000 	strd	r1, r0, [sp]
 8013a7a:	a902      	add	r1, sp, #8
 8013a7c:	f7ff ff56 	bl	801392c <__b2d>
 8013a80:	9800      	ldr	r0, [sp, #0]
 8013a82:	a903      	add	r1, sp, #12
 8013a84:	ec55 4b10 	vmov	r4, r5, d0
 8013a88:	f7ff ff50 	bl	801392c <__b2d>
 8013a8c:	9b01      	ldr	r3, [sp, #4]
 8013a8e:	6919      	ldr	r1, [r3, #16]
 8013a90:	9b00      	ldr	r3, [sp, #0]
 8013a92:	691b      	ldr	r3, [r3, #16]
 8013a94:	1ac9      	subs	r1, r1, r3
 8013a96:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013a9a:	1a9b      	subs	r3, r3, r2
 8013a9c:	ec5b ab10 	vmov	sl, fp, d0
 8013aa0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	bfce      	itee	gt
 8013aa8:	462a      	movgt	r2, r5
 8013aaa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013aae:	465a      	movle	r2, fp
 8013ab0:	462f      	mov	r7, r5
 8013ab2:	46d9      	mov	r9, fp
 8013ab4:	bfcc      	ite	gt
 8013ab6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013aba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8013abe:	464b      	mov	r3, r9
 8013ac0:	4652      	mov	r2, sl
 8013ac2:	4620      	mov	r0, r4
 8013ac4:	4639      	mov	r1, r7
 8013ac6:	f7ec fee9 	bl	800089c <__aeabi_ddiv>
 8013aca:	ec41 0b10 	vmov	d0, r0, r1
 8013ace:	b005      	add	sp, #20
 8013ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013ad4 <__copybits>:
 8013ad4:	3901      	subs	r1, #1
 8013ad6:	b570      	push	{r4, r5, r6, lr}
 8013ad8:	1149      	asrs	r1, r1, #5
 8013ada:	6914      	ldr	r4, [r2, #16]
 8013adc:	3101      	adds	r1, #1
 8013ade:	f102 0314 	add.w	r3, r2, #20
 8013ae2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013ae6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013aea:	1f05      	subs	r5, r0, #4
 8013aec:	42a3      	cmp	r3, r4
 8013aee:	d30c      	bcc.n	8013b0a <__copybits+0x36>
 8013af0:	1aa3      	subs	r3, r4, r2
 8013af2:	3b11      	subs	r3, #17
 8013af4:	f023 0303 	bic.w	r3, r3, #3
 8013af8:	3211      	adds	r2, #17
 8013afa:	42a2      	cmp	r2, r4
 8013afc:	bf88      	it	hi
 8013afe:	2300      	movhi	r3, #0
 8013b00:	4418      	add	r0, r3
 8013b02:	2300      	movs	r3, #0
 8013b04:	4288      	cmp	r0, r1
 8013b06:	d305      	bcc.n	8013b14 <__copybits+0x40>
 8013b08:	bd70      	pop	{r4, r5, r6, pc}
 8013b0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8013b0e:	f845 6f04 	str.w	r6, [r5, #4]!
 8013b12:	e7eb      	b.n	8013aec <__copybits+0x18>
 8013b14:	f840 3b04 	str.w	r3, [r0], #4
 8013b18:	e7f4      	b.n	8013b04 <__copybits+0x30>

08013b1a <__any_on>:
 8013b1a:	f100 0214 	add.w	r2, r0, #20
 8013b1e:	6900      	ldr	r0, [r0, #16]
 8013b20:	114b      	asrs	r3, r1, #5
 8013b22:	4298      	cmp	r0, r3
 8013b24:	b510      	push	{r4, lr}
 8013b26:	db11      	blt.n	8013b4c <__any_on+0x32>
 8013b28:	dd0a      	ble.n	8013b40 <__any_on+0x26>
 8013b2a:	f011 011f 	ands.w	r1, r1, #31
 8013b2e:	d007      	beq.n	8013b40 <__any_on+0x26>
 8013b30:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013b34:	fa24 f001 	lsr.w	r0, r4, r1
 8013b38:	fa00 f101 	lsl.w	r1, r0, r1
 8013b3c:	428c      	cmp	r4, r1
 8013b3e:	d10b      	bne.n	8013b58 <__any_on+0x3e>
 8013b40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013b44:	4293      	cmp	r3, r2
 8013b46:	d803      	bhi.n	8013b50 <__any_on+0x36>
 8013b48:	2000      	movs	r0, #0
 8013b4a:	bd10      	pop	{r4, pc}
 8013b4c:	4603      	mov	r3, r0
 8013b4e:	e7f7      	b.n	8013b40 <__any_on+0x26>
 8013b50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013b54:	2900      	cmp	r1, #0
 8013b56:	d0f5      	beq.n	8013b44 <__any_on+0x2a>
 8013b58:	2001      	movs	r0, #1
 8013b5a:	e7f6      	b.n	8013b4a <__any_on+0x30>

08013b5c <sulp>:
 8013b5c:	b570      	push	{r4, r5, r6, lr}
 8013b5e:	4604      	mov	r4, r0
 8013b60:	460d      	mov	r5, r1
 8013b62:	ec45 4b10 	vmov	d0, r4, r5
 8013b66:	4616      	mov	r6, r2
 8013b68:	f7ff feba 	bl	80138e0 <__ulp>
 8013b6c:	ec51 0b10 	vmov	r0, r1, d0
 8013b70:	b17e      	cbz	r6, 8013b92 <sulp+0x36>
 8013b72:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013b76:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	dd09      	ble.n	8013b92 <sulp+0x36>
 8013b7e:	051b      	lsls	r3, r3, #20
 8013b80:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8013b84:	2400      	movs	r4, #0
 8013b86:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8013b8a:	4622      	mov	r2, r4
 8013b8c:	462b      	mov	r3, r5
 8013b8e:	f7ec fd5b 	bl	8000648 <__aeabi_dmul>
 8013b92:	ec41 0b10 	vmov	d0, r0, r1
 8013b96:	bd70      	pop	{r4, r5, r6, pc}

08013b98 <_strtod_l>:
 8013b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b9c:	b09f      	sub	sp, #124	@ 0x7c
 8013b9e:	460c      	mov	r4, r1
 8013ba0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8013ba2:	2200      	movs	r2, #0
 8013ba4:	921a      	str	r2, [sp, #104]	@ 0x68
 8013ba6:	9005      	str	r0, [sp, #20]
 8013ba8:	f04f 0a00 	mov.w	sl, #0
 8013bac:	f04f 0b00 	mov.w	fp, #0
 8013bb0:	460a      	mov	r2, r1
 8013bb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8013bb4:	7811      	ldrb	r1, [r2, #0]
 8013bb6:	292b      	cmp	r1, #43	@ 0x2b
 8013bb8:	d04a      	beq.n	8013c50 <_strtod_l+0xb8>
 8013bba:	d838      	bhi.n	8013c2e <_strtod_l+0x96>
 8013bbc:	290d      	cmp	r1, #13
 8013bbe:	d832      	bhi.n	8013c26 <_strtod_l+0x8e>
 8013bc0:	2908      	cmp	r1, #8
 8013bc2:	d832      	bhi.n	8013c2a <_strtod_l+0x92>
 8013bc4:	2900      	cmp	r1, #0
 8013bc6:	d03b      	beq.n	8013c40 <_strtod_l+0xa8>
 8013bc8:	2200      	movs	r2, #0
 8013bca:	920e      	str	r2, [sp, #56]	@ 0x38
 8013bcc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8013bce:	782a      	ldrb	r2, [r5, #0]
 8013bd0:	2a30      	cmp	r2, #48	@ 0x30
 8013bd2:	f040 80b2 	bne.w	8013d3a <_strtod_l+0x1a2>
 8013bd6:	786a      	ldrb	r2, [r5, #1]
 8013bd8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013bdc:	2a58      	cmp	r2, #88	@ 0x58
 8013bde:	d16e      	bne.n	8013cbe <_strtod_l+0x126>
 8013be0:	9302      	str	r3, [sp, #8]
 8013be2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013be4:	9301      	str	r3, [sp, #4]
 8013be6:	ab1a      	add	r3, sp, #104	@ 0x68
 8013be8:	9300      	str	r3, [sp, #0]
 8013bea:	4a8f      	ldr	r2, [pc, #572]	@ (8013e28 <_strtod_l+0x290>)
 8013bec:	9805      	ldr	r0, [sp, #20]
 8013bee:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013bf0:	a919      	add	r1, sp, #100	@ 0x64
 8013bf2:	f001 fadf 	bl	80151b4 <__gethex>
 8013bf6:	f010 060f 	ands.w	r6, r0, #15
 8013bfa:	4604      	mov	r4, r0
 8013bfc:	d005      	beq.n	8013c0a <_strtod_l+0x72>
 8013bfe:	2e06      	cmp	r6, #6
 8013c00:	d128      	bne.n	8013c54 <_strtod_l+0xbc>
 8013c02:	3501      	adds	r5, #1
 8013c04:	2300      	movs	r3, #0
 8013c06:	9519      	str	r5, [sp, #100]	@ 0x64
 8013c08:	930e      	str	r3, [sp, #56]	@ 0x38
 8013c0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	f040 858e 	bne.w	801472e <_strtod_l+0xb96>
 8013c12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013c14:	b1cb      	cbz	r3, 8013c4a <_strtod_l+0xb2>
 8013c16:	4652      	mov	r2, sl
 8013c18:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8013c1c:	ec43 2b10 	vmov	d0, r2, r3
 8013c20:	b01f      	add	sp, #124	@ 0x7c
 8013c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c26:	2920      	cmp	r1, #32
 8013c28:	d1ce      	bne.n	8013bc8 <_strtod_l+0x30>
 8013c2a:	3201      	adds	r2, #1
 8013c2c:	e7c1      	b.n	8013bb2 <_strtod_l+0x1a>
 8013c2e:	292d      	cmp	r1, #45	@ 0x2d
 8013c30:	d1ca      	bne.n	8013bc8 <_strtod_l+0x30>
 8013c32:	2101      	movs	r1, #1
 8013c34:	910e      	str	r1, [sp, #56]	@ 0x38
 8013c36:	1c51      	adds	r1, r2, #1
 8013c38:	9119      	str	r1, [sp, #100]	@ 0x64
 8013c3a:	7852      	ldrb	r2, [r2, #1]
 8013c3c:	2a00      	cmp	r2, #0
 8013c3e:	d1c5      	bne.n	8013bcc <_strtod_l+0x34>
 8013c40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013c42:	9419      	str	r4, [sp, #100]	@ 0x64
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	f040 8570 	bne.w	801472a <_strtod_l+0xb92>
 8013c4a:	4652      	mov	r2, sl
 8013c4c:	465b      	mov	r3, fp
 8013c4e:	e7e5      	b.n	8013c1c <_strtod_l+0x84>
 8013c50:	2100      	movs	r1, #0
 8013c52:	e7ef      	b.n	8013c34 <_strtod_l+0x9c>
 8013c54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013c56:	b13a      	cbz	r2, 8013c68 <_strtod_l+0xd0>
 8013c58:	2135      	movs	r1, #53	@ 0x35
 8013c5a:	a81c      	add	r0, sp, #112	@ 0x70
 8013c5c:	f7ff ff3a 	bl	8013ad4 <__copybits>
 8013c60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013c62:	9805      	ldr	r0, [sp, #20]
 8013c64:	f7ff fb10 	bl	8013288 <_Bfree>
 8013c68:	3e01      	subs	r6, #1
 8013c6a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013c6c:	2e04      	cmp	r6, #4
 8013c6e:	d806      	bhi.n	8013c7e <_strtod_l+0xe6>
 8013c70:	e8df f006 	tbb	[pc, r6]
 8013c74:	201d0314 	.word	0x201d0314
 8013c78:	14          	.byte	0x14
 8013c79:	00          	.byte	0x00
 8013c7a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8013c7e:	05e1      	lsls	r1, r4, #23
 8013c80:	bf48      	it	mi
 8013c82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8013c86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013c8a:	0d1b      	lsrs	r3, r3, #20
 8013c8c:	051b      	lsls	r3, r3, #20
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d1bb      	bne.n	8013c0a <_strtod_l+0x72>
 8013c92:	f7fe fb1f 	bl	80122d4 <__errno>
 8013c96:	2322      	movs	r3, #34	@ 0x22
 8013c98:	6003      	str	r3, [r0, #0]
 8013c9a:	e7b6      	b.n	8013c0a <_strtod_l+0x72>
 8013c9c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8013ca0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013ca4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8013ca8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013cac:	e7e7      	b.n	8013c7e <_strtod_l+0xe6>
 8013cae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8013e30 <_strtod_l+0x298>
 8013cb2:	e7e4      	b.n	8013c7e <_strtod_l+0xe6>
 8013cb4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8013cb8:	f04f 3aff 	mov.w	sl, #4294967295
 8013cbc:	e7df      	b.n	8013c7e <_strtod_l+0xe6>
 8013cbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013cc0:	1c5a      	adds	r2, r3, #1
 8013cc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8013cc4:	785b      	ldrb	r3, [r3, #1]
 8013cc6:	2b30      	cmp	r3, #48	@ 0x30
 8013cc8:	d0f9      	beq.n	8013cbe <_strtod_l+0x126>
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d09d      	beq.n	8013c0a <_strtod_l+0x72>
 8013cce:	2301      	movs	r3, #1
 8013cd0:	2700      	movs	r7, #0
 8013cd2:	9308      	str	r3, [sp, #32]
 8013cd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013cd6:	930c      	str	r3, [sp, #48]	@ 0x30
 8013cd8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8013cda:	46b9      	mov	r9, r7
 8013cdc:	220a      	movs	r2, #10
 8013cde:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8013ce0:	7805      	ldrb	r5, [r0, #0]
 8013ce2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8013ce6:	b2d9      	uxtb	r1, r3
 8013ce8:	2909      	cmp	r1, #9
 8013cea:	d928      	bls.n	8013d3e <_strtod_l+0x1a6>
 8013cec:	494f      	ldr	r1, [pc, #316]	@ (8013e2c <_strtod_l+0x294>)
 8013cee:	2201      	movs	r2, #1
 8013cf0:	f001 f97a 	bl	8014fe8 <strncmp>
 8013cf4:	2800      	cmp	r0, #0
 8013cf6:	d032      	beq.n	8013d5e <_strtod_l+0x1c6>
 8013cf8:	2000      	movs	r0, #0
 8013cfa:	462a      	mov	r2, r5
 8013cfc:	900a      	str	r0, [sp, #40]	@ 0x28
 8013cfe:	464d      	mov	r5, r9
 8013d00:	4603      	mov	r3, r0
 8013d02:	2a65      	cmp	r2, #101	@ 0x65
 8013d04:	d001      	beq.n	8013d0a <_strtod_l+0x172>
 8013d06:	2a45      	cmp	r2, #69	@ 0x45
 8013d08:	d114      	bne.n	8013d34 <_strtod_l+0x19c>
 8013d0a:	b91d      	cbnz	r5, 8013d14 <_strtod_l+0x17c>
 8013d0c:	9a08      	ldr	r2, [sp, #32]
 8013d0e:	4302      	orrs	r2, r0
 8013d10:	d096      	beq.n	8013c40 <_strtod_l+0xa8>
 8013d12:	2500      	movs	r5, #0
 8013d14:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8013d16:	1c62      	adds	r2, r4, #1
 8013d18:	9219      	str	r2, [sp, #100]	@ 0x64
 8013d1a:	7862      	ldrb	r2, [r4, #1]
 8013d1c:	2a2b      	cmp	r2, #43	@ 0x2b
 8013d1e:	d07a      	beq.n	8013e16 <_strtod_l+0x27e>
 8013d20:	2a2d      	cmp	r2, #45	@ 0x2d
 8013d22:	d07e      	beq.n	8013e22 <_strtod_l+0x28a>
 8013d24:	f04f 0c00 	mov.w	ip, #0
 8013d28:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8013d2c:	2909      	cmp	r1, #9
 8013d2e:	f240 8085 	bls.w	8013e3c <_strtod_l+0x2a4>
 8013d32:	9419      	str	r4, [sp, #100]	@ 0x64
 8013d34:	f04f 0800 	mov.w	r8, #0
 8013d38:	e0a5      	b.n	8013e86 <_strtod_l+0x2ee>
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	e7c8      	b.n	8013cd0 <_strtod_l+0x138>
 8013d3e:	f1b9 0f08 	cmp.w	r9, #8
 8013d42:	bfd8      	it	le
 8013d44:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8013d46:	f100 0001 	add.w	r0, r0, #1
 8013d4a:	bfda      	itte	le
 8013d4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8013d50:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8013d52:	fb02 3707 	mlagt	r7, r2, r7, r3
 8013d56:	f109 0901 	add.w	r9, r9, #1
 8013d5a:	9019      	str	r0, [sp, #100]	@ 0x64
 8013d5c:	e7bf      	b.n	8013cde <_strtod_l+0x146>
 8013d5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013d60:	1c5a      	adds	r2, r3, #1
 8013d62:	9219      	str	r2, [sp, #100]	@ 0x64
 8013d64:	785a      	ldrb	r2, [r3, #1]
 8013d66:	f1b9 0f00 	cmp.w	r9, #0
 8013d6a:	d03b      	beq.n	8013de4 <_strtod_l+0x24c>
 8013d6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8013d6e:	464d      	mov	r5, r9
 8013d70:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8013d74:	2b09      	cmp	r3, #9
 8013d76:	d912      	bls.n	8013d9e <_strtod_l+0x206>
 8013d78:	2301      	movs	r3, #1
 8013d7a:	e7c2      	b.n	8013d02 <_strtod_l+0x16a>
 8013d7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013d7e:	1c5a      	adds	r2, r3, #1
 8013d80:	9219      	str	r2, [sp, #100]	@ 0x64
 8013d82:	785a      	ldrb	r2, [r3, #1]
 8013d84:	3001      	adds	r0, #1
 8013d86:	2a30      	cmp	r2, #48	@ 0x30
 8013d88:	d0f8      	beq.n	8013d7c <_strtod_l+0x1e4>
 8013d8a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013d8e:	2b08      	cmp	r3, #8
 8013d90:	f200 84d2 	bhi.w	8014738 <_strtod_l+0xba0>
 8013d94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013d96:	900a      	str	r0, [sp, #40]	@ 0x28
 8013d98:	2000      	movs	r0, #0
 8013d9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8013d9c:	4605      	mov	r5, r0
 8013d9e:	3a30      	subs	r2, #48	@ 0x30
 8013da0:	f100 0301 	add.w	r3, r0, #1
 8013da4:	d018      	beq.n	8013dd8 <_strtod_l+0x240>
 8013da6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013da8:	4419      	add	r1, r3
 8013daa:	910a      	str	r1, [sp, #40]	@ 0x28
 8013dac:	462e      	mov	r6, r5
 8013dae:	f04f 0e0a 	mov.w	lr, #10
 8013db2:	1c71      	adds	r1, r6, #1
 8013db4:	eba1 0c05 	sub.w	ip, r1, r5
 8013db8:	4563      	cmp	r3, ip
 8013dba:	dc15      	bgt.n	8013de8 <_strtod_l+0x250>
 8013dbc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8013dc0:	182b      	adds	r3, r5, r0
 8013dc2:	2b08      	cmp	r3, #8
 8013dc4:	f105 0501 	add.w	r5, r5, #1
 8013dc8:	4405      	add	r5, r0
 8013dca:	dc1a      	bgt.n	8013e02 <_strtod_l+0x26a>
 8013dcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013dce:	230a      	movs	r3, #10
 8013dd0:	fb03 2301 	mla	r3, r3, r1, r2
 8013dd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013dd6:	2300      	movs	r3, #0
 8013dd8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013dda:	1c51      	adds	r1, r2, #1
 8013ddc:	9119      	str	r1, [sp, #100]	@ 0x64
 8013dde:	7852      	ldrb	r2, [r2, #1]
 8013de0:	4618      	mov	r0, r3
 8013de2:	e7c5      	b.n	8013d70 <_strtod_l+0x1d8>
 8013de4:	4648      	mov	r0, r9
 8013de6:	e7ce      	b.n	8013d86 <_strtod_l+0x1ee>
 8013de8:	2e08      	cmp	r6, #8
 8013dea:	dc05      	bgt.n	8013df8 <_strtod_l+0x260>
 8013dec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013dee:	fb0e f606 	mul.w	r6, lr, r6
 8013df2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8013df4:	460e      	mov	r6, r1
 8013df6:	e7dc      	b.n	8013db2 <_strtod_l+0x21a>
 8013df8:	2910      	cmp	r1, #16
 8013dfa:	bfd8      	it	le
 8013dfc:	fb0e f707 	mulle.w	r7, lr, r7
 8013e00:	e7f8      	b.n	8013df4 <_strtod_l+0x25c>
 8013e02:	2b0f      	cmp	r3, #15
 8013e04:	bfdc      	itt	le
 8013e06:	230a      	movle	r3, #10
 8013e08:	fb03 2707 	mlale	r7, r3, r7, r2
 8013e0c:	e7e3      	b.n	8013dd6 <_strtod_l+0x23e>
 8013e0e:	2300      	movs	r3, #0
 8013e10:	930a      	str	r3, [sp, #40]	@ 0x28
 8013e12:	2301      	movs	r3, #1
 8013e14:	e77a      	b.n	8013d0c <_strtod_l+0x174>
 8013e16:	f04f 0c00 	mov.w	ip, #0
 8013e1a:	1ca2      	adds	r2, r4, #2
 8013e1c:	9219      	str	r2, [sp, #100]	@ 0x64
 8013e1e:	78a2      	ldrb	r2, [r4, #2]
 8013e20:	e782      	b.n	8013d28 <_strtod_l+0x190>
 8013e22:	f04f 0c01 	mov.w	ip, #1
 8013e26:	e7f8      	b.n	8013e1a <_strtod_l+0x282>
 8013e28:	080165cc 	.word	0x080165cc
 8013e2c:	08016403 	.word	0x08016403
 8013e30:	7ff00000 	.word	0x7ff00000
 8013e34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013e36:	1c51      	adds	r1, r2, #1
 8013e38:	9119      	str	r1, [sp, #100]	@ 0x64
 8013e3a:	7852      	ldrb	r2, [r2, #1]
 8013e3c:	2a30      	cmp	r2, #48	@ 0x30
 8013e3e:	d0f9      	beq.n	8013e34 <_strtod_l+0x29c>
 8013e40:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013e44:	2908      	cmp	r1, #8
 8013e46:	f63f af75 	bhi.w	8013d34 <_strtod_l+0x19c>
 8013e4a:	3a30      	subs	r2, #48	@ 0x30
 8013e4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8013e4e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013e50:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013e52:	f04f 080a 	mov.w	r8, #10
 8013e56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013e58:	1c56      	adds	r6, r2, #1
 8013e5a:	9619      	str	r6, [sp, #100]	@ 0x64
 8013e5c:	7852      	ldrb	r2, [r2, #1]
 8013e5e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013e62:	f1be 0f09 	cmp.w	lr, #9
 8013e66:	d939      	bls.n	8013edc <_strtod_l+0x344>
 8013e68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013e6a:	1a76      	subs	r6, r6, r1
 8013e6c:	2e08      	cmp	r6, #8
 8013e6e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013e72:	dc03      	bgt.n	8013e7c <_strtod_l+0x2e4>
 8013e74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013e76:	4588      	cmp	r8, r1
 8013e78:	bfa8      	it	ge
 8013e7a:	4688      	movge	r8, r1
 8013e7c:	f1bc 0f00 	cmp.w	ip, #0
 8013e80:	d001      	beq.n	8013e86 <_strtod_l+0x2ee>
 8013e82:	f1c8 0800 	rsb	r8, r8, #0
 8013e86:	2d00      	cmp	r5, #0
 8013e88:	d14e      	bne.n	8013f28 <_strtod_l+0x390>
 8013e8a:	9908      	ldr	r1, [sp, #32]
 8013e8c:	4308      	orrs	r0, r1
 8013e8e:	f47f aebc 	bne.w	8013c0a <_strtod_l+0x72>
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	f47f aed4 	bne.w	8013c40 <_strtod_l+0xa8>
 8013e98:	2a69      	cmp	r2, #105	@ 0x69
 8013e9a:	d028      	beq.n	8013eee <_strtod_l+0x356>
 8013e9c:	dc25      	bgt.n	8013eea <_strtod_l+0x352>
 8013e9e:	2a49      	cmp	r2, #73	@ 0x49
 8013ea0:	d025      	beq.n	8013eee <_strtod_l+0x356>
 8013ea2:	2a4e      	cmp	r2, #78	@ 0x4e
 8013ea4:	f47f aecc 	bne.w	8013c40 <_strtod_l+0xa8>
 8013ea8:	499a      	ldr	r1, [pc, #616]	@ (8014114 <_strtod_l+0x57c>)
 8013eaa:	a819      	add	r0, sp, #100	@ 0x64
 8013eac:	f001 fba4 	bl	80155f8 <__match>
 8013eb0:	2800      	cmp	r0, #0
 8013eb2:	f43f aec5 	beq.w	8013c40 <_strtod_l+0xa8>
 8013eb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013eb8:	781b      	ldrb	r3, [r3, #0]
 8013eba:	2b28      	cmp	r3, #40	@ 0x28
 8013ebc:	d12e      	bne.n	8013f1c <_strtod_l+0x384>
 8013ebe:	4996      	ldr	r1, [pc, #600]	@ (8014118 <_strtod_l+0x580>)
 8013ec0:	aa1c      	add	r2, sp, #112	@ 0x70
 8013ec2:	a819      	add	r0, sp, #100	@ 0x64
 8013ec4:	f001 fbac 	bl	8015620 <__hexnan>
 8013ec8:	2805      	cmp	r0, #5
 8013eca:	d127      	bne.n	8013f1c <_strtod_l+0x384>
 8013ecc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013ece:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013ed2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013ed6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013eda:	e696      	b.n	8013c0a <_strtod_l+0x72>
 8013edc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013ede:	fb08 2101 	mla	r1, r8, r1, r2
 8013ee2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013ee6:	9209      	str	r2, [sp, #36]	@ 0x24
 8013ee8:	e7b5      	b.n	8013e56 <_strtod_l+0x2be>
 8013eea:	2a6e      	cmp	r2, #110	@ 0x6e
 8013eec:	e7da      	b.n	8013ea4 <_strtod_l+0x30c>
 8013eee:	498b      	ldr	r1, [pc, #556]	@ (801411c <_strtod_l+0x584>)
 8013ef0:	a819      	add	r0, sp, #100	@ 0x64
 8013ef2:	f001 fb81 	bl	80155f8 <__match>
 8013ef6:	2800      	cmp	r0, #0
 8013ef8:	f43f aea2 	beq.w	8013c40 <_strtod_l+0xa8>
 8013efc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013efe:	4988      	ldr	r1, [pc, #544]	@ (8014120 <_strtod_l+0x588>)
 8013f00:	3b01      	subs	r3, #1
 8013f02:	a819      	add	r0, sp, #100	@ 0x64
 8013f04:	9319      	str	r3, [sp, #100]	@ 0x64
 8013f06:	f001 fb77 	bl	80155f8 <__match>
 8013f0a:	b910      	cbnz	r0, 8013f12 <_strtod_l+0x37a>
 8013f0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013f0e:	3301      	adds	r3, #1
 8013f10:	9319      	str	r3, [sp, #100]	@ 0x64
 8013f12:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8014130 <_strtod_l+0x598>
 8013f16:	f04f 0a00 	mov.w	sl, #0
 8013f1a:	e676      	b.n	8013c0a <_strtod_l+0x72>
 8013f1c:	4881      	ldr	r0, [pc, #516]	@ (8014124 <_strtod_l+0x58c>)
 8013f1e:	f001 f8a7 	bl	8015070 <nan>
 8013f22:	ec5b ab10 	vmov	sl, fp, d0
 8013f26:	e670      	b.n	8013c0a <_strtod_l+0x72>
 8013f28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f2a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8013f2c:	eba8 0303 	sub.w	r3, r8, r3
 8013f30:	f1b9 0f00 	cmp.w	r9, #0
 8013f34:	bf08      	it	eq
 8013f36:	46a9      	moveq	r9, r5
 8013f38:	2d10      	cmp	r5, #16
 8013f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f3c:	462c      	mov	r4, r5
 8013f3e:	bfa8      	it	ge
 8013f40:	2410      	movge	r4, #16
 8013f42:	f7ec fb07 	bl	8000554 <__aeabi_ui2d>
 8013f46:	2d09      	cmp	r5, #9
 8013f48:	4682      	mov	sl, r0
 8013f4a:	468b      	mov	fp, r1
 8013f4c:	dc13      	bgt.n	8013f76 <_strtod_l+0x3de>
 8013f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	f43f ae5a 	beq.w	8013c0a <_strtod_l+0x72>
 8013f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f58:	dd78      	ble.n	801404c <_strtod_l+0x4b4>
 8013f5a:	2b16      	cmp	r3, #22
 8013f5c:	dc5f      	bgt.n	801401e <_strtod_l+0x486>
 8013f5e:	4972      	ldr	r1, [pc, #456]	@ (8014128 <_strtod_l+0x590>)
 8013f60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013f64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f68:	4652      	mov	r2, sl
 8013f6a:	465b      	mov	r3, fp
 8013f6c:	f7ec fb6c 	bl	8000648 <__aeabi_dmul>
 8013f70:	4682      	mov	sl, r0
 8013f72:	468b      	mov	fp, r1
 8013f74:	e649      	b.n	8013c0a <_strtod_l+0x72>
 8013f76:	4b6c      	ldr	r3, [pc, #432]	@ (8014128 <_strtod_l+0x590>)
 8013f78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013f7c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013f80:	f7ec fb62 	bl	8000648 <__aeabi_dmul>
 8013f84:	4682      	mov	sl, r0
 8013f86:	4638      	mov	r0, r7
 8013f88:	468b      	mov	fp, r1
 8013f8a:	f7ec fae3 	bl	8000554 <__aeabi_ui2d>
 8013f8e:	4602      	mov	r2, r0
 8013f90:	460b      	mov	r3, r1
 8013f92:	4650      	mov	r0, sl
 8013f94:	4659      	mov	r1, fp
 8013f96:	f7ec f9a1 	bl	80002dc <__adddf3>
 8013f9a:	2d0f      	cmp	r5, #15
 8013f9c:	4682      	mov	sl, r0
 8013f9e:	468b      	mov	fp, r1
 8013fa0:	ddd5      	ble.n	8013f4e <_strtod_l+0x3b6>
 8013fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fa4:	1b2c      	subs	r4, r5, r4
 8013fa6:	441c      	add	r4, r3
 8013fa8:	2c00      	cmp	r4, #0
 8013faa:	f340 8093 	ble.w	80140d4 <_strtod_l+0x53c>
 8013fae:	f014 030f 	ands.w	r3, r4, #15
 8013fb2:	d00a      	beq.n	8013fca <_strtod_l+0x432>
 8013fb4:	495c      	ldr	r1, [pc, #368]	@ (8014128 <_strtod_l+0x590>)
 8013fb6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013fba:	4652      	mov	r2, sl
 8013fbc:	465b      	mov	r3, fp
 8013fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fc2:	f7ec fb41 	bl	8000648 <__aeabi_dmul>
 8013fc6:	4682      	mov	sl, r0
 8013fc8:	468b      	mov	fp, r1
 8013fca:	f034 040f 	bics.w	r4, r4, #15
 8013fce:	d073      	beq.n	80140b8 <_strtod_l+0x520>
 8013fd0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013fd4:	dd49      	ble.n	801406a <_strtod_l+0x4d2>
 8013fd6:	2400      	movs	r4, #0
 8013fd8:	46a0      	mov	r8, r4
 8013fda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013fdc:	46a1      	mov	r9, r4
 8013fde:	9a05      	ldr	r2, [sp, #20]
 8013fe0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8014130 <_strtod_l+0x598>
 8013fe4:	2322      	movs	r3, #34	@ 0x22
 8013fe6:	6013      	str	r3, [r2, #0]
 8013fe8:	f04f 0a00 	mov.w	sl, #0
 8013fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	f43f ae0b 	beq.w	8013c0a <_strtod_l+0x72>
 8013ff4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013ff6:	9805      	ldr	r0, [sp, #20]
 8013ff8:	f7ff f946 	bl	8013288 <_Bfree>
 8013ffc:	9805      	ldr	r0, [sp, #20]
 8013ffe:	4649      	mov	r1, r9
 8014000:	f7ff f942 	bl	8013288 <_Bfree>
 8014004:	9805      	ldr	r0, [sp, #20]
 8014006:	4641      	mov	r1, r8
 8014008:	f7ff f93e 	bl	8013288 <_Bfree>
 801400c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801400e:	9805      	ldr	r0, [sp, #20]
 8014010:	f7ff f93a 	bl	8013288 <_Bfree>
 8014014:	9805      	ldr	r0, [sp, #20]
 8014016:	4621      	mov	r1, r4
 8014018:	f7ff f936 	bl	8013288 <_Bfree>
 801401c:	e5f5      	b.n	8013c0a <_strtod_l+0x72>
 801401e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014020:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8014024:	4293      	cmp	r3, r2
 8014026:	dbbc      	blt.n	8013fa2 <_strtod_l+0x40a>
 8014028:	4c3f      	ldr	r4, [pc, #252]	@ (8014128 <_strtod_l+0x590>)
 801402a:	f1c5 050f 	rsb	r5, r5, #15
 801402e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014032:	4652      	mov	r2, sl
 8014034:	465b      	mov	r3, fp
 8014036:	e9d1 0100 	ldrd	r0, r1, [r1]
 801403a:	f7ec fb05 	bl	8000648 <__aeabi_dmul>
 801403e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014040:	1b5d      	subs	r5, r3, r5
 8014042:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014046:	e9d4 2300 	ldrd	r2, r3, [r4]
 801404a:	e78f      	b.n	8013f6c <_strtod_l+0x3d4>
 801404c:	3316      	adds	r3, #22
 801404e:	dba8      	blt.n	8013fa2 <_strtod_l+0x40a>
 8014050:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014052:	eba3 0808 	sub.w	r8, r3, r8
 8014056:	4b34      	ldr	r3, [pc, #208]	@ (8014128 <_strtod_l+0x590>)
 8014058:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801405c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8014060:	4650      	mov	r0, sl
 8014062:	4659      	mov	r1, fp
 8014064:	f7ec fc1a 	bl	800089c <__aeabi_ddiv>
 8014068:	e782      	b.n	8013f70 <_strtod_l+0x3d8>
 801406a:	2300      	movs	r3, #0
 801406c:	4f2f      	ldr	r7, [pc, #188]	@ (801412c <_strtod_l+0x594>)
 801406e:	1124      	asrs	r4, r4, #4
 8014070:	4650      	mov	r0, sl
 8014072:	4659      	mov	r1, fp
 8014074:	461e      	mov	r6, r3
 8014076:	2c01      	cmp	r4, #1
 8014078:	dc21      	bgt.n	80140be <_strtod_l+0x526>
 801407a:	b10b      	cbz	r3, 8014080 <_strtod_l+0x4e8>
 801407c:	4682      	mov	sl, r0
 801407e:	468b      	mov	fp, r1
 8014080:	492a      	ldr	r1, [pc, #168]	@ (801412c <_strtod_l+0x594>)
 8014082:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014086:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801408a:	4652      	mov	r2, sl
 801408c:	465b      	mov	r3, fp
 801408e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014092:	f7ec fad9 	bl	8000648 <__aeabi_dmul>
 8014096:	4b26      	ldr	r3, [pc, #152]	@ (8014130 <_strtod_l+0x598>)
 8014098:	460a      	mov	r2, r1
 801409a:	400b      	ands	r3, r1
 801409c:	4925      	ldr	r1, [pc, #148]	@ (8014134 <_strtod_l+0x59c>)
 801409e:	428b      	cmp	r3, r1
 80140a0:	4682      	mov	sl, r0
 80140a2:	d898      	bhi.n	8013fd6 <_strtod_l+0x43e>
 80140a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80140a8:	428b      	cmp	r3, r1
 80140aa:	bf86      	itte	hi
 80140ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8014138 <_strtod_l+0x5a0>
 80140b0:	f04f 3aff 	movhi.w	sl, #4294967295
 80140b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80140b8:	2300      	movs	r3, #0
 80140ba:	9308      	str	r3, [sp, #32]
 80140bc:	e076      	b.n	80141ac <_strtod_l+0x614>
 80140be:	07e2      	lsls	r2, r4, #31
 80140c0:	d504      	bpl.n	80140cc <_strtod_l+0x534>
 80140c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80140c6:	f7ec fabf 	bl	8000648 <__aeabi_dmul>
 80140ca:	2301      	movs	r3, #1
 80140cc:	3601      	adds	r6, #1
 80140ce:	1064      	asrs	r4, r4, #1
 80140d0:	3708      	adds	r7, #8
 80140d2:	e7d0      	b.n	8014076 <_strtod_l+0x4de>
 80140d4:	d0f0      	beq.n	80140b8 <_strtod_l+0x520>
 80140d6:	4264      	negs	r4, r4
 80140d8:	f014 020f 	ands.w	r2, r4, #15
 80140dc:	d00a      	beq.n	80140f4 <_strtod_l+0x55c>
 80140de:	4b12      	ldr	r3, [pc, #72]	@ (8014128 <_strtod_l+0x590>)
 80140e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80140e4:	4650      	mov	r0, sl
 80140e6:	4659      	mov	r1, fp
 80140e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140ec:	f7ec fbd6 	bl	800089c <__aeabi_ddiv>
 80140f0:	4682      	mov	sl, r0
 80140f2:	468b      	mov	fp, r1
 80140f4:	1124      	asrs	r4, r4, #4
 80140f6:	d0df      	beq.n	80140b8 <_strtod_l+0x520>
 80140f8:	2c1f      	cmp	r4, #31
 80140fa:	dd1f      	ble.n	801413c <_strtod_l+0x5a4>
 80140fc:	2400      	movs	r4, #0
 80140fe:	46a0      	mov	r8, r4
 8014100:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014102:	46a1      	mov	r9, r4
 8014104:	9a05      	ldr	r2, [sp, #20]
 8014106:	2322      	movs	r3, #34	@ 0x22
 8014108:	f04f 0a00 	mov.w	sl, #0
 801410c:	f04f 0b00 	mov.w	fp, #0
 8014110:	6013      	str	r3, [r2, #0]
 8014112:	e76b      	b.n	8013fec <_strtod_l+0x454>
 8014114:	080162f1 	.word	0x080162f1
 8014118:	080165b8 	.word	0x080165b8
 801411c:	080162e9 	.word	0x080162e9
 8014120:	08016320 	.word	0x08016320
 8014124:	08016459 	.word	0x08016459
 8014128:	080164f0 	.word	0x080164f0
 801412c:	080164c8 	.word	0x080164c8
 8014130:	7ff00000 	.word	0x7ff00000
 8014134:	7ca00000 	.word	0x7ca00000
 8014138:	7fefffff 	.word	0x7fefffff
 801413c:	f014 0310 	ands.w	r3, r4, #16
 8014140:	bf18      	it	ne
 8014142:	236a      	movne	r3, #106	@ 0x6a
 8014144:	4ea9      	ldr	r6, [pc, #676]	@ (80143ec <_strtod_l+0x854>)
 8014146:	9308      	str	r3, [sp, #32]
 8014148:	4650      	mov	r0, sl
 801414a:	4659      	mov	r1, fp
 801414c:	2300      	movs	r3, #0
 801414e:	07e7      	lsls	r7, r4, #31
 8014150:	d504      	bpl.n	801415c <_strtod_l+0x5c4>
 8014152:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014156:	f7ec fa77 	bl	8000648 <__aeabi_dmul>
 801415a:	2301      	movs	r3, #1
 801415c:	1064      	asrs	r4, r4, #1
 801415e:	f106 0608 	add.w	r6, r6, #8
 8014162:	d1f4      	bne.n	801414e <_strtod_l+0x5b6>
 8014164:	b10b      	cbz	r3, 801416a <_strtod_l+0x5d2>
 8014166:	4682      	mov	sl, r0
 8014168:	468b      	mov	fp, r1
 801416a:	9b08      	ldr	r3, [sp, #32]
 801416c:	b1b3      	cbz	r3, 801419c <_strtod_l+0x604>
 801416e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014172:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8014176:	2b00      	cmp	r3, #0
 8014178:	4659      	mov	r1, fp
 801417a:	dd0f      	ble.n	801419c <_strtod_l+0x604>
 801417c:	2b1f      	cmp	r3, #31
 801417e:	dd56      	ble.n	801422e <_strtod_l+0x696>
 8014180:	2b34      	cmp	r3, #52	@ 0x34
 8014182:	bfde      	ittt	le
 8014184:	f04f 33ff 	movle.w	r3, #4294967295
 8014188:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801418c:	4093      	lslle	r3, r2
 801418e:	f04f 0a00 	mov.w	sl, #0
 8014192:	bfcc      	ite	gt
 8014194:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014198:	ea03 0b01 	andle.w	fp, r3, r1
 801419c:	2200      	movs	r2, #0
 801419e:	2300      	movs	r3, #0
 80141a0:	4650      	mov	r0, sl
 80141a2:	4659      	mov	r1, fp
 80141a4:	f7ec fcb8 	bl	8000b18 <__aeabi_dcmpeq>
 80141a8:	2800      	cmp	r0, #0
 80141aa:	d1a7      	bne.n	80140fc <_strtod_l+0x564>
 80141ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141ae:	9300      	str	r3, [sp, #0]
 80141b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80141b2:	9805      	ldr	r0, [sp, #20]
 80141b4:	462b      	mov	r3, r5
 80141b6:	464a      	mov	r2, r9
 80141b8:	f7ff f8ce 	bl	8013358 <__s2b>
 80141bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80141be:	2800      	cmp	r0, #0
 80141c0:	f43f af09 	beq.w	8013fd6 <_strtod_l+0x43e>
 80141c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80141c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141c8:	2a00      	cmp	r2, #0
 80141ca:	eba3 0308 	sub.w	r3, r3, r8
 80141ce:	bfa8      	it	ge
 80141d0:	2300      	movge	r3, #0
 80141d2:	9312      	str	r3, [sp, #72]	@ 0x48
 80141d4:	2400      	movs	r4, #0
 80141d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80141da:	9316      	str	r3, [sp, #88]	@ 0x58
 80141dc:	46a0      	mov	r8, r4
 80141de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141e0:	9805      	ldr	r0, [sp, #20]
 80141e2:	6859      	ldr	r1, [r3, #4]
 80141e4:	f7ff f810 	bl	8013208 <_Balloc>
 80141e8:	4681      	mov	r9, r0
 80141ea:	2800      	cmp	r0, #0
 80141ec:	f43f aef7 	beq.w	8013fde <_strtod_l+0x446>
 80141f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141f2:	691a      	ldr	r2, [r3, #16]
 80141f4:	3202      	adds	r2, #2
 80141f6:	f103 010c 	add.w	r1, r3, #12
 80141fa:	0092      	lsls	r2, r2, #2
 80141fc:	300c      	adds	r0, #12
 80141fe:	f7fe f896 	bl	801232e <memcpy>
 8014202:	ec4b ab10 	vmov	d0, sl, fp
 8014206:	9805      	ldr	r0, [sp, #20]
 8014208:	aa1c      	add	r2, sp, #112	@ 0x70
 801420a:	a91b      	add	r1, sp, #108	@ 0x6c
 801420c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014210:	f7ff fbd6 	bl	80139c0 <__d2b>
 8014214:	901a      	str	r0, [sp, #104]	@ 0x68
 8014216:	2800      	cmp	r0, #0
 8014218:	f43f aee1 	beq.w	8013fde <_strtod_l+0x446>
 801421c:	9805      	ldr	r0, [sp, #20]
 801421e:	2101      	movs	r1, #1
 8014220:	f7ff f930 	bl	8013484 <__i2b>
 8014224:	4680      	mov	r8, r0
 8014226:	b948      	cbnz	r0, 801423c <_strtod_l+0x6a4>
 8014228:	f04f 0800 	mov.w	r8, #0
 801422c:	e6d7      	b.n	8013fde <_strtod_l+0x446>
 801422e:	f04f 32ff 	mov.w	r2, #4294967295
 8014232:	fa02 f303 	lsl.w	r3, r2, r3
 8014236:	ea03 0a0a 	and.w	sl, r3, sl
 801423a:	e7af      	b.n	801419c <_strtod_l+0x604>
 801423c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801423e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014240:	2d00      	cmp	r5, #0
 8014242:	bfab      	itete	ge
 8014244:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8014246:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8014248:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801424a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801424c:	bfac      	ite	ge
 801424e:	18ef      	addge	r7, r5, r3
 8014250:	1b5e      	sublt	r6, r3, r5
 8014252:	9b08      	ldr	r3, [sp, #32]
 8014254:	1aed      	subs	r5, r5, r3
 8014256:	4415      	add	r5, r2
 8014258:	4b65      	ldr	r3, [pc, #404]	@ (80143f0 <_strtod_l+0x858>)
 801425a:	3d01      	subs	r5, #1
 801425c:	429d      	cmp	r5, r3
 801425e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014262:	da50      	bge.n	8014306 <_strtod_l+0x76e>
 8014264:	1b5b      	subs	r3, r3, r5
 8014266:	2b1f      	cmp	r3, #31
 8014268:	eba2 0203 	sub.w	r2, r2, r3
 801426c:	f04f 0101 	mov.w	r1, #1
 8014270:	dc3d      	bgt.n	80142ee <_strtod_l+0x756>
 8014272:	fa01 f303 	lsl.w	r3, r1, r3
 8014276:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014278:	2300      	movs	r3, #0
 801427a:	9310      	str	r3, [sp, #64]	@ 0x40
 801427c:	18bd      	adds	r5, r7, r2
 801427e:	9b08      	ldr	r3, [sp, #32]
 8014280:	42af      	cmp	r7, r5
 8014282:	4416      	add	r6, r2
 8014284:	441e      	add	r6, r3
 8014286:	463b      	mov	r3, r7
 8014288:	bfa8      	it	ge
 801428a:	462b      	movge	r3, r5
 801428c:	42b3      	cmp	r3, r6
 801428e:	bfa8      	it	ge
 8014290:	4633      	movge	r3, r6
 8014292:	2b00      	cmp	r3, #0
 8014294:	bfc2      	ittt	gt
 8014296:	1aed      	subgt	r5, r5, r3
 8014298:	1af6      	subgt	r6, r6, r3
 801429a:	1aff      	subgt	r7, r7, r3
 801429c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801429e:	2b00      	cmp	r3, #0
 80142a0:	dd16      	ble.n	80142d0 <_strtod_l+0x738>
 80142a2:	4641      	mov	r1, r8
 80142a4:	9805      	ldr	r0, [sp, #20]
 80142a6:	461a      	mov	r2, r3
 80142a8:	f7ff f9a4 	bl	80135f4 <__pow5mult>
 80142ac:	4680      	mov	r8, r0
 80142ae:	2800      	cmp	r0, #0
 80142b0:	d0ba      	beq.n	8014228 <_strtod_l+0x690>
 80142b2:	4601      	mov	r1, r0
 80142b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80142b6:	9805      	ldr	r0, [sp, #20]
 80142b8:	f7ff f8fa 	bl	80134b0 <__multiply>
 80142bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80142be:	2800      	cmp	r0, #0
 80142c0:	f43f ae8d 	beq.w	8013fde <_strtod_l+0x446>
 80142c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80142c6:	9805      	ldr	r0, [sp, #20]
 80142c8:	f7fe ffde 	bl	8013288 <_Bfree>
 80142cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80142ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80142d0:	2d00      	cmp	r5, #0
 80142d2:	dc1d      	bgt.n	8014310 <_strtod_l+0x778>
 80142d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	dd23      	ble.n	8014322 <_strtod_l+0x78a>
 80142da:	4649      	mov	r1, r9
 80142dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80142de:	9805      	ldr	r0, [sp, #20]
 80142e0:	f7ff f988 	bl	80135f4 <__pow5mult>
 80142e4:	4681      	mov	r9, r0
 80142e6:	b9e0      	cbnz	r0, 8014322 <_strtod_l+0x78a>
 80142e8:	f04f 0900 	mov.w	r9, #0
 80142ec:	e677      	b.n	8013fde <_strtod_l+0x446>
 80142ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80142f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80142f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80142fa:	35e2      	adds	r5, #226	@ 0xe2
 80142fc:	fa01 f305 	lsl.w	r3, r1, r5
 8014300:	9310      	str	r3, [sp, #64]	@ 0x40
 8014302:	9113      	str	r1, [sp, #76]	@ 0x4c
 8014304:	e7ba      	b.n	801427c <_strtod_l+0x6e4>
 8014306:	2300      	movs	r3, #0
 8014308:	9310      	str	r3, [sp, #64]	@ 0x40
 801430a:	2301      	movs	r3, #1
 801430c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801430e:	e7b5      	b.n	801427c <_strtod_l+0x6e4>
 8014310:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014312:	9805      	ldr	r0, [sp, #20]
 8014314:	462a      	mov	r2, r5
 8014316:	f7ff f9c7 	bl	80136a8 <__lshift>
 801431a:	901a      	str	r0, [sp, #104]	@ 0x68
 801431c:	2800      	cmp	r0, #0
 801431e:	d1d9      	bne.n	80142d4 <_strtod_l+0x73c>
 8014320:	e65d      	b.n	8013fde <_strtod_l+0x446>
 8014322:	2e00      	cmp	r6, #0
 8014324:	dd07      	ble.n	8014336 <_strtod_l+0x79e>
 8014326:	4649      	mov	r1, r9
 8014328:	9805      	ldr	r0, [sp, #20]
 801432a:	4632      	mov	r2, r6
 801432c:	f7ff f9bc 	bl	80136a8 <__lshift>
 8014330:	4681      	mov	r9, r0
 8014332:	2800      	cmp	r0, #0
 8014334:	d0d8      	beq.n	80142e8 <_strtod_l+0x750>
 8014336:	2f00      	cmp	r7, #0
 8014338:	dd08      	ble.n	801434c <_strtod_l+0x7b4>
 801433a:	4641      	mov	r1, r8
 801433c:	9805      	ldr	r0, [sp, #20]
 801433e:	463a      	mov	r2, r7
 8014340:	f7ff f9b2 	bl	80136a8 <__lshift>
 8014344:	4680      	mov	r8, r0
 8014346:	2800      	cmp	r0, #0
 8014348:	f43f ae49 	beq.w	8013fde <_strtod_l+0x446>
 801434c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801434e:	9805      	ldr	r0, [sp, #20]
 8014350:	464a      	mov	r2, r9
 8014352:	f7ff fa31 	bl	80137b8 <__mdiff>
 8014356:	4604      	mov	r4, r0
 8014358:	2800      	cmp	r0, #0
 801435a:	f43f ae40 	beq.w	8013fde <_strtod_l+0x446>
 801435e:	68c3      	ldr	r3, [r0, #12]
 8014360:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014362:	2300      	movs	r3, #0
 8014364:	60c3      	str	r3, [r0, #12]
 8014366:	4641      	mov	r1, r8
 8014368:	f7ff fa0a 	bl	8013780 <__mcmp>
 801436c:	2800      	cmp	r0, #0
 801436e:	da45      	bge.n	80143fc <_strtod_l+0x864>
 8014370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014372:	ea53 030a 	orrs.w	r3, r3, sl
 8014376:	d16b      	bne.n	8014450 <_strtod_l+0x8b8>
 8014378:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801437c:	2b00      	cmp	r3, #0
 801437e:	d167      	bne.n	8014450 <_strtod_l+0x8b8>
 8014380:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014384:	0d1b      	lsrs	r3, r3, #20
 8014386:	051b      	lsls	r3, r3, #20
 8014388:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801438c:	d960      	bls.n	8014450 <_strtod_l+0x8b8>
 801438e:	6963      	ldr	r3, [r4, #20]
 8014390:	b913      	cbnz	r3, 8014398 <_strtod_l+0x800>
 8014392:	6923      	ldr	r3, [r4, #16]
 8014394:	2b01      	cmp	r3, #1
 8014396:	dd5b      	ble.n	8014450 <_strtod_l+0x8b8>
 8014398:	4621      	mov	r1, r4
 801439a:	2201      	movs	r2, #1
 801439c:	9805      	ldr	r0, [sp, #20]
 801439e:	f7ff f983 	bl	80136a8 <__lshift>
 80143a2:	4641      	mov	r1, r8
 80143a4:	4604      	mov	r4, r0
 80143a6:	f7ff f9eb 	bl	8013780 <__mcmp>
 80143aa:	2800      	cmp	r0, #0
 80143ac:	dd50      	ble.n	8014450 <_strtod_l+0x8b8>
 80143ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80143b2:	9a08      	ldr	r2, [sp, #32]
 80143b4:	0d1b      	lsrs	r3, r3, #20
 80143b6:	051b      	lsls	r3, r3, #20
 80143b8:	2a00      	cmp	r2, #0
 80143ba:	d06a      	beq.n	8014492 <_strtod_l+0x8fa>
 80143bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80143c0:	d867      	bhi.n	8014492 <_strtod_l+0x8fa>
 80143c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80143c6:	f67f ae9d 	bls.w	8014104 <_strtod_l+0x56c>
 80143ca:	4b0a      	ldr	r3, [pc, #40]	@ (80143f4 <_strtod_l+0x85c>)
 80143cc:	4650      	mov	r0, sl
 80143ce:	4659      	mov	r1, fp
 80143d0:	2200      	movs	r2, #0
 80143d2:	f7ec f939 	bl	8000648 <__aeabi_dmul>
 80143d6:	4b08      	ldr	r3, [pc, #32]	@ (80143f8 <_strtod_l+0x860>)
 80143d8:	400b      	ands	r3, r1
 80143da:	4682      	mov	sl, r0
 80143dc:	468b      	mov	fp, r1
 80143de:	2b00      	cmp	r3, #0
 80143e0:	f47f ae08 	bne.w	8013ff4 <_strtod_l+0x45c>
 80143e4:	9a05      	ldr	r2, [sp, #20]
 80143e6:	2322      	movs	r3, #34	@ 0x22
 80143e8:	6013      	str	r3, [r2, #0]
 80143ea:	e603      	b.n	8013ff4 <_strtod_l+0x45c>
 80143ec:	080165e0 	.word	0x080165e0
 80143f0:	fffffc02 	.word	0xfffffc02
 80143f4:	39500000 	.word	0x39500000
 80143f8:	7ff00000 	.word	0x7ff00000
 80143fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8014400:	d165      	bne.n	80144ce <_strtod_l+0x936>
 8014402:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014404:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014408:	b35a      	cbz	r2, 8014462 <_strtod_l+0x8ca>
 801440a:	4a9f      	ldr	r2, [pc, #636]	@ (8014688 <_strtod_l+0xaf0>)
 801440c:	4293      	cmp	r3, r2
 801440e:	d12b      	bne.n	8014468 <_strtod_l+0x8d0>
 8014410:	9b08      	ldr	r3, [sp, #32]
 8014412:	4651      	mov	r1, sl
 8014414:	b303      	cbz	r3, 8014458 <_strtod_l+0x8c0>
 8014416:	4b9d      	ldr	r3, [pc, #628]	@ (801468c <_strtod_l+0xaf4>)
 8014418:	465a      	mov	r2, fp
 801441a:	4013      	ands	r3, r2
 801441c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014420:	f04f 32ff 	mov.w	r2, #4294967295
 8014424:	d81b      	bhi.n	801445e <_strtod_l+0x8c6>
 8014426:	0d1b      	lsrs	r3, r3, #20
 8014428:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801442c:	fa02 f303 	lsl.w	r3, r2, r3
 8014430:	4299      	cmp	r1, r3
 8014432:	d119      	bne.n	8014468 <_strtod_l+0x8d0>
 8014434:	4b96      	ldr	r3, [pc, #600]	@ (8014690 <_strtod_l+0xaf8>)
 8014436:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014438:	429a      	cmp	r2, r3
 801443a:	d102      	bne.n	8014442 <_strtod_l+0x8aa>
 801443c:	3101      	adds	r1, #1
 801443e:	f43f adce 	beq.w	8013fde <_strtod_l+0x446>
 8014442:	4b92      	ldr	r3, [pc, #584]	@ (801468c <_strtod_l+0xaf4>)
 8014444:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014446:	401a      	ands	r2, r3
 8014448:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801444c:	f04f 0a00 	mov.w	sl, #0
 8014450:	9b08      	ldr	r3, [sp, #32]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d1b9      	bne.n	80143ca <_strtod_l+0x832>
 8014456:	e5cd      	b.n	8013ff4 <_strtod_l+0x45c>
 8014458:	f04f 33ff 	mov.w	r3, #4294967295
 801445c:	e7e8      	b.n	8014430 <_strtod_l+0x898>
 801445e:	4613      	mov	r3, r2
 8014460:	e7e6      	b.n	8014430 <_strtod_l+0x898>
 8014462:	ea53 030a 	orrs.w	r3, r3, sl
 8014466:	d0a2      	beq.n	80143ae <_strtod_l+0x816>
 8014468:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801446a:	b1db      	cbz	r3, 80144a4 <_strtod_l+0x90c>
 801446c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801446e:	4213      	tst	r3, r2
 8014470:	d0ee      	beq.n	8014450 <_strtod_l+0x8b8>
 8014472:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014474:	9a08      	ldr	r2, [sp, #32]
 8014476:	4650      	mov	r0, sl
 8014478:	4659      	mov	r1, fp
 801447a:	b1bb      	cbz	r3, 80144ac <_strtod_l+0x914>
 801447c:	f7ff fb6e 	bl	8013b5c <sulp>
 8014480:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014484:	ec53 2b10 	vmov	r2, r3, d0
 8014488:	f7eb ff28 	bl	80002dc <__adddf3>
 801448c:	4682      	mov	sl, r0
 801448e:	468b      	mov	fp, r1
 8014490:	e7de      	b.n	8014450 <_strtod_l+0x8b8>
 8014492:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014496:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801449a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801449e:	f04f 3aff 	mov.w	sl, #4294967295
 80144a2:	e7d5      	b.n	8014450 <_strtod_l+0x8b8>
 80144a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80144a6:	ea13 0f0a 	tst.w	r3, sl
 80144aa:	e7e1      	b.n	8014470 <_strtod_l+0x8d8>
 80144ac:	f7ff fb56 	bl	8013b5c <sulp>
 80144b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80144b4:	ec53 2b10 	vmov	r2, r3, d0
 80144b8:	f7eb ff0e 	bl	80002d8 <__aeabi_dsub>
 80144bc:	2200      	movs	r2, #0
 80144be:	2300      	movs	r3, #0
 80144c0:	4682      	mov	sl, r0
 80144c2:	468b      	mov	fp, r1
 80144c4:	f7ec fb28 	bl	8000b18 <__aeabi_dcmpeq>
 80144c8:	2800      	cmp	r0, #0
 80144ca:	d0c1      	beq.n	8014450 <_strtod_l+0x8b8>
 80144cc:	e61a      	b.n	8014104 <_strtod_l+0x56c>
 80144ce:	4641      	mov	r1, r8
 80144d0:	4620      	mov	r0, r4
 80144d2:	f7ff facd 	bl	8013a70 <__ratio>
 80144d6:	ec57 6b10 	vmov	r6, r7, d0
 80144da:	2200      	movs	r2, #0
 80144dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80144e0:	4630      	mov	r0, r6
 80144e2:	4639      	mov	r1, r7
 80144e4:	f7ec fb2c 	bl	8000b40 <__aeabi_dcmple>
 80144e8:	2800      	cmp	r0, #0
 80144ea:	d06f      	beq.n	80145cc <_strtod_l+0xa34>
 80144ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d17a      	bne.n	80145e8 <_strtod_l+0xa50>
 80144f2:	f1ba 0f00 	cmp.w	sl, #0
 80144f6:	d158      	bne.n	80145aa <_strtod_l+0xa12>
 80144f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80144fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d15a      	bne.n	80145b8 <_strtod_l+0xa20>
 8014502:	4b64      	ldr	r3, [pc, #400]	@ (8014694 <_strtod_l+0xafc>)
 8014504:	2200      	movs	r2, #0
 8014506:	4630      	mov	r0, r6
 8014508:	4639      	mov	r1, r7
 801450a:	f7ec fb0f 	bl	8000b2c <__aeabi_dcmplt>
 801450e:	2800      	cmp	r0, #0
 8014510:	d159      	bne.n	80145c6 <_strtod_l+0xa2e>
 8014512:	4630      	mov	r0, r6
 8014514:	4639      	mov	r1, r7
 8014516:	4b60      	ldr	r3, [pc, #384]	@ (8014698 <_strtod_l+0xb00>)
 8014518:	2200      	movs	r2, #0
 801451a:	f7ec f895 	bl	8000648 <__aeabi_dmul>
 801451e:	4606      	mov	r6, r0
 8014520:	460f      	mov	r7, r1
 8014522:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8014526:	9606      	str	r6, [sp, #24]
 8014528:	9307      	str	r3, [sp, #28]
 801452a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801452e:	4d57      	ldr	r5, [pc, #348]	@ (801468c <_strtod_l+0xaf4>)
 8014530:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014536:	401d      	ands	r5, r3
 8014538:	4b58      	ldr	r3, [pc, #352]	@ (801469c <_strtod_l+0xb04>)
 801453a:	429d      	cmp	r5, r3
 801453c:	f040 80b2 	bne.w	80146a4 <_strtod_l+0xb0c>
 8014540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014542:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8014546:	ec4b ab10 	vmov	d0, sl, fp
 801454a:	f7ff f9c9 	bl	80138e0 <__ulp>
 801454e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014552:	ec51 0b10 	vmov	r0, r1, d0
 8014556:	f7ec f877 	bl	8000648 <__aeabi_dmul>
 801455a:	4652      	mov	r2, sl
 801455c:	465b      	mov	r3, fp
 801455e:	f7eb febd 	bl	80002dc <__adddf3>
 8014562:	460b      	mov	r3, r1
 8014564:	4949      	ldr	r1, [pc, #292]	@ (801468c <_strtod_l+0xaf4>)
 8014566:	4a4e      	ldr	r2, [pc, #312]	@ (80146a0 <_strtod_l+0xb08>)
 8014568:	4019      	ands	r1, r3
 801456a:	4291      	cmp	r1, r2
 801456c:	4682      	mov	sl, r0
 801456e:	d942      	bls.n	80145f6 <_strtod_l+0xa5e>
 8014570:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014572:	4b47      	ldr	r3, [pc, #284]	@ (8014690 <_strtod_l+0xaf8>)
 8014574:	429a      	cmp	r2, r3
 8014576:	d103      	bne.n	8014580 <_strtod_l+0x9e8>
 8014578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801457a:	3301      	adds	r3, #1
 801457c:	f43f ad2f 	beq.w	8013fde <_strtod_l+0x446>
 8014580:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014690 <_strtod_l+0xaf8>
 8014584:	f04f 3aff 	mov.w	sl, #4294967295
 8014588:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801458a:	9805      	ldr	r0, [sp, #20]
 801458c:	f7fe fe7c 	bl	8013288 <_Bfree>
 8014590:	9805      	ldr	r0, [sp, #20]
 8014592:	4649      	mov	r1, r9
 8014594:	f7fe fe78 	bl	8013288 <_Bfree>
 8014598:	9805      	ldr	r0, [sp, #20]
 801459a:	4641      	mov	r1, r8
 801459c:	f7fe fe74 	bl	8013288 <_Bfree>
 80145a0:	9805      	ldr	r0, [sp, #20]
 80145a2:	4621      	mov	r1, r4
 80145a4:	f7fe fe70 	bl	8013288 <_Bfree>
 80145a8:	e619      	b.n	80141de <_strtod_l+0x646>
 80145aa:	f1ba 0f01 	cmp.w	sl, #1
 80145ae:	d103      	bne.n	80145b8 <_strtod_l+0xa20>
 80145b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	f43f ada6 	beq.w	8014104 <_strtod_l+0x56c>
 80145b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014668 <_strtod_l+0xad0>
 80145bc:	4f35      	ldr	r7, [pc, #212]	@ (8014694 <_strtod_l+0xafc>)
 80145be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80145c2:	2600      	movs	r6, #0
 80145c4:	e7b1      	b.n	801452a <_strtod_l+0x992>
 80145c6:	4f34      	ldr	r7, [pc, #208]	@ (8014698 <_strtod_l+0xb00>)
 80145c8:	2600      	movs	r6, #0
 80145ca:	e7aa      	b.n	8014522 <_strtod_l+0x98a>
 80145cc:	4b32      	ldr	r3, [pc, #200]	@ (8014698 <_strtod_l+0xb00>)
 80145ce:	4630      	mov	r0, r6
 80145d0:	4639      	mov	r1, r7
 80145d2:	2200      	movs	r2, #0
 80145d4:	f7ec f838 	bl	8000648 <__aeabi_dmul>
 80145d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80145da:	4606      	mov	r6, r0
 80145dc:	460f      	mov	r7, r1
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d09f      	beq.n	8014522 <_strtod_l+0x98a>
 80145e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80145e6:	e7a0      	b.n	801452a <_strtod_l+0x992>
 80145e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014670 <_strtod_l+0xad8>
 80145ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80145f0:	ec57 6b17 	vmov	r6, r7, d7
 80145f4:	e799      	b.n	801452a <_strtod_l+0x992>
 80145f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80145fa:	9b08      	ldr	r3, [sp, #32]
 80145fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8014600:	2b00      	cmp	r3, #0
 8014602:	d1c1      	bne.n	8014588 <_strtod_l+0x9f0>
 8014604:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014608:	0d1b      	lsrs	r3, r3, #20
 801460a:	051b      	lsls	r3, r3, #20
 801460c:	429d      	cmp	r5, r3
 801460e:	d1bb      	bne.n	8014588 <_strtod_l+0x9f0>
 8014610:	4630      	mov	r0, r6
 8014612:	4639      	mov	r1, r7
 8014614:	f7ec fb78 	bl	8000d08 <__aeabi_d2lz>
 8014618:	f7eb ffe8 	bl	80005ec <__aeabi_l2d>
 801461c:	4602      	mov	r2, r0
 801461e:	460b      	mov	r3, r1
 8014620:	4630      	mov	r0, r6
 8014622:	4639      	mov	r1, r7
 8014624:	f7eb fe58 	bl	80002d8 <__aeabi_dsub>
 8014628:	460b      	mov	r3, r1
 801462a:	4602      	mov	r2, r0
 801462c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014630:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014636:	ea46 060a 	orr.w	r6, r6, sl
 801463a:	431e      	orrs	r6, r3
 801463c:	d06f      	beq.n	801471e <_strtod_l+0xb86>
 801463e:	a30e      	add	r3, pc, #56	@ (adr r3, 8014678 <_strtod_l+0xae0>)
 8014640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014644:	f7ec fa72 	bl	8000b2c <__aeabi_dcmplt>
 8014648:	2800      	cmp	r0, #0
 801464a:	f47f acd3 	bne.w	8013ff4 <_strtod_l+0x45c>
 801464e:	a30c      	add	r3, pc, #48	@ (adr r3, 8014680 <_strtod_l+0xae8>)
 8014650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014654:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014658:	f7ec fa86 	bl	8000b68 <__aeabi_dcmpgt>
 801465c:	2800      	cmp	r0, #0
 801465e:	d093      	beq.n	8014588 <_strtod_l+0x9f0>
 8014660:	e4c8      	b.n	8013ff4 <_strtod_l+0x45c>
 8014662:	bf00      	nop
 8014664:	f3af 8000 	nop.w
 8014668:	00000000 	.word	0x00000000
 801466c:	bff00000 	.word	0xbff00000
 8014670:	00000000 	.word	0x00000000
 8014674:	3ff00000 	.word	0x3ff00000
 8014678:	94a03595 	.word	0x94a03595
 801467c:	3fdfffff 	.word	0x3fdfffff
 8014680:	35afe535 	.word	0x35afe535
 8014684:	3fe00000 	.word	0x3fe00000
 8014688:	000fffff 	.word	0x000fffff
 801468c:	7ff00000 	.word	0x7ff00000
 8014690:	7fefffff 	.word	0x7fefffff
 8014694:	3ff00000 	.word	0x3ff00000
 8014698:	3fe00000 	.word	0x3fe00000
 801469c:	7fe00000 	.word	0x7fe00000
 80146a0:	7c9fffff 	.word	0x7c9fffff
 80146a4:	9b08      	ldr	r3, [sp, #32]
 80146a6:	b323      	cbz	r3, 80146f2 <_strtod_l+0xb5a>
 80146a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80146ac:	d821      	bhi.n	80146f2 <_strtod_l+0xb5a>
 80146ae:	a328      	add	r3, pc, #160	@ (adr r3, 8014750 <_strtod_l+0xbb8>)
 80146b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146b4:	4630      	mov	r0, r6
 80146b6:	4639      	mov	r1, r7
 80146b8:	f7ec fa42 	bl	8000b40 <__aeabi_dcmple>
 80146bc:	b1a0      	cbz	r0, 80146e8 <_strtod_l+0xb50>
 80146be:	4639      	mov	r1, r7
 80146c0:	4630      	mov	r0, r6
 80146c2:	f7ec fa99 	bl	8000bf8 <__aeabi_d2uiz>
 80146c6:	2801      	cmp	r0, #1
 80146c8:	bf38      	it	cc
 80146ca:	2001      	movcc	r0, #1
 80146cc:	f7eb ff42 	bl	8000554 <__aeabi_ui2d>
 80146d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80146d2:	4606      	mov	r6, r0
 80146d4:	460f      	mov	r7, r1
 80146d6:	b9fb      	cbnz	r3, 8014718 <_strtod_l+0xb80>
 80146d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80146dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80146de:	9315      	str	r3, [sp, #84]	@ 0x54
 80146e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80146e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80146e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80146ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80146ee:	1b5b      	subs	r3, r3, r5
 80146f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80146f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80146f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80146fa:	f7ff f8f1 	bl	80138e0 <__ulp>
 80146fe:	4650      	mov	r0, sl
 8014700:	ec53 2b10 	vmov	r2, r3, d0
 8014704:	4659      	mov	r1, fp
 8014706:	f7eb ff9f 	bl	8000648 <__aeabi_dmul>
 801470a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801470e:	f7eb fde5 	bl	80002dc <__adddf3>
 8014712:	4682      	mov	sl, r0
 8014714:	468b      	mov	fp, r1
 8014716:	e770      	b.n	80145fa <_strtod_l+0xa62>
 8014718:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801471c:	e7e0      	b.n	80146e0 <_strtod_l+0xb48>
 801471e:	a30e      	add	r3, pc, #56	@ (adr r3, 8014758 <_strtod_l+0xbc0>)
 8014720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014724:	f7ec fa02 	bl	8000b2c <__aeabi_dcmplt>
 8014728:	e798      	b.n	801465c <_strtod_l+0xac4>
 801472a:	2300      	movs	r3, #0
 801472c:	930e      	str	r3, [sp, #56]	@ 0x38
 801472e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014730:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014732:	6013      	str	r3, [r2, #0]
 8014734:	f7ff ba6d 	b.w	8013c12 <_strtod_l+0x7a>
 8014738:	2a65      	cmp	r2, #101	@ 0x65
 801473a:	f43f ab68 	beq.w	8013e0e <_strtod_l+0x276>
 801473e:	2a45      	cmp	r2, #69	@ 0x45
 8014740:	f43f ab65 	beq.w	8013e0e <_strtod_l+0x276>
 8014744:	2301      	movs	r3, #1
 8014746:	f7ff bba0 	b.w	8013e8a <_strtod_l+0x2f2>
 801474a:	bf00      	nop
 801474c:	f3af 8000 	nop.w
 8014750:	ffc00000 	.word	0xffc00000
 8014754:	41dfffff 	.word	0x41dfffff
 8014758:	94a03595 	.word	0x94a03595
 801475c:	3fcfffff 	.word	0x3fcfffff

08014760 <_strtod_r>:
 8014760:	4b01      	ldr	r3, [pc, #4]	@ (8014768 <_strtod_r+0x8>)
 8014762:	f7ff ba19 	b.w	8013b98 <_strtod_l>
 8014766:	bf00      	nop
 8014768:	200000d0 	.word	0x200000d0

0801476c <_strtol_l.isra.0>:
 801476c:	2b24      	cmp	r3, #36	@ 0x24
 801476e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014772:	4686      	mov	lr, r0
 8014774:	4690      	mov	r8, r2
 8014776:	d801      	bhi.n	801477c <_strtol_l.isra.0+0x10>
 8014778:	2b01      	cmp	r3, #1
 801477a:	d106      	bne.n	801478a <_strtol_l.isra.0+0x1e>
 801477c:	f7fd fdaa 	bl	80122d4 <__errno>
 8014780:	2316      	movs	r3, #22
 8014782:	6003      	str	r3, [r0, #0]
 8014784:	2000      	movs	r0, #0
 8014786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801478a:	4834      	ldr	r0, [pc, #208]	@ (801485c <_strtol_l.isra.0+0xf0>)
 801478c:	460d      	mov	r5, r1
 801478e:	462a      	mov	r2, r5
 8014790:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014794:	5d06      	ldrb	r6, [r0, r4]
 8014796:	f016 0608 	ands.w	r6, r6, #8
 801479a:	d1f8      	bne.n	801478e <_strtol_l.isra.0+0x22>
 801479c:	2c2d      	cmp	r4, #45	@ 0x2d
 801479e:	d110      	bne.n	80147c2 <_strtol_l.isra.0+0x56>
 80147a0:	782c      	ldrb	r4, [r5, #0]
 80147a2:	2601      	movs	r6, #1
 80147a4:	1c95      	adds	r5, r2, #2
 80147a6:	f033 0210 	bics.w	r2, r3, #16
 80147aa:	d115      	bne.n	80147d8 <_strtol_l.isra.0+0x6c>
 80147ac:	2c30      	cmp	r4, #48	@ 0x30
 80147ae:	d10d      	bne.n	80147cc <_strtol_l.isra.0+0x60>
 80147b0:	782a      	ldrb	r2, [r5, #0]
 80147b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80147b6:	2a58      	cmp	r2, #88	@ 0x58
 80147b8:	d108      	bne.n	80147cc <_strtol_l.isra.0+0x60>
 80147ba:	786c      	ldrb	r4, [r5, #1]
 80147bc:	3502      	adds	r5, #2
 80147be:	2310      	movs	r3, #16
 80147c0:	e00a      	b.n	80147d8 <_strtol_l.isra.0+0x6c>
 80147c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80147c4:	bf04      	itt	eq
 80147c6:	782c      	ldrbeq	r4, [r5, #0]
 80147c8:	1c95      	addeq	r5, r2, #2
 80147ca:	e7ec      	b.n	80147a6 <_strtol_l.isra.0+0x3a>
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d1f6      	bne.n	80147be <_strtol_l.isra.0+0x52>
 80147d0:	2c30      	cmp	r4, #48	@ 0x30
 80147d2:	bf14      	ite	ne
 80147d4:	230a      	movne	r3, #10
 80147d6:	2308      	moveq	r3, #8
 80147d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80147dc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80147e0:	2200      	movs	r2, #0
 80147e2:	fbbc f9f3 	udiv	r9, ip, r3
 80147e6:	4610      	mov	r0, r2
 80147e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80147ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80147f0:	2f09      	cmp	r7, #9
 80147f2:	d80f      	bhi.n	8014814 <_strtol_l.isra.0+0xa8>
 80147f4:	463c      	mov	r4, r7
 80147f6:	42a3      	cmp	r3, r4
 80147f8:	dd1b      	ble.n	8014832 <_strtol_l.isra.0+0xc6>
 80147fa:	1c57      	adds	r7, r2, #1
 80147fc:	d007      	beq.n	801480e <_strtol_l.isra.0+0xa2>
 80147fe:	4581      	cmp	r9, r0
 8014800:	d314      	bcc.n	801482c <_strtol_l.isra.0+0xc0>
 8014802:	d101      	bne.n	8014808 <_strtol_l.isra.0+0x9c>
 8014804:	45a2      	cmp	sl, r4
 8014806:	db11      	blt.n	801482c <_strtol_l.isra.0+0xc0>
 8014808:	fb00 4003 	mla	r0, r0, r3, r4
 801480c:	2201      	movs	r2, #1
 801480e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014812:	e7eb      	b.n	80147ec <_strtol_l.isra.0+0x80>
 8014814:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014818:	2f19      	cmp	r7, #25
 801481a:	d801      	bhi.n	8014820 <_strtol_l.isra.0+0xb4>
 801481c:	3c37      	subs	r4, #55	@ 0x37
 801481e:	e7ea      	b.n	80147f6 <_strtol_l.isra.0+0x8a>
 8014820:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014824:	2f19      	cmp	r7, #25
 8014826:	d804      	bhi.n	8014832 <_strtol_l.isra.0+0xc6>
 8014828:	3c57      	subs	r4, #87	@ 0x57
 801482a:	e7e4      	b.n	80147f6 <_strtol_l.isra.0+0x8a>
 801482c:	f04f 32ff 	mov.w	r2, #4294967295
 8014830:	e7ed      	b.n	801480e <_strtol_l.isra.0+0xa2>
 8014832:	1c53      	adds	r3, r2, #1
 8014834:	d108      	bne.n	8014848 <_strtol_l.isra.0+0xdc>
 8014836:	2322      	movs	r3, #34	@ 0x22
 8014838:	f8ce 3000 	str.w	r3, [lr]
 801483c:	4660      	mov	r0, ip
 801483e:	f1b8 0f00 	cmp.w	r8, #0
 8014842:	d0a0      	beq.n	8014786 <_strtol_l.isra.0+0x1a>
 8014844:	1e69      	subs	r1, r5, #1
 8014846:	e006      	b.n	8014856 <_strtol_l.isra.0+0xea>
 8014848:	b106      	cbz	r6, 801484c <_strtol_l.isra.0+0xe0>
 801484a:	4240      	negs	r0, r0
 801484c:	f1b8 0f00 	cmp.w	r8, #0
 8014850:	d099      	beq.n	8014786 <_strtol_l.isra.0+0x1a>
 8014852:	2a00      	cmp	r2, #0
 8014854:	d1f6      	bne.n	8014844 <_strtol_l.isra.0+0xd8>
 8014856:	f8c8 1000 	str.w	r1, [r8]
 801485a:	e794      	b.n	8014786 <_strtol_l.isra.0+0x1a>
 801485c:	08016609 	.word	0x08016609

08014860 <_strtol_r>:
 8014860:	f7ff bf84 	b.w	801476c <_strtol_l.isra.0>

08014864 <__ssputs_r>:
 8014864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014868:	688e      	ldr	r6, [r1, #8]
 801486a:	461f      	mov	r7, r3
 801486c:	42be      	cmp	r6, r7
 801486e:	680b      	ldr	r3, [r1, #0]
 8014870:	4682      	mov	sl, r0
 8014872:	460c      	mov	r4, r1
 8014874:	4690      	mov	r8, r2
 8014876:	d82d      	bhi.n	80148d4 <__ssputs_r+0x70>
 8014878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801487c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014880:	d026      	beq.n	80148d0 <__ssputs_r+0x6c>
 8014882:	6965      	ldr	r5, [r4, #20]
 8014884:	6909      	ldr	r1, [r1, #16]
 8014886:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801488a:	eba3 0901 	sub.w	r9, r3, r1
 801488e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014892:	1c7b      	adds	r3, r7, #1
 8014894:	444b      	add	r3, r9
 8014896:	106d      	asrs	r5, r5, #1
 8014898:	429d      	cmp	r5, r3
 801489a:	bf38      	it	cc
 801489c:	461d      	movcc	r5, r3
 801489e:	0553      	lsls	r3, r2, #21
 80148a0:	d527      	bpl.n	80148f2 <__ssputs_r+0x8e>
 80148a2:	4629      	mov	r1, r5
 80148a4:	f7fe fc24 	bl	80130f0 <_malloc_r>
 80148a8:	4606      	mov	r6, r0
 80148aa:	b360      	cbz	r0, 8014906 <__ssputs_r+0xa2>
 80148ac:	6921      	ldr	r1, [r4, #16]
 80148ae:	464a      	mov	r2, r9
 80148b0:	f7fd fd3d 	bl	801232e <memcpy>
 80148b4:	89a3      	ldrh	r3, [r4, #12]
 80148b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80148ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80148be:	81a3      	strh	r3, [r4, #12]
 80148c0:	6126      	str	r6, [r4, #16]
 80148c2:	6165      	str	r5, [r4, #20]
 80148c4:	444e      	add	r6, r9
 80148c6:	eba5 0509 	sub.w	r5, r5, r9
 80148ca:	6026      	str	r6, [r4, #0]
 80148cc:	60a5      	str	r5, [r4, #8]
 80148ce:	463e      	mov	r6, r7
 80148d0:	42be      	cmp	r6, r7
 80148d2:	d900      	bls.n	80148d6 <__ssputs_r+0x72>
 80148d4:	463e      	mov	r6, r7
 80148d6:	6820      	ldr	r0, [r4, #0]
 80148d8:	4632      	mov	r2, r6
 80148da:	4641      	mov	r1, r8
 80148dc:	f000 fb6a 	bl	8014fb4 <memmove>
 80148e0:	68a3      	ldr	r3, [r4, #8]
 80148e2:	1b9b      	subs	r3, r3, r6
 80148e4:	60a3      	str	r3, [r4, #8]
 80148e6:	6823      	ldr	r3, [r4, #0]
 80148e8:	4433      	add	r3, r6
 80148ea:	6023      	str	r3, [r4, #0]
 80148ec:	2000      	movs	r0, #0
 80148ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80148f2:	462a      	mov	r2, r5
 80148f4:	f000 ff41 	bl	801577a <_realloc_r>
 80148f8:	4606      	mov	r6, r0
 80148fa:	2800      	cmp	r0, #0
 80148fc:	d1e0      	bne.n	80148c0 <__ssputs_r+0x5c>
 80148fe:	6921      	ldr	r1, [r4, #16]
 8014900:	4650      	mov	r0, sl
 8014902:	f7fe fb81 	bl	8013008 <_free_r>
 8014906:	230c      	movs	r3, #12
 8014908:	f8ca 3000 	str.w	r3, [sl]
 801490c:	89a3      	ldrh	r3, [r4, #12]
 801490e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014912:	81a3      	strh	r3, [r4, #12]
 8014914:	f04f 30ff 	mov.w	r0, #4294967295
 8014918:	e7e9      	b.n	80148ee <__ssputs_r+0x8a>
	...

0801491c <_svfiprintf_r>:
 801491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014920:	4698      	mov	r8, r3
 8014922:	898b      	ldrh	r3, [r1, #12]
 8014924:	061b      	lsls	r3, r3, #24
 8014926:	b09d      	sub	sp, #116	@ 0x74
 8014928:	4607      	mov	r7, r0
 801492a:	460d      	mov	r5, r1
 801492c:	4614      	mov	r4, r2
 801492e:	d510      	bpl.n	8014952 <_svfiprintf_r+0x36>
 8014930:	690b      	ldr	r3, [r1, #16]
 8014932:	b973      	cbnz	r3, 8014952 <_svfiprintf_r+0x36>
 8014934:	2140      	movs	r1, #64	@ 0x40
 8014936:	f7fe fbdb 	bl	80130f0 <_malloc_r>
 801493a:	6028      	str	r0, [r5, #0]
 801493c:	6128      	str	r0, [r5, #16]
 801493e:	b930      	cbnz	r0, 801494e <_svfiprintf_r+0x32>
 8014940:	230c      	movs	r3, #12
 8014942:	603b      	str	r3, [r7, #0]
 8014944:	f04f 30ff 	mov.w	r0, #4294967295
 8014948:	b01d      	add	sp, #116	@ 0x74
 801494a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801494e:	2340      	movs	r3, #64	@ 0x40
 8014950:	616b      	str	r3, [r5, #20]
 8014952:	2300      	movs	r3, #0
 8014954:	9309      	str	r3, [sp, #36]	@ 0x24
 8014956:	2320      	movs	r3, #32
 8014958:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801495c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014960:	2330      	movs	r3, #48	@ 0x30
 8014962:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014b00 <_svfiprintf_r+0x1e4>
 8014966:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801496a:	f04f 0901 	mov.w	r9, #1
 801496e:	4623      	mov	r3, r4
 8014970:	469a      	mov	sl, r3
 8014972:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014976:	b10a      	cbz	r2, 801497c <_svfiprintf_r+0x60>
 8014978:	2a25      	cmp	r2, #37	@ 0x25
 801497a:	d1f9      	bne.n	8014970 <_svfiprintf_r+0x54>
 801497c:	ebba 0b04 	subs.w	fp, sl, r4
 8014980:	d00b      	beq.n	801499a <_svfiprintf_r+0x7e>
 8014982:	465b      	mov	r3, fp
 8014984:	4622      	mov	r2, r4
 8014986:	4629      	mov	r1, r5
 8014988:	4638      	mov	r0, r7
 801498a:	f7ff ff6b 	bl	8014864 <__ssputs_r>
 801498e:	3001      	adds	r0, #1
 8014990:	f000 80a7 	beq.w	8014ae2 <_svfiprintf_r+0x1c6>
 8014994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014996:	445a      	add	r2, fp
 8014998:	9209      	str	r2, [sp, #36]	@ 0x24
 801499a:	f89a 3000 	ldrb.w	r3, [sl]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	f000 809f 	beq.w	8014ae2 <_svfiprintf_r+0x1c6>
 80149a4:	2300      	movs	r3, #0
 80149a6:	f04f 32ff 	mov.w	r2, #4294967295
 80149aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80149ae:	f10a 0a01 	add.w	sl, sl, #1
 80149b2:	9304      	str	r3, [sp, #16]
 80149b4:	9307      	str	r3, [sp, #28]
 80149b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80149ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80149bc:	4654      	mov	r4, sl
 80149be:	2205      	movs	r2, #5
 80149c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149c4:	484e      	ldr	r0, [pc, #312]	@ (8014b00 <_svfiprintf_r+0x1e4>)
 80149c6:	f7eb fc2b 	bl	8000220 <memchr>
 80149ca:	9a04      	ldr	r2, [sp, #16]
 80149cc:	b9d8      	cbnz	r0, 8014a06 <_svfiprintf_r+0xea>
 80149ce:	06d0      	lsls	r0, r2, #27
 80149d0:	bf44      	itt	mi
 80149d2:	2320      	movmi	r3, #32
 80149d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80149d8:	0711      	lsls	r1, r2, #28
 80149da:	bf44      	itt	mi
 80149dc:	232b      	movmi	r3, #43	@ 0x2b
 80149de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80149e2:	f89a 3000 	ldrb.w	r3, [sl]
 80149e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80149e8:	d015      	beq.n	8014a16 <_svfiprintf_r+0xfa>
 80149ea:	9a07      	ldr	r2, [sp, #28]
 80149ec:	4654      	mov	r4, sl
 80149ee:	2000      	movs	r0, #0
 80149f0:	f04f 0c0a 	mov.w	ip, #10
 80149f4:	4621      	mov	r1, r4
 80149f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80149fa:	3b30      	subs	r3, #48	@ 0x30
 80149fc:	2b09      	cmp	r3, #9
 80149fe:	d94b      	bls.n	8014a98 <_svfiprintf_r+0x17c>
 8014a00:	b1b0      	cbz	r0, 8014a30 <_svfiprintf_r+0x114>
 8014a02:	9207      	str	r2, [sp, #28]
 8014a04:	e014      	b.n	8014a30 <_svfiprintf_r+0x114>
 8014a06:	eba0 0308 	sub.w	r3, r0, r8
 8014a0a:	fa09 f303 	lsl.w	r3, r9, r3
 8014a0e:	4313      	orrs	r3, r2
 8014a10:	9304      	str	r3, [sp, #16]
 8014a12:	46a2      	mov	sl, r4
 8014a14:	e7d2      	b.n	80149bc <_svfiprintf_r+0xa0>
 8014a16:	9b03      	ldr	r3, [sp, #12]
 8014a18:	1d19      	adds	r1, r3, #4
 8014a1a:	681b      	ldr	r3, [r3, #0]
 8014a1c:	9103      	str	r1, [sp, #12]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	bfbb      	ittet	lt
 8014a22:	425b      	neglt	r3, r3
 8014a24:	f042 0202 	orrlt.w	r2, r2, #2
 8014a28:	9307      	strge	r3, [sp, #28]
 8014a2a:	9307      	strlt	r3, [sp, #28]
 8014a2c:	bfb8      	it	lt
 8014a2e:	9204      	strlt	r2, [sp, #16]
 8014a30:	7823      	ldrb	r3, [r4, #0]
 8014a32:	2b2e      	cmp	r3, #46	@ 0x2e
 8014a34:	d10a      	bne.n	8014a4c <_svfiprintf_r+0x130>
 8014a36:	7863      	ldrb	r3, [r4, #1]
 8014a38:	2b2a      	cmp	r3, #42	@ 0x2a
 8014a3a:	d132      	bne.n	8014aa2 <_svfiprintf_r+0x186>
 8014a3c:	9b03      	ldr	r3, [sp, #12]
 8014a3e:	1d1a      	adds	r2, r3, #4
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	9203      	str	r2, [sp, #12]
 8014a44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014a48:	3402      	adds	r4, #2
 8014a4a:	9305      	str	r3, [sp, #20]
 8014a4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014b10 <_svfiprintf_r+0x1f4>
 8014a50:	7821      	ldrb	r1, [r4, #0]
 8014a52:	2203      	movs	r2, #3
 8014a54:	4650      	mov	r0, sl
 8014a56:	f7eb fbe3 	bl	8000220 <memchr>
 8014a5a:	b138      	cbz	r0, 8014a6c <_svfiprintf_r+0x150>
 8014a5c:	9b04      	ldr	r3, [sp, #16]
 8014a5e:	eba0 000a 	sub.w	r0, r0, sl
 8014a62:	2240      	movs	r2, #64	@ 0x40
 8014a64:	4082      	lsls	r2, r0
 8014a66:	4313      	orrs	r3, r2
 8014a68:	3401      	adds	r4, #1
 8014a6a:	9304      	str	r3, [sp, #16]
 8014a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a70:	4824      	ldr	r0, [pc, #144]	@ (8014b04 <_svfiprintf_r+0x1e8>)
 8014a72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014a76:	2206      	movs	r2, #6
 8014a78:	f7eb fbd2 	bl	8000220 <memchr>
 8014a7c:	2800      	cmp	r0, #0
 8014a7e:	d036      	beq.n	8014aee <_svfiprintf_r+0x1d2>
 8014a80:	4b21      	ldr	r3, [pc, #132]	@ (8014b08 <_svfiprintf_r+0x1ec>)
 8014a82:	bb1b      	cbnz	r3, 8014acc <_svfiprintf_r+0x1b0>
 8014a84:	9b03      	ldr	r3, [sp, #12]
 8014a86:	3307      	adds	r3, #7
 8014a88:	f023 0307 	bic.w	r3, r3, #7
 8014a8c:	3308      	adds	r3, #8
 8014a8e:	9303      	str	r3, [sp, #12]
 8014a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a92:	4433      	add	r3, r6
 8014a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8014a96:	e76a      	b.n	801496e <_svfiprintf_r+0x52>
 8014a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8014a9c:	460c      	mov	r4, r1
 8014a9e:	2001      	movs	r0, #1
 8014aa0:	e7a8      	b.n	80149f4 <_svfiprintf_r+0xd8>
 8014aa2:	2300      	movs	r3, #0
 8014aa4:	3401      	adds	r4, #1
 8014aa6:	9305      	str	r3, [sp, #20]
 8014aa8:	4619      	mov	r1, r3
 8014aaa:	f04f 0c0a 	mov.w	ip, #10
 8014aae:	4620      	mov	r0, r4
 8014ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014ab4:	3a30      	subs	r2, #48	@ 0x30
 8014ab6:	2a09      	cmp	r2, #9
 8014ab8:	d903      	bls.n	8014ac2 <_svfiprintf_r+0x1a6>
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d0c6      	beq.n	8014a4c <_svfiprintf_r+0x130>
 8014abe:	9105      	str	r1, [sp, #20]
 8014ac0:	e7c4      	b.n	8014a4c <_svfiprintf_r+0x130>
 8014ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ac6:	4604      	mov	r4, r0
 8014ac8:	2301      	movs	r3, #1
 8014aca:	e7f0      	b.n	8014aae <_svfiprintf_r+0x192>
 8014acc:	ab03      	add	r3, sp, #12
 8014ace:	9300      	str	r3, [sp, #0]
 8014ad0:	462a      	mov	r2, r5
 8014ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8014b0c <_svfiprintf_r+0x1f0>)
 8014ad4:	a904      	add	r1, sp, #16
 8014ad6:	4638      	mov	r0, r7
 8014ad8:	f7fc fb5e 	bl	8011198 <_printf_float>
 8014adc:	1c42      	adds	r2, r0, #1
 8014ade:	4606      	mov	r6, r0
 8014ae0:	d1d6      	bne.n	8014a90 <_svfiprintf_r+0x174>
 8014ae2:	89ab      	ldrh	r3, [r5, #12]
 8014ae4:	065b      	lsls	r3, r3, #25
 8014ae6:	f53f af2d 	bmi.w	8014944 <_svfiprintf_r+0x28>
 8014aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014aec:	e72c      	b.n	8014948 <_svfiprintf_r+0x2c>
 8014aee:	ab03      	add	r3, sp, #12
 8014af0:	9300      	str	r3, [sp, #0]
 8014af2:	462a      	mov	r2, r5
 8014af4:	4b05      	ldr	r3, [pc, #20]	@ (8014b0c <_svfiprintf_r+0x1f0>)
 8014af6:	a904      	add	r1, sp, #16
 8014af8:	4638      	mov	r0, r7
 8014afa:	f7fc fde5 	bl	80116c8 <_printf_i>
 8014afe:	e7ed      	b.n	8014adc <_svfiprintf_r+0x1c0>
 8014b00:	08016405 	.word	0x08016405
 8014b04:	0801640f 	.word	0x0801640f
 8014b08:	08011199 	.word	0x08011199
 8014b0c:	08014865 	.word	0x08014865
 8014b10:	0801640b 	.word	0x0801640b

08014b14 <__sfputc_r>:
 8014b14:	6893      	ldr	r3, [r2, #8]
 8014b16:	3b01      	subs	r3, #1
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	b410      	push	{r4}
 8014b1c:	6093      	str	r3, [r2, #8]
 8014b1e:	da08      	bge.n	8014b32 <__sfputc_r+0x1e>
 8014b20:	6994      	ldr	r4, [r2, #24]
 8014b22:	42a3      	cmp	r3, r4
 8014b24:	db01      	blt.n	8014b2a <__sfputc_r+0x16>
 8014b26:	290a      	cmp	r1, #10
 8014b28:	d103      	bne.n	8014b32 <__sfputc_r+0x1e>
 8014b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014b2e:	f7fd ba66 	b.w	8011ffe <__swbuf_r>
 8014b32:	6813      	ldr	r3, [r2, #0]
 8014b34:	1c58      	adds	r0, r3, #1
 8014b36:	6010      	str	r0, [r2, #0]
 8014b38:	7019      	strb	r1, [r3, #0]
 8014b3a:	4608      	mov	r0, r1
 8014b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014b40:	4770      	bx	lr

08014b42 <__sfputs_r>:
 8014b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b44:	4606      	mov	r6, r0
 8014b46:	460f      	mov	r7, r1
 8014b48:	4614      	mov	r4, r2
 8014b4a:	18d5      	adds	r5, r2, r3
 8014b4c:	42ac      	cmp	r4, r5
 8014b4e:	d101      	bne.n	8014b54 <__sfputs_r+0x12>
 8014b50:	2000      	movs	r0, #0
 8014b52:	e007      	b.n	8014b64 <__sfputs_r+0x22>
 8014b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b58:	463a      	mov	r2, r7
 8014b5a:	4630      	mov	r0, r6
 8014b5c:	f7ff ffda 	bl	8014b14 <__sfputc_r>
 8014b60:	1c43      	adds	r3, r0, #1
 8014b62:	d1f3      	bne.n	8014b4c <__sfputs_r+0xa>
 8014b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014b68 <_vfiprintf_r>:
 8014b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b6c:	460d      	mov	r5, r1
 8014b6e:	b09d      	sub	sp, #116	@ 0x74
 8014b70:	4614      	mov	r4, r2
 8014b72:	4698      	mov	r8, r3
 8014b74:	4606      	mov	r6, r0
 8014b76:	b118      	cbz	r0, 8014b80 <_vfiprintf_r+0x18>
 8014b78:	6a03      	ldr	r3, [r0, #32]
 8014b7a:	b90b      	cbnz	r3, 8014b80 <_vfiprintf_r+0x18>
 8014b7c:	f7fd f95c 	bl	8011e38 <__sinit>
 8014b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b82:	07d9      	lsls	r1, r3, #31
 8014b84:	d405      	bmi.n	8014b92 <_vfiprintf_r+0x2a>
 8014b86:	89ab      	ldrh	r3, [r5, #12]
 8014b88:	059a      	lsls	r2, r3, #22
 8014b8a:	d402      	bmi.n	8014b92 <_vfiprintf_r+0x2a>
 8014b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b8e:	f7fd fbcc 	bl	801232a <__retarget_lock_acquire_recursive>
 8014b92:	89ab      	ldrh	r3, [r5, #12]
 8014b94:	071b      	lsls	r3, r3, #28
 8014b96:	d501      	bpl.n	8014b9c <_vfiprintf_r+0x34>
 8014b98:	692b      	ldr	r3, [r5, #16]
 8014b9a:	b99b      	cbnz	r3, 8014bc4 <_vfiprintf_r+0x5c>
 8014b9c:	4629      	mov	r1, r5
 8014b9e:	4630      	mov	r0, r6
 8014ba0:	f7fd fa6c 	bl	801207c <__swsetup_r>
 8014ba4:	b170      	cbz	r0, 8014bc4 <_vfiprintf_r+0x5c>
 8014ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014ba8:	07dc      	lsls	r4, r3, #31
 8014baa:	d504      	bpl.n	8014bb6 <_vfiprintf_r+0x4e>
 8014bac:	f04f 30ff 	mov.w	r0, #4294967295
 8014bb0:	b01d      	add	sp, #116	@ 0x74
 8014bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bb6:	89ab      	ldrh	r3, [r5, #12]
 8014bb8:	0598      	lsls	r0, r3, #22
 8014bba:	d4f7      	bmi.n	8014bac <_vfiprintf_r+0x44>
 8014bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014bbe:	f7fd fbb5 	bl	801232c <__retarget_lock_release_recursive>
 8014bc2:	e7f3      	b.n	8014bac <_vfiprintf_r+0x44>
 8014bc4:	2300      	movs	r3, #0
 8014bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014bc8:	2320      	movs	r3, #32
 8014bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8014bd2:	2330      	movs	r3, #48	@ 0x30
 8014bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014d84 <_vfiprintf_r+0x21c>
 8014bd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014bdc:	f04f 0901 	mov.w	r9, #1
 8014be0:	4623      	mov	r3, r4
 8014be2:	469a      	mov	sl, r3
 8014be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014be8:	b10a      	cbz	r2, 8014bee <_vfiprintf_r+0x86>
 8014bea:	2a25      	cmp	r2, #37	@ 0x25
 8014bec:	d1f9      	bne.n	8014be2 <_vfiprintf_r+0x7a>
 8014bee:	ebba 0b04 	subs.w	fp, sl, r4
 8014bf2:	d00b      	beq.n	8014c0c <_vfiprintf_r+0xa4>
 8014bf4:	465b      	mov	r3, fp
 8014bf6:	4622      	mov	r2, r4
 8014bf8:	4629      	mov	r1, r5
 8014bfa:	4630      	mov	r0, r6
 8014bfc:	f7ff ffa1 	bl	8014b42 <__sfputs_r>
 8014c00:	3001      	adds	r0, #1
 8014c02:	f000 80a7 	beq.w	8014d54 <_vfiprintf_r+0x1ec>
 8014c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014c08:	445a      	add	r2, fp
 8014c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8014c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	f000 809f 	beq.w	8014d54 <_vfiprintf_r+0x1ec>
 8014c16:	2300      	movs	r3, #0
 8014c18:	f04f 32ff 	mov.w	r2, #4294967295
 8014c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014c20:	f10a 0a01 	add.w	sl, sl, #1
 8014c24:	9304      	str	r3, [sp, #16]
 8014c26:	9307      	str	r3, [sp, #28]
 8014c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8014c2e:	4654      	mov	r4, sl
 8014c30:	2205      	movs	r2, #5
 8014c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c36:	4853      	ldr	r0, [pc, #332]	@ (8014d84 <_vfiprintf_r+0x21c>)
 8014c38:	f7eb faf2 	bl	8000220 <memchr>
 8014c3c:	9a04      	ldr	r2, [sp, #16]
 8014c3e:	b9d8      	cbnz	r0, 8014c78 <_vfiprintf_r+0x110>
 8014c40:	06d1      	lsls	r1, r2, #27
 8014c42:	bf44      	itt	mi
 8014c44:	2320      	movmi	r3, #32
 8014c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014c4a:	0713      	lsls	r3, r2, #28
 8014c4c:	bf44      	itt	mi
 8014c4e:	232b      	movmi	r3, #43	@ 0x2b
 8014c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014c54:	f89a 3000 	ldrb.w	r3, [sl]
 8014c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c5a:	d015      	beq.n	8014c88 <_vfiprintf_r+0x120>
 8014c5c:	9a07      	ldr	r2, [sp, #28]
 8014c5e:	4654      	mov	r4, sl
 8014c60:	2000      	movs	r0, #0
 8014c62:	f04f 0c0a 	mov.w	ip, #10
 8014c66:	4621      	mov	r1, r4
 8014c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014c6c:	3b30      	subs	r3, #48	@ 0x30
 8014c6e:	2b09      	cmp	r3, #9
 8014c70:	d94b      	bls.n	8014d0a <_vfiprintf_r+0x1a2>
 8014c72:	b1b0      	cbz	r0, 8014ca2 <_vfiprintf_r+0x13a>
 8014c74:	9207      	str	r2, [sp, #28]
 8014c76:	e014      	b.n	8014ca2 <_vfiprintf_r+0x13a>
 8014c78:	eba0 0308 	sub.w	r3, r0, r8
 8014c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8014c80:	4313      	orrs	r3, r2
 8014c82:	9304      	str	r3, [sp, #16]
 8014c84:	46a2      	mov	sl, r4
 8014c86:	e7d2      	b.n	8014c2e <_vfiprintf_r+0xc6>
 8014c88:	9b03      	ldr	r3, [sp, #12]
 8014c8a:	1d19      	adds	r1, r3, #4
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	9103      	str	r1, [sp, #12]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	bfbb      	ittet	lt
 8014c94:	425b      	neglt	r3, r3
 8014c96:	f042 0202 	orrlt.w	r2, r2, #2
 8014c9a:	9307      	strge	r3, [sp, #28]
 8014c9c:	9307      	strlt	r3, [sp, #28]
 8014c9e:	bfb8      	it	lt
 8014ca0:	9204      	strlt	r2, [sp, #16]
 8014ca2:	7823      	ldrb	r3, [r4, #0]
 8014ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8014ca6:	d10a      	bne.n	8014cbe <_vfiprintf_r+0x156>
 8014ca8:	7863      	ldrb	r3, [r4, #1]
 8014caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8014cac:	d132      	bne.n	8014d14 <_vfiprintf_r+0x1ac>
 8014cae:	9b03      	ldr	r3, [sp, #12]
 8014cb0:	1d1a      	adds	r2, r3, #4
 8014cb2:	681b      	ldr	r3, [r3, #0]
 8014cb4:	9203      	str	r2, [sp, #12]
 8014cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014cba:	3402      	adds	r4, #2
 8014cbc:	9305      	str	r3, [sp, #20]
 8014cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014d94 <_vfiprintf_r+0x22c>
 8014cc2:	7821      	ldrb	r1, [r4, #0]
 8014cc4:	2203      	movs	r2, #3
 8014cc6:	4650      	mov	r0, sl
 8014cc8:	f7eb faaa 	bl	8000220 <memchr>
 8014ccc:	b138      	cbz	r0, 8014cde <_vfiprintf_r+0x176>
 8014cce:	9b04      	ldr	r3, [sp, #16]
 8014cd0:	eba0 000a 	sub.w	r0, r0, sl
 8014cd4:	2240      	movs	r2, #64	@ 0x40
 8014cd6:	4082      	lsls	r2, r0
 8014cd8:	4313      	orrs	r3, r2
 8014cda:	3401      	adds	r4, #1
 8014cdc:	9304      	str	r3, [sp, #16]
 8014cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ce2:	4829      	ldr	r0, [pc, #164]	@ (8014d88 <_vfiprintf_r+0x220>)
 8014ce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014ce8:	2206      	movs	r2, #6
 8014cea:	f7eb fa99 	bl	8000220 <memchr>
 8014cee:	2800      	cmp	r0, #0
 8014cf0:	d03f      	beq.n	8014d72 <_vfiprintf_r+0x20a>
 8014cf2:	4b26      	ldr	r3, [pc, #152]	@ (8014d8c <_vfiprintf_r+0x224>)
 8014cf4:	bb1b      	cbnz	r3, 8014d3e <_vfiprintf_r+0x1d6>
 8014cf6:	9b03      	ldr	r3, [sp, #12]
 8014cf8:	3307      	adds	r3, #7
 8014cfa:	f023 0307 	bic.w	r3, r3, #7
 8014cfe:	3308      	adds	r3, #8
 8014d00:	9303      	str	r3, [sp, #12]
 8014d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d04:	443b      	add	r3, r7
 8014d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d08:	e76a      	b.n	8014be0 <_vfiprintf_r+0x78>
 8014d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8014d0e:	460c      	mov	r4, r1
 8014d10:	2001      	movs	r0, #1
 8014d12:	e7a8      	b.n	8014c66 <_vfiprintf_r+0xfe>
 8014d14:	2300      	movs	r3, #0
 8014d16:	3401      	adds	r4, #1
 8014d18:	9305      	str	r3, [sp, #20]
 8014d1a:	4619      	mov	r1, r3
 8014d1c:	f04f 0c0a 	mov.w	ip, #10
 8014d20:	4620      	mov	r0, r4
 8014d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014d26:	3a30      	subs	r2, #48	@ 0x30
 8014d28:	2a09      	cmp	r2, #9
 8014d2a:	d903      	bls.n	8014d34 <_vfiprintf_r+0x1cc>
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d0c6      	beq.n	8014cbe <_vfiprintf_r+0x156>
 8014d30:	9105      	str	r1, [sp, #20]
 8014d32:	e7c4      	b.n	8014cbe <_vfiprintf_r+0x156>
 8014d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8014d38:	4604      	mov	r4, r0
 8014d3a:	2301      	movs	r3, #1
 8014d3c:	e7f0      	b.n	8014d20 <_vfiprintf_r+0x1b8>
 8014d3e:	ab03      	add	r3, sp, #12
 8014d40:	9300      	str	r3, [sp, #0]
 8014d42:	462a      	mov	r2, r5
 8014d44:	4b12      	ldr	r3, [pc, #72]	@ (8014d90 <_vfiprintf_r+0x228>)
 8014d46:	a904      	add	r1, sp, #16
 8014d48:	4630      	mov	r0, r6
 8014d4a:	f7fc fa25 	bl	8011198 <_printf_float>
 8014d4e:	4607      	mov	r7, r0
 8014d50:	1c78      	adds	r0, r7, #1
 8014d52:	d1d6      	bne.n	8014d02 <_vfiprintf_r+0x19a>
 8014d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d56:	07d9      	lsls	r1, r3, #31
 8014d58:	d405      	bmi.n	8014d66 <_vfiprintf_r+0x1fe>
 8014d5a:	89ab      	ldrh	r3, [r5, #12]
 8014d5c:	059a      	lsls	r2, r3, #22
 8014d5e:	d402      	bmi.n	8014d66 <_vfiprintf_r+0x1fe>
 8014d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d62:	f7fd fae3 	bl	801232c <__retarget_lock_release_recursive>
 8014d66:	89ab      	ldrh	r3, [r5, #12]
 8014d68:	065b      	lsls	r3, r3, #25
 8014d6a:	f53f af1f 	bmi.w	8014bac <_vfiprintf_r+0x44>
 8014d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014d70:	e71e      	b.n	8014bb0 <_vfiprintf_r+0x48>
 8014d72:	ab03      	add	r3, sp, #12
 8014d74:	9300      	str	r3, [sp, #0]
 8014d76:	462a      	mov	r2, r5
 8014d78:	4b05      	ldr	r3, [pc, #20]	@ (8014d90 <_vfiprintf_r+0x228>)
 8014d7a:	a904      	add	r1, sp, #16
 8014d7c:	4630      	mov	r0, r6
 8014d7e:	f7fc fca3 	bl	80116c8 <_printf_i>
 8014d82:	e7e4      	b.n	8014d4e <_vfiprintf_r+0x1e6>
 8014d84:	08016405 	.word	0x08016405
 8014d88:	0801640f 	.word	0x0801640f
 8014d8c:	08011199 	.word	0x08011199
 8014d90:	08014b43 	.word	0x08014b43
 8014d94:	0801640b 	.word	0x0801640b

08014d98 <__sflush_r>:
 8014d98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014da0:	0716      	lsls	r6, r2, #28
 8014da2:	4605      	mov	r5, r0
 8014da4:	460c      	mov	r4, r1
 8014da6:	d454      	bmi.n	8014e52 <__sflush_r+0xba>
 8014da8:	684b      	ldr	r3, [r1, #4]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	dc02      	bgt.n	8014db4 <__sflush_r+0x1c>
 8014dae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	dd48      	ble.n	8014e46 <__sflush_r+0xae>
 8014db4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014db6:	2e00      	cmp	r6, #0
 8014db8:	d045      	beq.n	8014e46 <__sflush_r+0xae>
 8014dba:	2300      	movs	r3, #0
 8014dbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014dc0:	682f      	ldr	r7, [r5, #0]
 8014dc2:	6a21      	ldr	r1, [r4, #32]
 8014dc4:	602b      	str	r3, [r5, #0]
 8014dc6:	d030      	beq.n	8014e2a <__sflush_r+0x92>
 8014dc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014dca:	89a3      	ldrh	r3, [r4, #12]
 8014dcc:	0759      	lsls	r1, r3, #29
 8014dce:	d505      	bpl.n	8014ddc <__sflush_r+0x44>
 8014dd0:	6863      	ldr	r3, [r4, #4]
 8014dd2:	1ad2      	subs	r2, r2, r3
 8014dd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014dd6:	b10b      	cbz	r3, 8014ddc <__sflush_r+0x44>
 8014dd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014dda:	1ad2      	subs	r2, r2, r3
 8014ddc:	2300      	movs	r3, #0
 8014dde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014de0:	6a21      	ldr	r1, [r4, #32]
 8014de2:	4628      	mov	r0, r5
 8014de4:	47b0      	blx	r6
 8014de6:	1c43      	adds	r3, r0, #1
 8014de8:	89a3      	ldrh	r3, [r4, #12]
 8014dea:	d106      	bne.n	8014dfa <__sflush_r+0x62>
 8014dec:	6829      	ldr	r1, [r5, #0]
 8014dee:	291d      	cmp	r1, #29
 8014df0:	d82b      	bhi.n	8014e4a <__sflush_r+0xb2>
 8014df2:	4a2a      	ldr	r2, [pc, #168]	@ (8014e9c <__sflush_r+0x104>)
 8014df4:	40ca      	lsrs	r2, r1
 8014df6:	07d6      	lsls	r6, r2, #31
 8014df8:	d527      	bpl.n	8014e4a <__sflush_r+0xb2>
 8014dfa:	2200      	movs	r2, #0
 8014dfc:	6062      	str	r2, [r4, #4]
 8014dfe:	04d9      	lsls	r1, r3, #19
 8014e00:	6922      	ldr	r2, [r4, #16]
 8014e02:	6022      	str	r2, [r4, #0]
 8014e04:	d504      	bpl.n	8014e10 <__sflush_r+0x78>
 8014e06:	1c42      	adds	r2, r0, #1
 8014e08:	d101      	bne.n	8014e0e <__sflush_r+0x76>
 8014e0a:	682b      	ldr	r3, [r5, #0]
 8014e0c:	b903      	cbnz	r3, 8014e10 <__sflush_r+0x78>
 8014e0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8014e10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014e12:	602f      	str	r7, [r5, #0]
 8014e14:	b1b9      	cbz	r1, 8014e46 <__sflush_r+0xae>
 8014e16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014e1a:	4299      	cmp	r1, r3
 8014e1c:	d002      	beq.n	8014e24 <__sflush_r+0x8c>
 8014e1e:	4628      	mov	r0, r5
 8014e20:	f7fe f8f2 	bl	8013008 <_free_r>
 8014e24:	2300      	movs	r3, #0
 8014e26:	6363      	str	r3, [r4, #52]	@ 0x34
 8014e28:	e00d      	b.n	8014e46 <__sflush_r+0xae>
 8014e2a:	2301      	movs	r3, #1
 8014e2c:	4628      	mov	r0, r5
 8014e2e:	47b0      	blx	r6
 8014e30:	4602      	mov	r2, r0
 8014e32:	1c50      	adds	r0, r2, #1
 8014e34:	d1c9      	bne.n	8014dca <__sflush_r+0x32>
 8014e36:	682b      	ldr	r3, [r5, #0]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d0c6      	beq.n	8014dca <__sflush_r+0x32>
 8014e3c:	2b1d      	cmp	r3, #29
 8014e3e:	d001      	beq.n	8014e44 <__sflush_r+0xac>
 8014e40:	2b16      	cmp	r3, #22
 8014e42:	d11e      	bne.n	8014e82 <__sflush_r+0xea>
 8014e44:	602f      	str	r7, [r5, #0]
 8014e46:	2000      	movs	r0, #0
 8014e48:	e022      	b.n	8014e90 <__sflush_r+0xf8>
 8014e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e4e:	b21b      	sxth	r3, r3
 8014e50:	e01b      	b.n	8014e8a <__sflush_r+0xf2>
 8014e52:	690f      	ldr	r7, [r1, #16]
 8014e54:	2f00      	cmp	r7, #0
 8014e56:	d0f6      	beq.n	8014e46 <__sflush_r+0xae>
 8014e58:	0793      	lsls	r3, r2, #30
 8014e5a:	680e      	ldr	r6, [r1, #0]
 8014e5c:	bf08      	it	eq
 8014e5e:	694b      	ldreq	r3, [r1, #20]
 8014e60:	600f      	str	r7, [r1, #0]
 8014e62:	bf18      	it	ne
 8014e64:	2300      	movne	r3, #0
 8014e66:	eba6 0807 	sub.w	r8, r6, r7
 8014e6a:	608b      	str	r3, [r1, #8]
 8014e6c:	f1b8 0f00 	cmp.w	r8, #0
 8014e70:	dde9      	ble.n	8014e46 <__sflush_r+0xae>
 8014e72:	6a21      	ldr	r1, [r4, #32]
 8014e74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014e76:	4643      	mov	r3, r8
 8014e78:	463a      	mov	r2, r7
 8014e7a:	4628      	mov	r0, r5
 8014e7c:	47b0      	blx	r6
 8014e7e:	2800      	cmp	r0, #0
 8014e80:	dc08      	bgt.n	8014e94 <__sflush_r+0xfc>
 8014e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e8a:	81a3      	strh	r3, [r4, #12]
 8014e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8014e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e94:	4407      	add	r7, r0
 8014e96:	eba8 0800 	sub.w	r8, r8, r0
 8014e9a:	e7e7      	b.n	8014e6c <__sflush_r+0xd4>
 8014e9c:	20400001 	.word	0x20400001

08014ea0 <_fflush_r>:
 8014ea0:	b538      	push	{r3, r4, r5, lr}
 8014ea2:	690b      	ldr	r3, [r1, #16]
 8014ea4:	4605      	mov	r5, r0
 8014ea6:	460c      	mov	r4, r1
 8014ea8:	b913      	cbnz	r3, 8014eb0 <_fflush_r+0x10>
 8014eaa:	2500      	movs	r5, #0
 8014eac:	4628      	mov	r0, r5
 8014eae:	bd38      	pop	{r3, r4, r5, pc}
 8014eb0:	b118      	cbz	r0, 8014eba <_fflush_r+0x1a>
 8014eb2:	6a03      	ldr	r3, [r0, #32]
 8014eb4:	b90b      	cbnz	r3, 8014eba <_fflush_r+0x1a>
 8014eb6:	f7fc ffbf 	bl	8011e38 <__sinit>
 8014eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d0f3      	beq.n	8014eaa <_fflush_r+0xa>
 8014ec2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014ec4:	07d0      	lsls	r0, r2, #31
 8014ec6:	d404      	bmi.n	8014ed2 <_fflush_r+0x32>
 8014ec8:	0599      	lsls	r1, r3, #22
 8014eca:	d402      	bmi.n	8014ed2 <_fflush_r+0x32>
 8014ecc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014ece:	f7fd fa2c 	bl	801232a <__retarget_lock_acquire_recursive>
 8014ed2:	4628      	mov	r0, r5
 8014ed4:	4621      	mov	r1, r4
 8014ed6:	f7ff ff5f 	bl	8014d98 <__sflush_r>
 8014eda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014edc:	07da      	lsls	r2, r3, #31
 8014ede:	4605      	mov	r5, r0
 8014ee0:	d4e4      	bmi.n	8014eac <_fflush_r+0xc>
 8014ee2:	89a3      	ldrh	r3, [r4, #12]
 8014ee4:	059b      	lsls	r3, r3, #22
 8014ee6:	d4e1      	bmi.n	8014eac <_fflush_r+0xc>
 8014ee8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014eea:	f7fd fa1f 	bl	801232c <__retarget_lock_release_recursive>
 8014eee:	e7dd      	b.n	8014eac <_fflush_r+0xc>

08014ef0 <__swhatbuf_r>:
 8014ef0:	b570      	push	{r4, r5, r6, lr}
 8014ef2:	460c      	mov	r4, r1
 8014ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ef8:	2900      	cmp	r1, #0
 8014efa:	b096      	sub	sp, #88	@ 0x58
 8014efc:	4615      	mov	r5, r2
 8014efe:	461e      	mov	r6, r3
 8014f00:	da0d      	bge.n	8014f1e <__swhatbuf_r+0x2e>
 8014f02:	89a3      	ldrh	r3, [r4, #12]
 8014f04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014f08:	f04f 0100 	mov.w	r1, #0
 8014f0c:	bf14      	ite	ne
 8014f0e:	2340      	movne	r3, #64	@ 0x40
 8014f10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014f14:	2000      	movs	r0, #0
 8014f16:	6031      	str	r1, [r6, #0]
 8014f18:	602b      	str	r3, [r5, #0]
 8014f1a:	b016      	add	sp, #88	@ 0x58
 8014f1c:	bd70      	pop	{r4, r5, r6, pc}
 8014f1e:	466a      	mov	r2, sp
 8014f20:	f000 f874 	bl	801500c <_fstat_r>
 8014f24:	2800      	cmp	r0, #0
 8014f26:	dbec      	blt.n	8014f02 <__swhatbuf_r+0x12>
 8014f28:	9901      	ldr	r1, [sp, #4]
 8014f2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014f2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014f32:	4259      	negs	r1, r3
 8014f34:	4159      	adcs	r1, r3
 8014f36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014f3a:	e7eb      	b.n	8014f14 <__swhatbuf_r+0x24>

08014f3c <__smakebuf_r>:
 8014f3c:	898b      	ldrh	r3, [r1, #12]
 8014f3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014f40:	079d      	lsls	r5, r3, #30
 8014f42:	4606      	mov	r6, r0
 8014f44:	460c      	mov	r4, r1
 8014f46:	d507      	bpl.n	8014f58 <__smakebuf_r+0x1c>
 8014f48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014f4c:	6023      	str	r3, [r4, #0]
 8014f4e:	6123      	str	r3, [r4, #16]
 8014f50:	2301      	movs	r3, #1
 8014f52:	6163      	str	r3, [r4, #20]
 8014f54:	b003      	add	sp, #12
 8014f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014f58:	ab01      	add	r3, sp, #4
 8014f5a:	466a      	mov	r2, sp
 8014f5c:	f7ff ffc8 	bl	8014ef0 <__swhatbuf_r>
 8014f60:	9f00      	ldr	r7, [sp, #0]
 8014f62:	4605      	mov	r5, r0
 8014f64:	4639      	mov	r1, r7
 8014f66:	4630      	mov	r0, r6
 8014f68:	f7fe f8c2 	bl	80130f0 <_malloc_r>
 8014f6c:	b948      	cbnz	r0, 8014f82 <__smakebuf_r+0x46>
 8014f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f72:	059a      	lsls	r2, r3, #22
 8014f74:	d4ee      	bmi.n	8014f54 <__smakebuf_r+0x18>
 8014f76:	f023 0303 	bic.w	r3, r3, #3
 8014f7a:	f043 0302 	orr.w	r3, r3, #2
 8014f7e:	81a3      	strh	r3, [r4, #12]
 8014f80:	e7e2      	b.n	8014f48 <__smakebuf_r+0xc>
 8014f82:	89a3      	ldrh	r3, [r4, #12]
 8014f84:	6020      	str	r0, [r4, #0]
 8014f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f8a:	81a3      	strh	r3, [r4, #12]
 8014f8c:	9b01      	ldr	r3, [sp, #4]
 8014f8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014f92:	b15b      	cbz	r3, 8014fac <__smakebuf_r+0x70>
 8014f94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f98:	4630      	mov	r0, r6
 8014f9a:	f000 f849 	bl	8015030 <_isatty_r>
 8014f9e:	b128      	cbz	r0, 8014fac <__smakebuf_r+0x70>
 8014fa0:	89a3      	ldrh	r3, [r4, #12]
 8014fa2:	f023 0303 	bic.w	r3, r3, #3
 8014fa6:	f043 0301 	orr.w	r3, r3, #1
 8014faa:	81a3      	strh	r3, [r4, #12]
 8014fac:	89a3      	ldrh	r3, [r4, #12]
 8014fae:	431d      	orrs	r5, r3
 8014fb0:	81a5      	strh	r5, [r4, #12]
 8014fb2:	e7cf      	b.n	8014f54 <__smakebuf_r+0x18>

08014fb4 <memmove>:
 8014fb4:	4288      	cmp	r0, r1
 8014fb6:	b510      	push	{r4, lr}
 8014fb8:	eb01 0402 	add.w	r4, r1, r2
 8014fbc:	d902      	bls.n	8014fc4 <memmove+0x10>
 8014fbe:	4284      	cmp	r4, r0
 8014fc0:	4623      	mov	r3, r4
 8014fc2:	d807      	bhi.n	8014fd4 <memmove+0x20>
 8014fc4:	1e43      	subs	r3, r0, #1
 8014fc6:	42a1      	cmp	r1, r4
 8014fc8:	d008      	beq.n	8014fdc <memmove+0x28>
 8014fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014fd2:	e7f8      	b.n	8014fc6 <memmove+0x12>
 8014fd4:	4402      	add	r2, r0
 8014fd6:	4601      	mov	r1, r0
 8014fd8:	428a      	cmp	r2, r1
 8014fda:	d100      	bne.n	8014fde <memmove+0x2a>
 8014fdc:	bd10      	pop	{r4, pc}
 8014fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014fe6:	e7f7      	b.n	8014fd8 <memmove+0x24>

08014fe8 <strncmp>:
 8014fe8:	b510      	push	{r4, lr}
 8014fea:	b16a      	cbz	r2, 8015008 <strncmp+0x20>
 8014fec:	3901      	subs	r1, #1
 8014fee:	1884      	adds	r4, r0, r2
 8014ff0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014ff4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014ff8:	429a      	cmp	r2, r3
 8014ffa:	d103      	bne.n	8015004 <strncmp+0x1c>
 8014ffc:	42a0      	cmp	r0, r4
 8014ffe:	d001      	beq.n	8015004 <strncmp+0x1c>
 8015000:	2a00      	cmp	r2, #0
 8015002:	d1f5      	bne.n	8014ff0 <strncmp+0x8>
 8015004:	1ad0      	subs	r0, r2, r3
 8015006:	bd10      	pop	{r4, pc}
 8015008:	4610      	mov	r0, r2
 801500a:	e7fc      	b.n	8015006 <strncmp+0x1e>

0801500c <_fstat_r>:
 801500c:	b538      	push	{r3, r4, r5, lr}
 801500e:	4d07      	ldr	r5, [pc, #28]	@ (801502c <_fstat_r+0x20>)
 8015010:	2300      	movs	r3, #0
 8015012:	4604      	mov	r4, r0
 8015014:	4608      	mov	r0, r1
 8015016:	4611      	mov	r1, r2
 8015018:	602b      	str	r3, [r5, #0]
 801501a:	f7ed fac7 	bl	80025ac <_fstat>
 801501e:	1c43      	adds	r3, r0, #1
 8015020:	d102      	bne.n	8015028 <_fstat_r+0x1c>
 8015022:	682b      	ldr	r3, [r5, #0]
 8015024:	b103      	cbz	r3, 8015028 <_fstat_r+0x1c>
 8015026:	6023      	str	r3, [r4, #0]
 8015028:	bd38      	pop	{r3, r4, r5, pc}
 801502a:	bf00      	nop
 801502c:	20005ec0 	.word	0x20005ec0

08015030 <_isatty_r>:
 8015030:	b538      	push	{r3, r4, r5, lr}
 8015032:	4d06      	ldr	r5, [pc, #24]	@ (801504c <_isatty_r+0x1c>)
 8015034:	2300      	movs	r3, #0
 8015036:	4604      	mov	r4, r0
 8015038:	4608      	mov	r0, r1
 801503a:	602b      	str	r3, [r5, #0]
 801503c:	f7ed fac6 	bl	80025cc <_isatty>
 8015040:	1c43      	adds	r3, r0, #1
 8015042:	d102      	bne.n	801504a <_isatty_r+0x1a>
 8015044:	682b      	ldr	r3, [r5, #0]
 8015046:	b103      	cbz	r3, 801504a <_isatty_r+0x1a>
 8015048:	6023      	str	r3, [r4, #0]
 801504a:	bd38      	pop	{r3, r4, r5, pc}
 801504c:	20005ec0 	.word	0x20005ec0

08015050 <_sbrk_r>:
 8015050:	b538      	push	{r3, r4, r5, lr}
 8015052:	4d06      	ldr	r5, [pc, #24]	@ (801506c <_sbrk_r+0x1c>)
 8015054:	2300      	movs	r3, #0
 8015056:	4604      	mov	r4, r0
 8015058:	4608      	mov	r0, r1
 801505a:	602b      	str	r3, [r5, #0]
 801505c:	f7ed face 	bl	80025fc <_sbrk>
 8015060:	1c43      	adds	r3, r0, #1
 8015062:	d102      	bne.n	801506a <_sbrk_r+0x1a>
 8015064:	682b      	ldr	r3, [r5, #0]
 8015066:	b103      	cbz	r3, 801506a <_sbrk_r+0x1a>
 8015068:	6023      	str	r3, [r4, #0]
 801506a:	bd38      	pop	{r3, r4, r5, pc}
 801506c:	20005ec0 	.word	0x20005ec0

08015070 <nan>:
 8015070:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015078 <nan+0x8>
 8015074:	4770      	bx	lr
 8015076:	bf00      	nop
 8015078:	00000000 	.word	0x00000000
 801507c:	7ff80000 	.word	0x7ff80000

08015080 <__assert_func>:
 8015080:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015082:	4614      	mov	r4, r2
 8015084:	461a      	mov	r2, r3
 8015086:	4b09      	ldr	r3, [pc, #36]	@ (80150ac <__assert_func+0x2c>)
 8015088:	681b      	ldr	r3, [r3, #0]
 801508a:	4605      	mov	r5, r0
 801508c:	68d8      	ldr	r0, [r3, #12]
 801508e:	b14c      	cbz	r4, 80150a4 <__assert_func+0x24>
 8015090:	4b07      	ldr	r3, [pc, #28]	@ (80150b0 <__assert_func+0x30>)
 8015092:	9100      	str	r1, [sp, #0]
 8015094:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015098:	4906      	ldr	r1, [pc, #24]	@ (80150b4 <__assert_func+0x34>)
 801509a:	462b      	mov	r3, r5
 801509c:	f000 fba8 	bl	80157f0 <fiprintf>
 80150a0:	f000 fbb8 	bl	8015814 <abort>
 80150a4:	4b04      	ldr	r3, [pc, #16]	@ (80150b8 <__assert_func+0x38>)
 80150a6:	461c      	mov	r4, r3
 80150a8:	e7f3      	b.n	8015092 <__assert_func+0x12>
 80150aa:	bf00      	nop
 80150ac:	20000080 	.word	0x20000080
 80150b0:	0801641e 	.word	0x0801641e
 80150b4:	0801642b 	.word	0x0801642b
 80150b8:	08016459 	.word	0x08016459

080150bc <_calloc_r>:
 80150bc:	b570      	push	{r4, r5, r6, lr}
 80150be:	fba1 5402 	umull	r5, r4, r1, r2
 80150c2:	b934      	cbnz	r4, 80150d2 <_calloc_r+0x16>
 80150c4:	4629      	mov	r1, r5
 80150c6:	f7fe f813 	bl	80130f0 <_malloc_r>
 80150ca:	4606      	mov	r6, r0
 80150cc:	b928      	cbnz	r0, 80150da <_calloc_r+0x1e>
 80150ce:	4630      	mov	r0, r6
 80150d0:	bd70      	pop	{r4, r5, r6, pc}
 80150d2:	220c      	movs	r2, #12
 80150d4:	6002      	str	r2, [r0, #0]
 80150d6:	2600      	movs	r6, #0
 80150d8:	e7f9      	b.n	80150ce <_calloc_r+0x12>
 80150da:	462a      	mov	r2, r5
 80150dc:	4621      	mov	r1, r4
 80150de:	f7fd f823 	bl	8012128 <memset>
 80150e2:	e7f4      	b.n	80150ce <_calloc_r+0x12>

080150e4 <rshift>:
 80150e4:	6903      	ldr	r3, [r0, #16]
 80150e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80150ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80150ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80150f2:	f100 0414 	add.w	r4, r0, #20
 80150f6:	dd45      	ble.n	8015184 <rshift+0xa0>
 80150f8:	f011 011f 	ands.w	r1, r1, #31
 80150fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015100:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015104:	d10c      	bne.n	8015120 <rshift+0x3c>
 8015106:	f100 0710 	add.w	r7, r0, #16
 801510a:	4629      	mov	r1, r5
 801510c:	42b1      	cmp	r1, r6
 801510e:	d334      	bcc.n	801517a <rshift+0x96>
 8015110:	1a9b      	subs	r3, r3, r2
 8015112:	009b      	lsls	r3, r3, #2
 8015114:	1eea      	subs	r2, r5, #3
 8015116:	4296      	cmp	r6, r2
 8015118:	bf38      	it	cc
 801511a:	2300      	movcc	r3, #0
 801511c:	4423      	add	r3, r4
 801511e:	e015      	b.n	801514c <rshift+0x68>
 8015120:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015124:	f1c1 0820 	rsb	r8, r1, #32
 8015128:	40cf      	lsrs	r7, r1
 801512a:	f105 0e04 	add.w	lr, r5, #4
 801512e:	46a1      	mov	r9, r4
 8015130:	4576      	cmp	r6, lr
 8015132:	46f4      	mov	ip, lr
 8015134:	d815      	bhi.n	8015162 <rshift+0x7e>
 8015136:	1a9a      	subs	r2, r3, r2
 8015138:	0092      	lsls	r2, r2, #2
 801513a:	3a04      	subs	r2, #4
 801513c:	3501      	adds	r5, #1
 801513e:	42ae      	cmp	r6, r5
 8015140:	bf38      	it	cc
 8015142:	2200      	movcc	r2, #0
 8015144:	18a3      	adds	r3, r4, r2
 8015146:	50a7      	str	r7, [r4, r2]
 8015148:	b107      	cbz	r7, 801514c <rshift+0x68>
 801514a:	3304      	adds	r3, #4
 801514c:	1b1a      	subs	r2, r3, r4
 801514e:	42a3      	cmp	r3, r4
 8015150:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015154:	bf08      	it	eq
 8015156:	2300      	moveq	r3, #0
 8015158:	6102      	str	r2, [r0, #16]
 801515a:	bf08      	it	eq
 801515c:	6143      	streq	r3, [r0, #20]
 801515e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015162:	f8dc c000 	ldr.w	ip, [ip]
 8015166:	fa0c fc08 	lsl.w	ip, ip, r8
 801516a:	ea4c 0707 	orr.w	r7, ip, r7
 801516e:	f849 7b04 	str.w	r7, [r9], #4
 8015172:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015176:	40cf      	lsrs	r7, r1
 8015178:	e7da      	b.n	8015130 <rshift+0x4c>
 801517a:	f851 cb04 	ldr.w	ip, [r1], #4
 801517e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015182:	e7c3      	b.n	801510c <rshift+0x28>
 8015184:	4623      	mov	r3, r4
 8015186:	e7e1      	b.n	801514c <rshift+0x68>

08015188 <__hexdig_fun>:
 8015188:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801518c:	2b09      	cmp	r3, #9
 801518e:	d802      	bhi.n	8015196 <__hexdig_fun+0xe>
 8015190:	3820      	subs	r0, #32
 8015192:	b2c0      	uxtb	r0, r0
 8015194:	4770      	bx	lr
 8015196:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801519a:	2b05      	cmp	r3, #5
 801519c:	d801      	bhi.n	80151a2 <__hexdig_fun+0x1a>
 801519e:	3847      	subs	r0, #71	@ 0x47
 80151a0:	e7f7      	b.n	8015192 <__hexdig_fun+0xa>
 80151a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80151a6:	2b05      	cmp	r3, #5
 80151a8:	d801      	bhi.n	80151ae <__hexdig_fun+0x26>
 80151aa:	3827      	subs	r0, #39	@ 0x27
 80151ac:	e7f1      	b.n	8015192 <__hexdig_fun+0xa>
 80151ae:	2000      	movs	r0, #0
 80151b0:	4770      	bx	lr
	...

080151b4 <__gethex>:
 80151b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151b8:	b085      	sub	sp, #20
 80151ba:	468a      	mov	sl, r1
 80151bc:	9302      	str	r3, [sp, #8]
 80151be:	680b      	ldr	r3, [r1, #0]
 80151c0:	9001      	str	r0, [sp, #4]
 80151c2:	4690      	mov	r8, r2
 80151c4:	1c9c      	adds	r4, r3, #2
 80151c6:	46a1      	mov	r9, r4
 80151c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80151cc:	2830      	cmp	r0, #48	@ 0x30
 80151ce:	d0fa      	beq.n	80151c6 <__gethex+0x12>
 80151d0:	eba9 0303 	sub.w	r3, r9, r3
 80151d4:	f1a3 0b02 	sub.w	fp, r3, #2
 80151d8:	f7ff ffd6 	bl	8015188 <__hexdig_fun>
 80151dc:	4605      	mov	r5, r0
 80151de:	2800      	cmp	r0, #0
 80151e0:	d168      	bne.n	80152b4 <__gethex+0x100>
 80151e2:	49a0      	ldr	r1, [pc, #640]	@ (8015464 <__gethex+0x2b0>)
 80151e4:	2201      	movs	r2, #1
 80151e6:	4648      	mov	r0, r9
 80151e8:	f7ff fefe 	bl	8014fe8 <strncmp>
 80151ec:	4607      	mov	r7, r0
 80151ee:	2800      	cmp	r0, #0
 80151f0:	d167      	bne.n	80152c2 <__gethex+0x10e>
 80151f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80151f6:	4626      	mov	r6, r4
 80151f8:	f7ff ffc6 	bl	8015188 <__hexdig_fun>
 80151fc:	2800      	cmp	r0, #0
 80151fe:	d062      	beq.n	80152c6 <__gethex+0x112>
 8015200:	4623      	mov	r3, r4
 8015202:	7818      	ldrb	r0, [r3, #0]
 8015204:	2830      	cmp	r0, #48	@ 0x30
 8015206:	4699      	mov	r9, r3
 8015208:	f103 0301 	add.w	r3, r3, #1
 801520c:	d0f9      	beq.n	8015202 <__gethex+0x4e>
 801520e:	f7ff ffbb 	bl	8015188 <__hexdig_fun>
 8015212:	fab0 f580 	clz	r5, r0
 8015216:	096d      	lsrs	r5, r5, #5
 8015218:	f04f 0b01 	mov.w	fp, #1
 801521c:	464a      	mov	r2, r9
 801521e:	4616      	mov	r6, r2
 8015220:	3201      	adds	r2, #1
 8015222:	7830      	ldrb	r0, [r6, #0]
 8015224:	f7ff ffb0 	bl	8015188 <__hexdig_fun>
 8015228:	2800      	cmp	r0, #0
 801522a:	d1f8      	bne.n	801521e <__gethex+0x6a>
 801522c:	498d      	ldr	r1, [pc, #564]	@ (8015464 <__gethex+0x2b0>)
 801522e:	2201      	movs	r2, #1
 8015230:	4630      	mov	r0, r6
 8015232:	f7ff fed9 	bl	8014fe8 <strncmp>
 8015236:	2800      	cmp	r0, #0
 8015238:	d13f      	bne.n	80152ba <__gethex+0x106>
 801523a:	b944      	cbnz	r4, 801524e <__gethex+0x9a>
 801523c:	1c74      	adds	r4, r6, #1
 801523e:	4622      	mov	r2, r4
 8015240:	4616      	mov	r6, r2
 8015242:	3201      	adds	r2, #1
 8015244:	7830      	ldrb	r0, [r6, #0]
 8015246:	f7ff ff9f 	bl	8015188 <__hexdig_fun>
 801524a:	2800      	cmp	r0, #0
 801524c:	d1f8      	bne.n	8015240 <__gethex+0x8c>
 801524e:	1ba4      	subs	r4, r4, r6
 8015250:	00a7      	lsls	r7, r4, #2
 8015252:	7833      	ldrb	r3, [r6, #0]
 8015254:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015258:	2b50      	cmp	r3, #80	@ 0x50
 801525a:	d13e      	bne.n	80152da <__gethex+0x126>
 801525c:	7873      	ldrb	r3, [r6, #1]
 801525e:	2b2b      	cmp	r3, #43	@ 0x2b
 8015260:	d033      	beq.n	80152ca <__gethex+0x116>
 8015262:	2b2d      	cmp	r3, #45	@ 0x2d
 8015264:	d034      	beq.n	80152d0 <__gethex+0x11c>
 8015266:	1c71      	adds	r1, r6, #1
 8015268:	2400      	movs	r4, #0
 801526a:	7808      	ldrb	r0, [r1, #0]
 801526c:	f7ff ff8c 	bl	8015188 <__hexdig_fun>
 8015270:	1e43      	subs	r3, r0, #1
 8015272:	b2db      	uxtb	r3, r3
 8015274:	2b18      	cmp	r3, #24
 8015276:	d830      	bhi.n	80152da <__gethex+0x126>
 8015278:	f1a0 0210 	sub.w	r2, r0, #16
 801527c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015280:	f7ff ff82 	bl	8015188 <__hexdig_fun>
 8015284:	f100 3cff 	add.w	ip, r0, #4294967295
 8015288:	fa5f fc8c 	uxtb.w	ip, ip
 801528c:	f1bc 0f18 	cmp.w	ip, #24
 8015290:	f04f 030a 	mov.w	r3, #10
 8015294:	d91e      	bls.n	80152d4 <__gethex+0x120>
 8015296:	b104      	cbz	r4, 801529a <__gethex+0xe6>
 8015298:	4252      	negs	r2, r2
 801529a:	4417      	add	r7, r2
 801529c:	f8ca 1000 	str.w	r1, [sl]
 80152a0:	b1ed      	cbz	r5, 80152de <__gethex+0x12a>
 80152a2:	f1bb 0f00 	cmp.w	fp, #0
 80152a6:	bf0c      	ite	eq
 80152a8:	2506      	moveq	r5, #6
 80152aa:	2500      	movne	r5, #0
 80152ac:	4628      	mov	r0, r5
 80152ae:	b005      	add	sp, #20
 80152b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152b4:	2500      	movs	r5, #0
 80152b6:	462c      	mov	r4, r5
 80152b8:	e7b0      	b.n	801521c <__gethex+0x68>
 80152ba:	2c00      	cmp	r4, #0
 80152bc:	d1c7      	bne.n	801524e <__gethex+0x9a>
 80152be:	4627      	mov	r7, r4
 80152c0:	e7c7      	b.n	8015252 <__gethex+0x9e>
 80152c2:	464e      	mov	r6, r9
 80152c4:	462f      	mov	r7, r5
 80152c6:	2501      	movs	r5, #1
 80152c8:	e7c3      	b.n	8015252 <__gethex+0x9e>
 80152ca:	2400      	movs	r4, #0
 80152cc:	1cb1      	adds	r1, r6, #2
 80152ce:	e7cc      	b.n	801526a <__gethex+0xb6>
 80152d0:	2401      	movs	r4, #1
 80152d2:	e7fb      	b.n	80152cc <__gethex+0x118>
 80152d4:	fb03 0002 	mla	r0, r3, r2, r0
 80152d8:	e7ce      	b.n	8015278 <__gethex+0xc4>
 80152da:	4631      	mov	r1, r6
 80152dc:	e7de      	b.n	801529c <__gethex+0xe8>
 80152de:	eba6 0309 	sub.w	r3, r6, r9
 80152e2:	3b01      	subs	r3, #1
 80152e4:	4629      	mov	r1, r5
 80152e6:	2b07      	cmp	r3, #7
 80152e8:	dc0a      	bgt.n	8015300 <__gethex+0x14c>
 80152ea:	9801      	ldr	r0, [sp, #4]
 80152ec:	f7fd ff8c 	bl	8013208 <_Balloc>
 80152f0:	4604      	mov	r4, r0
 80152f2:	b940      	cbnz	r0, 8015306 <__gethex+0x152>
 80152f4:	4b5c      	ldr	r3, [pc, #368]	@ (8015468 <__gethex+0x2b4>)
 80152f6:	4602      	mov	r2, r0
 80152f8:	21e4      	movs	r1, #228	@ 0xe4
 80152fa:	485c      	ldr	r0, [pc, #368]	@ (801546c <__gethex+0x2b8>)
 80152fc:	f7ff fec0 	bl	8015080 <__assert_func>
 8015300:	3101      	adds	r1, #1
 8015302:	105b      	asrs	r3, r3, #1
 8015304:	e7ef      	b.n	80152e6 <__gethex+0x132>
 8015306:	f100 0a14 	add.w	sl, r0, #20
 801530a:	2300      	movs	r3, #0
 801530c:	4655      	mov	r5, sl
 801530e:	469b      	mov	fp, r3
 8015310:	45b1      	cmp	r9, r6
 8015312:	d337      	bcc.n	8015384 <__gethex+0x1d0>
 8015314:	f845 bb04 	str.w	fp, [r5], #4
 8015318:	eba5 050a 	sub.w	r5, r5, sl
 801531c:	10ad      	asrs	r5, r5, #2
 801531e:	6125      	str	r5, [r4, #16]
 8015320:	4658      	mov	r0, fp
 8015322:	f7fe f863 	bl	80133ec <__hi0bits>
 8015326:	016d      	lsls	r5, r5, #5
 8015328:	f8d8 6000 	ldr.w	r6, [r8]
 801532c:	1a2d      	subs	r5, r5, r0
 801532e:	42b5      	cmp	r5, r6
 8015330:	dd54      	ble.n	80153dc <__gethex+0x228>
 8015332:	1bad      	subs	r5, r5, r6
 8015334:	4629      	mov	r1, r5
 8015336:	4620      	mov	r0, r4
 8015338:	f7fe fbef 	bl	8013b1a <__any_on>
 801533c:	4681      	mov	r9, r0
 801533e:	b178      	cbz	r0, 8015360 <__gethex+0x1ac>
 8015340:	1e6b      	subs	r3, r5, #1
 8015342:	1159      	asrs	r1, r3, #5
 8015344:	f003 021f 	and.w	r2, r3, #31
 8015348:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801534c:	f04f 0901 	mov.w	r9, #1
 8015350:	fa09 f202 	lsl.w	r2, r9, r2
 8015354:	420a      	tst	r2, r1
 8015356:	d003      	beq.n	8015360 <__gethex+0x1ac>
 8015358:	454b      	cmp	r3, r9
 801535a:	dc36      	bgt.n	80153ca <__gethex+0x216>
 801535c:	f04f 0902 	mov.w	r9, #2
 8015360:	4629      	mov	r1, r5
 8015362:	4620      	mov	r0, r4
 8015364:	f7ff febe 	bl	80150e4 <rshift>
 8015368:	442f      	add	r7, r5
 801536a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801536e:	42bb      	cmp	r3, r7
 8015370:	da42      	bge.n	80153f8 <__gethex+0x244>
 8015372:	9801      	ldr	r0, [sp, #4]
 8015374:	4621      	mov	r1, r4
 8015376:	f7fd ff87 	bl	8013288 <_Bfree>
 801537a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801537c:	2300      	movs	r3, #0
 801537e:	6013      	str	r3, [r2, #0]
 8015380:	25a3      	movs	r5, #163	@ 0xa3
 8015382:	e793      	b.n	80152ac <__gethex+0xf8>
 8015384:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015388:	2a2e      	cmp	r2, #46	@ 0x2e
 801538a:	d012      	beq.n	80153b2 <__gethex+0x1fe>
 801538c:	2b20      	cmp	r3, #32
 801538e:	d104      	bne.n	801539a <__gethex+0x1e6>
 8015390:	f845 bb04 	str.w	fp, [r5], #4
 8015394:	f04f 0b00 	mov.w	fp, #0
 8015398:	465b      	mov	r3, fp
 801539a:	7830      	ldrb	r0, [r6, #0]
 801539c:	9303      	str	r3, [sp, #12]
 801539e:	f7ff fef3 	bl	8015188 <__hexdig_fun>
 80153a2:	9b03      	ldr	r3, [sp, #12]
 80153a4:	f000 000f 	and.w	r0, r0, #15
 80153a8:	4098      	lsls	r0, r3
 80153aa:	ea4b 0b00 	orr.w	fp, fp, r0
 80153ae:	3304      	adds	r3, #4
 80153b0:	e7ae      	b.n	8015310 <__gethex+0x15c>
 80153b2:	45b1      	cmp	r9, r6
 80153b4:	d8ea      	bhi.n	801538c <__gethex+0x1d8>
 80153b6:	492b      	ldr	r1, [pc, #172]	@ (8015464 <__gethex+0x2b0>)
 80153b8:	9303      	str	r3, [sp, #12]
 80153ba:	2201      	movs	r2, #1
 80153bc:	4630      	mov	r0, r6
 80153be:	f7ff fe13 	bl	8014fe8 <strncmp>
 80153c2:	9b03      	ldr	r3, [sp, #12]
 80153c4:	2800      	cmp	r0, #0
 80153c6:	d1e1      	bne.n	801538c <__gethex+0x1d8>
 80153c8:	e7a2      	b.n	8015310 <__gethex+0x15c>
 80153ca:	1ea9      	subs	r1, r5, #2
 80153cc:	4620      	mov	r0, r4
 80153ce:	f7fe fba4 	bl	8013b1a <__any_on>
 80153d2:	2800      	cmp	r0, #0
 80153d4:	d0c2      	beq.n	801535c <__gethex+0x1a8>
 80153d6:	f04f 0903 	mov.w	r9, #3
 80153da:	e7c1      	b.n	8015360 <__gethex+0x1ac>
 80153dc:	da09      	bge.n	80153f2 <__gethex+0x23e>
 80153de:	1b75      	subs	r5, r6, r5
 80153e0:	4621      	mov	r1, r4
 80153e2:	9801      	ldr	r0, [sp, #4]
 80153e4:	462a      	mov	r2, r5
 80153e6:	f7fe f95f 	bl	80136a8 <__lshift>
 80153ea:	1b7f      	subs	r7, r7, r5
 80153ec:	4604      	mov	r4, r0
 80153ee:	f100 0a14 	add.w	sl, r0, #20
 80153f2:	f04f 0900 	mov.w	r9, #0
 80153f6:	e7b8      	b.n	801536a <__gethex+0x1b6>
 80153f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80153fc:	42bd      	cmp	r5, r7
 80153fe:	dd6f      	ble.n	80154e0 <__gethex+0x32c>
 8015400:	1bed      	subs	r5, r5, r7
 8015402:	42ae      	cmp	r6, r5
 8015404:	dc34      	bgt.n	8015470 <__gethex+0x2bc>
 8015406:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801540a:	2b02      	cmp	r3, #2
 801540c:	d022      	beq.n	8015454 <__gethex+0x2a0>
 801540e:	2b03      	cmp	r3, #3
 8015410:	d024      	beq.n	801545c <__gethex+0x2a8>
 8015412:	2b01      	cmp	r3, #1
 8015414:	d115      	bne.n	8015442 <__gethex+0x28e>
 8015416:	42ae      	cmp	r6, r5
 8015418:	d113      	bne.n	8015442 <__gethex+0x28e>
 801541a:	2e01      	cmp	r6, #1
 801541c:	d10b      	bne.n	8015436 <__gethex+0x282>
 801541e:	9a02      	ldr	r2, [sp, #8]
 8015420:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015424:	6013      	str	r3, [r2, #0]
 8015426:	2301      	movs	r3, #1
 8015428:	6123      	str	r3, [r4, #16]
 801542a:	f8ca 3000 	str.w	r3, [sl]
 801542e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015430:	2562      	movs	r5, #98	@ 0x62
 8015432:	601c      	str	r4, [r3, #0]
 8015434:	e73a      	b.n	80152ac <__gethex+0xf8>
 8015436:	1e71      	subs	r1, r6, #1
 8015438:	4620      	mov	r0, r4
 801543a:	f7fe fb6e 	bl	8013b1a <__any_on>
 801543e:	2800      	cmp	r0, #0
 8015440:	d1ed      	bne.n	801541e <__gethex+0x26a>
 8015442:	9801      	ldr	r0, [sp, #4]
 8015444:	4621      	mov	r1, r4
 8015446:	f7fd ff1f 	bl	8013288 <_Bfree>
 801544a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801544c:	2300      	movs	r3, #0
 801544e:	6013      	str	r3, [r2, #0]
 8015450:	2550      	movs	r5, #80	@ 0x50
 8015452:	e72b      	b.n	80152ac <__gethex+0xf8>
 8015454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015456:	2b00      	cmp	r3, #0
 8015458:	d1f3      	bne.n	8015442 <__gethex+0x28e>
 801545a:	e7e0      	b.n	801541e <__gethex+0x26a>
 801545c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801545e:	2b00      	cmp	r3, #0
 8015460:	d1dd      	bne.n	801541e <__gethex+0x26a>
 8015462:	e7ee      	b.n	8015442 <__gethex+0x28e>
 8015464:	08016403 	.word	0x08016403
 8015468:	08016399 	.word	0x08016399
 801546c:	0801645a 	.word	0x0801645a
 8015470:	1e6f      	subs	r7, r5, #1
 8015472:	f1b9 0f00 	cmp.w	r9, #0
 8015476:	d130      	bne.n	80154da <__gethex+0x326>
 8015478:	b127      	cbz	r7, 8015484 <__gethex+0x2d0>
 801547a:	4639      	mov	r1, r7
 801547c:	4620      	mov	r0, r4
 801547e:	f7fe fb4c 	bl	8013b1a <__any_on>
 8015482:	4681      	mov	r9, r0
 8015484:	117a      	asrs	r2, r7, #5
 8015486:	2301      	movs	r3, #1
 8015488:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801548c:	f007 071f 	and.w	r7, r7, #31
 8015490:	40bb      	lsls	r3, r7
 8015492:	4213      	tst	r3, r2
 8015494:	4629      	mov	r1, r5
 8015496:	4620      	mov	r0, r4
 8015498:	bf18      	it	ne
 801549a:	f049 0902 	orrne.w	r9, r9, #2
 801549e:	f7ff fe21 	bl	80150e4 <rshift>
 80154a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80154a6:	1b76      	subs	r6, r6, r5
 80154a8:	2502      	movs	r5, #2
 80154aa:	f1b9 0f00 	cmp.w	r9, #0
 80154ae:	d047      	beq.n	8015540 <__gethex+0x38c>
 80154b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80154b4:	2b02      	cmp	r3, #2
 80154b6:	d015      	beq.n	80154e4 <__gethex+0x330>
 80154b8:	2b03      	cmp	r3, #3
 80154ba:	d017      	beq.n	80154ec <__gethex+0x338>
 80154bc:	2b01      	cmp	r3, #1
 80154be:	d109      	bne.n	80154d4 <__gethex+0x320>
 80154c0:	f019 0f02 	tst.w	r9, #2
 80154c4:	d006      	beq.n	80154d4 <__gethex+0x320>
 80154c6:	f8da 3000 	ldr.w	r3, [sl]
 80154ca:	ea49 0903 	orr.w	r9, r9, r3
 80154ce:	f019 0f01 	tst.w	r9, #1
 80154d2:	d10e      	bne.n	80154f2 <__gethex+0x33e>
 80154d4:	f045 0510 	orr.w	r5, r5, #16
 80154d8:	e032      	b.n	8015540 <__gethex+0x38c>
 80154da:	f04f 0901 	mov.w	r9, #1
 80154de:	e7d1      	b.n	8015484 <__gethex+0x2d0>
 80154e0:	2501      	movs	r5, #1
 80154e2:	e7e2      	b.n	80154aa <__gethex+0x2f6>
 80154e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154e6:	f1c3 0301 	rsb	r3, r3, #1
 80154ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80154ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d0f0      	beq.n	80154d4 <__gethex+0x320>
 80154f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80154f6:	f104 0314 	add.w	r3, r4, #20
 80154fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80154fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015502:	f04f 0c00 	mov.w	ip, #0
 8015506:	4618      	mov	r0, r3
 8015508:	f853 2b04 	ldr.w	r2, [r3], #4
 801550c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015510:	d01b      	beq.n	801554a <__gethex+0x396>
 8015512:	3201      	adds	r2, #1
 8015514:	6002      	str	r2, [r0, #0]
 8015516:	2d02      	cmp	r5, #2
 8015518:	f104 0314 	add.w	r3, r4, #20
 801551c:	d13c      	bne.n	8015598 <__gethex+0x3e4>
 801551e:	f8d8 2000 	ldr.w	r2, [r8]
 8015522:	3a01      	subs	r2, #1
 8015524:	42b2      	cmp	r2, r6
 8015526:	d109      	bne.n	801553c <__gethex+0x388>
 8015528:	1171      	asrs	r1, r6, #5
 801552a:	2201      	movs	r2, #1
 801552c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015530:	f006 061f 	and.w	r6, r6, #31
 8015534:	fa02 f606 	lsl.w	r6, r2, r6
 8015538:	421e      	tst	r6, r3
 801553a:	d13a      	bne.n	80155b2 <__gethex+0x3fe>
 801553c:	f045 0520 	orr.w	r5, r5, #32
 8015540:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015542:	601c      	str	r4, [r3, #0]
 8015544:	9b02      	ldr	r3, [sp, #8]
 8015546:	601f      	str	r7, [r3, #0]
 8015548:	e6b0      	b.n	80152ac <__gethex+0xf8>
 801554a:	4299      	cmp	r1, r3
 801554c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015550:	d8d9      	bhi.n	8015506 <__gethex+0x352>
 8015552:	68a3      	ldr	r3, [r4, #8]
 8015554:	459b      	cmp	fp, r3
 8015556:	db17      	blt.n	8015588 <__gethex+0x3d4>
 8015558:	6861      	ldr	r1, [r4, #4]
 801555a:	9801      	ldr	r0, [sp, #4]
 801555c:	3101      	adds	r1, #1
 801555e:	f7fd fe53 	bl	8013208 <_Balloc>
 8015562:	4681      	mov	r9, r0
 8015564:	b918      	cbnz	r0, 801556e <__gethex+0x3ba>
 8015566:	4b1a      	ldr	r3, [pc, #104]	@ (80155d0 <__gethex+0x41c>)
 8015568:	4602      	mov	r2, r0
 801556a:	2184      	movs	r1, #132	@ 0x84
 801556c:	e6c5      	b.n	80152fa <__gethex+0x146>
 801556e:	6922      	ldr	r2, [r4, #16]
 8015570:	3202      	adds	r2, #2
 8015572:	f104 010c 	add.w	r1, r4, #12
 8015576:	0092      	lsls	r2, r2, #2
 8015578:	300c      	adds	r0, #12
 801557a:	f7fc fed8 	bl	801232e <memcpy>
 801557e:	4621      	mov	r1, r4
 8015580:	9801      	ldr	r0, [sp, #4]
 8015582:	f7fd fe81 	bl	8013288 <_Bfree>
 8015586:	464c      	mov	r4, r9
 8015588:	6923      	ldr	r3, [r4, #16]
 801558a:	1c5a      	adds	r2, r3, #1
 801558c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015590:	6122      	str	r2, [r4, #16]
 8015592:	2201      	movs	r2, #1
 8015594:	615a      	str	r2, [r3, #20]
 8015596:	e7be      	b.n	8015516 <__gethex+0x362>
 8015598:	6922      	ldr	r2, [r4, #16]
 801559a:	455a      	cmp	r2, fp
 801559c:	dd0b      	ble.n	80155b6 <__gethex+0x402>
 801559e:	2101      	movs	r1, #1
 80155a0:	4620      	mov	r0, r4
 80155a2:	f7ff fd9f 	bl	80150e4 <rshift>
 80155a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80155aa:	3701      	adds	r7, #1
 80155ac:	42bb      	cmp	r3, r7
 80155ae:	f6ff aee0 	blt.w	8015372 <__gethex+0x1be>
 80155b2:	2501      	movs	r5, #1
 80155b4:	e7c2      	b.n	801553c <__gethex+0x388>
 80155b6:	f016 061f 	ands.w	r6, r6, #31
 80155ba:	d0fa      	beq.n	80155b2 <__gethex+0x3fe>
 80155bc:	4453      	add	r3, sl
 80155be:	f1c6 0620 	rsb	r6, r6, #32
 80155c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80155c6:	f7fd ff11 	bl	80133ec <__hi0bits>
 80155ca:	42b0      	cmp	r0, r6
 80155cc:	dbe7      	blt.n	801559e <__gethex+0x3ea>
 80155ce:	e7f0      	b.n	80155b2 <__gethex+0x3fe>
 80155d0:	08016399 	.word	0x08016399

080155d4 <L_shift>:
 80155d4:	f1c2 0208 	rsb	r2, r2, #8
 80155d8:	0092      	lsls	r2, r2, #2
 80155da:	b570      	push	{r4, r5, r6, lr}
 80155dc:	f1c2 0620 	rsb	r6, r2, #32
 80155e0:	6843      	ldr	r3, [r0, #4]
 80155e2:	6804      	ldr	r4, [r0, #0]
 80155e4:	fa03 f506 	lsl.w	r5, r3, r6
 80155e8:	432c      	orrs	r4, r5
 80155ea:	40d3      	lsrs	r3, r2
 80155ec:	6004      	str	r4, [r0, #0]
 80155ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80155f2:	4288      	cmp	r0, r1
 80155f4:	d3f4      	bcc.n	80155e0 <L_shift+0xc>
 80155f6:	bd70      	pop	{r4, r5, r6, pc}

080155f8 <__match>:
 80155f8:	b530      	push	{r4, r5, lr}
 80155fa:	6803      	ldr	r3, [r0, #0]
 80155fc:	3301      	adds	r3, #1
 80155fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015602:	b914      	cbnz	r4, 801560a <__match+0x12>
 8015604:	6003      	str	r3, [r0, #0]
 8015606:	2001      	movs	r0, #1
 8015608:	bd30      	pop	{r4, r5, pc}
 801560a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801560e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015612:	2d19      	cmp	r5, #25
 8015614:	bf98      	it	ls
 8015616:	3220      	addls	r2, #32
 8015618:	42a2      	cmp	r2, r4
 801561a:	d0f0      	beq.n	80155fe <__match+0x6>
 801561c:	2000      	movs	r0, #0
 801561e:	e7f3      	b.n	8015608 <__match+0x10>

08015620 <__hexnan>:
 8015620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015624:	680b      	ldr	r3, [r1, #0]
 8015626:	6801      	ldr	r1, [r0, #0]
 8015628:	115e      	asrs	r6, r3, #5
 801562a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801562e:	f013 031f 	ands.w	r3, r3, #31
 8015632:	b087      	sub	sp, #28
 8015634:	bf18      	it	ne
 8015636:	3604      	addne	r6, #4
 8015638:	2500      	movs	r5, #0
 801563a:	1f37      	subs	r7, r6, #4
 801563c:	4682      	mov	sl, r0
 801563e:	4690      	mov	r8, r2
 8015640:	9301      	str	r3, [sp, #4]
 8015642:	f846 5c04 	str.w	r5, [r6, #-4]
 8015646:	46b9      	mov	r9, r7
 8015648:	463c      	mov	r4, r7
 801564a:	9502      	str	r5, [sp, #8]
 801564c:	46ab      	mov	fp, r5
 801564e:	784a      	ldrb	r2, [r1, #1]
 8015650:	1c4b      	adds	r3, r1, #1
 8015652:	9303      	str	r3, [sp, #12]
 8015654:	b342      	cbz	r2, 80156a8 <__hexnan+0x88>
 8015656:	4610      	mov	r0, r2
 8015658:	9105      	str	r1, [sp, #20]
 801565a:	9204      	str	r2, [sp, #16]
 801565c:	f7ff fd94 	bl	8015188 <__hexdig_fun>
 8015660:	2800      	cmp	r0, #0
 8015662:	d151      	bne.n	8015708 <__hexnan+0xe8>
 8015664:	9a04      	ldr	r2, [sp, #16]
 8015666:	9905      	ldr	r1, [sp, #20]
 8015668:	2a20      	cmp	r2, #32
 801566a:	d818      	bhi.n	801569e <__hexnan+0x7e>
 801566c:	9b02      	ldr	r3, [sp, #8]
 801566e:	459b      	cmp	fp, r3
 8015670:	dd13      	ble.n	801569a <__hexnan+0x7a>
 8015672:	454c      	cmp	r4, r9
 8015674:	d206      	bcs.n	8015684 <__hexnan+0x64>
 8015676:	2d07      	cmp	r5, #7
 8015678:	dc04      	bgt.n	8015684 <__hexnan+0x64>
 801567a:	462a      	mov	r2, r5
 801567c:	4649      	mov	r1, r9
 801567e:	4620      	mov	r0, r4
 8015680:	f7ff ffa8 	bl	80155d4 <L_shift>
 8015684:	4544      	cmp	r4, r8
 8015686:	d952      	bls.n	801572e <__hexnan+0x10e>
 8015688:	2300      	movs	r3, #0
 801568a:	f1a4 0904 	sub.w	r9, r4, #4
 801568e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015692:	f8cd b008 	str.w	fp, [sp, #8]
 8015696:	464c      	mov	r4, r9
 8015698:	461d      	mov	r5, r3
 801569a:	9903      	ldr	r1, [sp, #12]
 801569c:	e7d7      	b.n	801564e <__hexnan+0x2e>
 801569e:	2a29      	cmp	r2, #41	@ 0x29
 80156a0:	d157      	bne.n	8015752 <__hexnan+0x132>
 80156a2:	3102      	adds	r1, #2
 80156a4:	f8ca 1000 	str.w	r1, [sl]
 80156a8:	f1bb 0f00 	cmp.w	fp, #0
 80156ac:	d051      	beq.n	8015752 <__hexnan+0x132>
 80156ae:	454c      	cmp	r4, r9
 80156b0:	d206      	bcs.n	80156c0 <__hexnan+0xa0>
 80156b2:	2d07      	cmp	r5, #7
 80156b4:	dc04      	bgt.n	80156c0 <__hexnan+0xa0>
 80156b6:	462a      	mov	r2, r5
 80156b8:	4649      	mov	r1, r9
 80156ba:	4620      	mov	r0, r4
 80156bc:	f7ff ff8a 	bl	80155d4 <L_shift>
 80156c0:	4544      	cmp	r4, r8
 80156c2:	d936      	bls.n	8015732 <__hexnan+0x112>
 80156c4:	f1a8 0204 	sub.w	r2, r8, #4
 80156c8:	4623      	mov	r3, r4
 80156ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80156ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80156d2:	429f      	cmp	r7, r3
 80156d4:	d2f9      	bcs.n	80156ca <__hexnan+0xaa>
 80156d6:	1b3b      	subs	r3, r7, r4
 80156d8:	f023 0303 	bic.w	r3, r3, #3
 80156dc:	3304      	adds	r3, #4
 80156de:	3401      	adds	r4, #1
 80156e0:	3e03      	subs	r6, #3
 80156e2:	42b4      	cmp	r4, r6
 80156e4:	bf88      	it	hi
 80156e6:	2304      	movhi	r3, #4
 80156e8:	4443      	add	r3, r8
 80156ea:	2200      	movs	r2, #0
 80156ec:	f843 2b04 	str.w	r2, [r3], #4
 80156f0:	429f      	cmp	r7, r3
 80156f2:	d2fb      	bcs.n	80156ec <__hexnan+0xcc>
 80156f4:	683b      	ldr	r3, [r7, #0]
 80156f6:	b91b      	cbnz	r3, 8015700 <__hexnan+0xe0>
 80156f8:	4547      	cmp	r7, r8
 80156fa:	d128      	bne.n	801574e <__hexnan+0x12e>
 80156fc:	2301      	movs	r3, #1
 80156fe:	603b      	str	r3, [r7, #0]
 8015700:	2005      	movs	r0, #5
 8015702:	b007      	add	sp, #28
 8015704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015708:	3501      	adds	r5, #1
 801570a:	2d08      	cmp	r5, #8
 801570c:	f10b 0b01 	add.w	fp, fp, #1
 8015710:	dd06      	ble.n	8015720 <__hexnan+0x100>
 8015712:	4544      	cmp	r4, r8
 8015714:	d9c1      	bls.n	801569a <__hexnan+0x7a>
 8015716:	2300      	movs	r3, #0
 8015718:	f844 3c04 	str.w	r3, [r4, #-4]
 801571c:	2501      	movs	r5, #1
 801571e:	3c04      	subs	r4, #4
 8015720:	6822      	ldr	r2, [r4, #0]
 8015722:	f000 000f 	and.w	r0, r0, #15
 8015726:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801572a:	6020      	str	r0, [r4, #0]
 801572c:	e7b5      	b.n	801569a <__hexnan+0x7a>
 801572e:	2508      	movs	r5, #8
 8015730:	e7b3      	b.n	801569a <__hexnan+0x7a>
 8015732:	9b01      	ldr	r3, [sp, #4]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d0dd      	beq.n	80156f4 <__hexnan+0xd4>
 8015738:	f1c3 0320 	rsb	r3, r3, #32
 801573c:	f04f 32ff 	mov.w	r2, #4294967295
 8015740:	40da      	lsrs	r2, r3
 8015742:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015746:	4013      	ands	r3, r2
 8015748:	f846 3c04 	str.w	r3, [r6, #-4]
 801574c:	e7d2      	b.n	80156f4 <__hexnan+0xd4>
 801574e:	3f04      	subs	r7, #4
 8015750:	e7d0      	b.n	80156f4 <__hexnan+0xd4>
 8015752:	2004      	movs	r0, #4
 8015754:	e7d5      	b.n	8015702 <__hexnan+0xe2>

08015756 <__ascii_mbtowc>:
 8015756:	b082      	sub	sp, #8
 8015758:	b901      	cbnz	r1, 801575c <__ascii_mbtowc+0x6>
 801575a:	a901      	add	r1, sp, #4
 801575c:	b142      	cbz	r2, 8015770 <__ascii_mbtowc+0x1a>
 801575e:	b14b      	cbz	r3, 8015774 <__ascii_mbtowc+0x1e>
 8015760:	7813      	ldrb	r3, [r2, #0]
 8015762:	600b      	str	r3, [r1, #0]
 8015764:	7812      	ldrb	r2, [r2, #0]
 8015766:	1e10      	subs	r0, r2, #0
 8015768:	bf18      	it	ne
 801576a:	2001      	movne	r0, #1
 801576c:	b002      	add	sp, #8
 801576e:	4770      	bx	lr
 8015770:	4610      	mov	r0, r2
 8015772:	e7fb      	b.n	801576c <__ascii_mbtowc+0x16>
 8015774:	f06f 0001 	mvn.w	r0, #1
 8015778:	e7f8      	b.n	801576c <__ascii_mbtowc+0x16>

0801577a <_realloc_r>:
 801577a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801577e:	4607      	mov	r7, r0
 8015780:	4614      	mov	r4, r2
 8015782:	460d      	mov	r5, r1
 8015784:	b921      	cbnz	r1, 8015790 <_realloc_r+0x16>
 8015786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801578a:	4611      	mov	r1, r2
 801578c:	f7fd bcb0 	b.w	80130f0 <_malloc_r>
 8015790:	b92a      	cbnz	r2, 801579e <_realloc_r+0x24>
 8015792:	f7fd fc39 	bl	8013008 <_free_r>
 8015796:	4625      	mov	r5, r4
 8015798:	4628      	mov	r0, r5
 801579a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801579e:	f000 f840 	bl	8015822 <_malloc_usable_size_r>
 80157a2:	4284      	cmp	r4, r0
 80157a4:	4606      	mov	r6, r0
 80157a6:	d802      	bhi.n	80157ae <_realloc_r+0x34>
 80157a8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80157ac:	d8f4      	bhi.n	8015798 <_realloc_r+0x1e>
 80157ae:	4621      	mov	r1, r4
 80157b0:	4638      	mov	r0, r7
 80157b2:	f7fd fc9d 	bl	80130f0 <_malloc_r>
 80157b6:	4680      	mov	r8, r0
 80157b8:	b908      	cbnz	r0, 80157be <_realloc_r+0x44>
 80157ba:	4645      	mov	r5, r8
 80157bc:	e7ec      	b.n	8015798 <_realloc_r+0x1e>
 80157be:	42b4      	cmp	r4, r6
 80157c0:	4622      	mov	r2, r4
 80157c2:	4629      	mov	r1, r5
 80157c4:	bf28      	it	cs
 80157c6:	4632      	movcs	r2, r6
 80157c8:	f7fc fdb1 	bl	801232e <memcpy>
 80157cc:	4629      	mov	r1, r5
 80157ce:	4638      	mov	r0, r7
 80157d0:	f7fd fc1a 	bl	8013008 <_free_r>
 80157d4:	e7f1      	b.n	80157ba <_realloc_r+0x40>

080157d6 <__ascii_wctomb>:
 80157d6:	4603      	mov	r3, r0
 80157d8:	4608      	mov	r0, r1
 80157da:	b141      	cbz	r1, 80157ee <__ascii_wctomb+0x18>
 80157dc:	2aff      	cmp	r2, #255	@ 0xff
 80157de:	d904      	bls.n	80157ea <__ascii_wctomb+0x14>
 80157e0:	228a      	movs	r2, #138	@ 0x8a
 80157e2:	601a      	str	r2, [r3, #0]
 80157e4:	f04f 30ff 	mov.w	r0, #4294967295
 80157e8:	4770      	bx	lr
 80157ea:	700a      	strb	r2, [r1, #0]
 80157ec:	2001      	movs	r0, #1
 80157ee:	4770      	bx	lr

080157f0 <fiprintf>:
 80157f0:	b40e      	push	{r1, r2, r3}
 80157f2:	b503      	push	{r0, r1, lr}
 80157f4:	4601      	mov	r1, r0
 80157f6:	ab03      	add	r3, sp, #12
 80157f8:	4805      	ldr	r0, [pc, #20]	@ (8015810 <fiprintf+0x20>)
 80157fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80157fe:	6800      	ldr	r0, [r0, #0]
 8015800:	9301      	str	r3, [sp, #4]
 8015802:	f7ff f9b1 	bl	8014b68 <_vfiprintf_r>
 8015806:	b002      	add	sp, #8
 8015808:	f85d eb04 	ldr.w	lr, [sp], #4
 801580c:	b003      	add	sp, #12
 801580e:	4770      	bx	lr
 8015810:	20000080 	.word	0x20000080

08015814 <abort>:
 8015814:	b508      	push	{r3, lr}
 8015816:	2006      	movs	r0, #6
 8015818:	f000 f834 	bl	8015884 <raise>
 801581c:	2001      	movs	r0, #1
 801581e:	f7ec fe91 	bl	8002544 <_exit>

08015822 <_malloc_usable_size_r>:
 8015822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015826:	1f18      	subs	r0, r3, #4
 8015828:	2b00      	cmp	r3, #0
 801582a:	bfbc      	itt	lt
 801582c:	580b      	ldrlt	r3, [r1, r0]
 801582e:	18c0      	addlt	r0, r0, r3
 8015830:	4770      	bx	lr

08015832 <_raise_r>:
 8015832:	291f      	cmp	r1, #31
 8015834:	b538      	push	{r3, r4, r5, lr}
 8015836:	4605      	mov	r5, r0
 8015838:	460c      	mov	r4, r1
 801583a:	d904      	bls.n	8015846 <_raise_r+0x14>
 801583c:	2316      	movs	r3, #22
 801583e:	6003      	str	r3, [r0, #0]
 8015840:	f04f 30ff 	mov.w	r0, #4294967295
 8015844:	bd38      	pop	{r3, r4, r5, pc}
 8015846:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015848:	b112      	cbz	r2, 8015850 <_raise_r+0x1e>
 801584a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801584e:	b94b      	cbnz	r3, 8015864 <_raise_r+0x32>
 8015850:	4628      	mov	r0, r5
 8015852:	f000 f831 	bl	80158b8 <_getpid_r>
 8015856:	4622      	mov	r2, r4
 8015858:	4601      	mov	r1, r0
 801585a:	4628      	mov	r0, r5
 801585c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015860:	f000 b818 	b.w	8015894 <_kill_r>
 8015864:	2b01      	cmp	r3, #1
 8015866:	d00a      	beq.n	801587e <_raise_r+0x4c>
 8015868:	1c59      	adds	r1, r3, #1
 801586a:	d103      	bne.n	8015874 <_raise_r+0x42>
 801586c:	2316      	movs	r3, #22
 801586e:	6003      	str	r3, [r0, #0]
 8015870:	2001      	movs	r0, #1
 8015872:	e7e7      	b.n	8015844 <_raise_r+0x12>
 8015874:	2100      	movs	r1, #0
 8015876:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801587a:	4620      	mov	r0, r4
 801587c:	4798      	blx	r3
 801587e:	2000      	movs	r0, #0
 8015880:	e7e0      	b.n	8015844 <_raise_r+0x12>
	...

08015884 <raise>:
 8015884:	4b02      	ldr	r3, [pc, #8]	@ (8015890 <raise+0xc>)
 8015886:	4601      	mov	r1, r0
 8015888:	6818      	ldr	r0, [r3, #0]
 801588a:	f7ff bfd2 	b.w	8015832 <_raise_r>
 801588e:	bf00      	nop
 8015890:	20000080 	.word	0x20000080

08015894 <_kill_r>:
 8015894:	b538      	push	{r3, r4, r5, lr}
 8015896:	4d07      	ldr	r5, [pc, #28]	@ (80158b4 <_kill_r+0x20>)
 8015898:	2300      	movs	r3, #0
 801589a:	4604      	mov	r4, r0
 801589c:	4608      	mov	r0, r1
 801589e:	4611      	mov	r1, r2
 80158a0:	602b      	str	r3, [r5, #0]
 80158a2:	f7ec fe3f 	bl	8002524 <_kill>
 80158a6:	1c43      	adds	r3, r0, #1
 80158a8:	d102      	bne.n	80158b0 <_kill_r+0x1c>
 80158aa:	682b      	ldr	r3, [r5, #0]
 80158ac:	b103      	cbz	r3, 80158b0 <_kill_r+0x1c>
 80158ae:	6023      	str	r3, [r4, #0]
 80158b0:	bd38      	pop	{r3, r4, r5, pc}
 80158b2:	bf00      	nop
 80158b4:	20005ec0 	.word	0x20005ec0

080158b8 <_getpid_r>:
 80158b8:	f7ec be2c 	b.w	8002514 <_getpid>

080158bc <fmodf>:
 80158bc:	b508      	push	{r3, lr}
 80158be:	ed2d 8b02 	vpush	{d8}
 80158c2:	eef0 8a40 	vmov.f32	s17, s0
 80158c6:	eeb0 8a60 	vmov.f32	s16, s1
 80158ca:	f000 f995 	bl	8015bf8 <__ieee754_fmodf>
 80158ce:	eef4 8a48 	vcmp.f32	s17, s16
 80158d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158d6:	d60c      	bvs.n	80158f2 <fmodf+0x36>
 80158d8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80158f8 <fmodf+0x3c>
 80158dc:	eeb4 8a68 	vcmp.f32	s16, s17
 80158e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158e4:	d105      	bne.n	80158f2 <fmodf+0x36>
 80158e6:	f7fc fcf5 	bl	80122d4 <__errno>
 80158ea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80158ee:	2321      	movs	r3, #33	@ 0x21
 80158f0:	6003      	str	r3, [r0, #0]
 80158f2:	ecbd 8b02 	vpop	{d8}
 80158f6:	bd08      	pop	{r3, pc}
 80158f8:	00000000 	.word	0x00000000

080158fc <fmaxf>:
 80158fc:	b508      	push	{r3, lr}
 80158fe:	ed2d 8b02 	vpush	{d8}
 8015902:	eeb0 8a40 	vmov.f32	s16, s0
 8015906:	eef0 8a60 	vmov.f32	s17, s1
 801590a:	f000 f831 	bl	8015970 <__fpclassifyf>
 801590e:	b930      	cbnz	r0, 801591e <fmaxf+0x22>
 8015910:	eeb0 8a68 	vmov.f32	s16, s17
 8015914:	eeb0 0a48 	vmov.f32	s0, s16
 8015918:	ecbd 8b02 	vpop	{d8}
 801591c:	bd08      	pop	{r3, pc}
 801591e:	eeb0 0a68 	vmov.f32	s0, s17
 8015922:	f000 f825 	bl	8015970 <__fpclassifyf>
 8015926:	2800      	cmp	r0, #0
 8015928:	d0f4      	beq.n	8015914 <fmaxf+0x18>
 801592a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801592e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015932:	dded      	ble.n	8015910 <fmaxf+0x14>
 8015934:	e7ee      	b.n	8015914 <fmaxf+0x18>

08015936 <fminf>:
 8015936:	b508      	push	{r3, lr}
 8015938:	ed2d 8b02 	vpush	{d8}
 801593c:	eeb0 8a40 	vmov.f32	s16, s0
 8015940:	eef0 8a60 	vmov.f32	s17, s1
 8015944:	f000 f814 	bl	8015970 <__fpclassifyf>
 8015948:	b930      	cbnz	r0, 8015958 <fminf+0x22>
 801594a:	eeb0 8a68 	vmov.f32	s16, s17
 801594e:	eeb0 0a48 	vmov.f32	s0, s16
 8015952:	ecbd 8b02 	vpop	{d8}
 8015956:	bd08      	pop	{r3, pc}
 8015958:	eeb0 0a68 	vmov.f32	s0, s17
 801595c:	f000 f808 	bl	8015970 <__fpclassifyf>
 8015960:	2800      	cmp	r0, #0
 8015962:	d0f4      	beq.n	801594e <fminf+0x18>
 8015964:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801596c:	d5ed      	bpl.n	801594a <fminf+0x14>
 801596e:	e7ee      	b.n	801594e <fminf+0x18>

08015970 <__fpclassifyf>:
 8015970:	ee10 3a10 	vmov	r3, s0
 8015974:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8015978:	d00d      	beq.n	8015996 <__fpclassifyf+0x26>
 801597a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801597e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8015982:	d30a      	bcc.n	801599a <__fpclassifyf+0x2a>
 8015984:	4b07      	ldr	r3, [pc, #28]	@ (80159a4 <__fpclassifyf+0x34>)
 8015986:	1e42      	subs	r2, r0, #1
 8015988:	429a      	cmp	r2, r3
 801598a:	d908      	bls.n	801599e <__fpclassifyf+0x2e>
 801598c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8015990:	4258      	negs	r0, r3
 8015992:	4158      	adcs	r0, r3
 8015994:	4770      	bx	lr
 8015996:	2002      	movs	r0, #2
 8015998:	4770      	bx	lr
 801599a:	2004      	movs	r0, #4
 801599c:	4770      	bx	lr
 801599e:	2003      	movs	r0, #3
 80159a0:	4770      	bx	lr
 80159a2:	bf00      	nop
 80159a4:	007ffffe 	.word	0x007ffffe

080159a8 <lroundf>:
 80159a8:	ee10 1a10 	vmov	r1, s0
 80159ac:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 80159b0:	2900      	cmp	r1, #0
 80159b2:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 80159b6:	bfac      	ite	ge
 80159b8:	2001      	movge	r0, #1
 80159ba:	f04f 30ff 	movlt.w	r0, #4294967295
 80159be:	2a1e      	cmp	r2, #30
 80159c0:	dc1a      	bgt.n	80159f8 <lroundf+0x50>
 80159c2:	2a00      	cmp	r2, #0
 80159c4:	da03      	bge.n	80159ce <lroundf+0x26>
 80159c6:	3201      	adds	r2, #1
 80159c8:	bf18      	it	ne
 80159ca:	2000      	movne	r0, #0
 80159cc:	4770      	bx	lr
 80159ce:	2a16      	cmp	r2, #22
 80159d0:	bfd8      	it	le
 80159d2:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 80159d6:	f3c1 0116 	ubfx	r1, r1, #0, #23
 80159da:	bfd8      	it	le
 80159dc:	4113      	asrle	r3, r2
 80159de:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80159e2:	bfcd      	iteet	gt
 80159e4:	3b96      	subgt	r3, #150	@ 0x96
 80159e6:	185b      	addle	r3, r3, r1
 80159e8:	f1c2 0217 	rsble	r2, r2, #23
 80159ec:	fa01 f303 	lslgt.w	r3, r1, r3
 80159f0:	bfd8      	it	le
 80159f2:	40d3      	lsrle	r3, r2
 80159f4:	4358      	muls	r0, r3
 80159f6:	4770      	bx	lr
 80159f8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80159fc:	ee17 0a90 	vmov	r0, s15
 8015a00:	4770      	bx	lr
 8015a02:	0000      	movs	r0, r0
 8015a04:	0000      	movs	r0, r0
	...

08015a08 <ceil>:
 8015a08:	ec51 0b10 	vmov	r0, r1, d0
 8015a0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8015a18:	2e13      	cmp	r6, #19
 8015a1a:	460c      	mov	r4, r1
 8015a1c:	4605      	mov	r5, r0
 8015a1e:	4680      	mov	r8, r0
 8015a20:	dc2e      	bgt.n	8015a80 <ceil+0x78>
 8015a22:	2e00      	cmp	r6, #0
 8015a24:	da11      	bge.n	8015a4a <ceil+0x42>
 8015a26:	a332      	add	r3, pc, #200	@ (adr r3, 8015af0 <ceil+0xe8>)
 8015a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a2c:	f7ea fc56 	bl	80002dc <__adddf3>
 8015a30:	2200      	movs	r2, #0
 8015a32:	2300      	movs	r3, #0
 8015a34:	f7eb f898 	bl	8000b68 <__aeabi_dcmpgt>
 8015a38:	b120      	cbz	r0, 8015a44 <ceil+0x3c>
 8015a3a:	2c00      	cmp	r4, #0
 8015a3c:	db4f      	blt.n	8015ade <ceil+0xd6>
 8015a3e:	4325      	orrs	r5, r4
 8015a40:	d151      	bne.n	8015ae6 <ceil+0xde>
 8015a42:	462c      	mov	r4, r5
 8015a44:	4621      	mov	r1, r4
 8015a46:	4628      	mov	r0, r5
 8015a48:	e023      	b.n	8015a92 <ceil+0x8a>
 8015a4a:	4f2b      	ldr	r7, [pc, #172]	@ (8015af8 <ceil+0xf0>)
 8015a4c:	4137      	asrs	r7, r6
 8015a4e:	ea01 0307 	and.w	r3, r1, r7
 8015a52:	4303      	orrs	r3, r0
 8015a54:	d01d      	beq.n	8015a92 <ceil+0x8a>
 8015a56:	a326      	add	r3, pc, #152	@ (adr r3, 8015af0 <ceil+0xe8>)
 8015a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a5c:	f7ea fc3e 	bl	80002dc <__adddf3>
 8015a60:	2200      	movs	r2, #0
 8015a62:	2300      	movs	r3, #0
 8015a64:	f7eb f880 	bl	8000b68 <__aeabi_dcmpgt>
 8015a68:	2800      	cmp	r0, #0
 8015a6a:	d0eb      	beq.n	8015a44 <ceil+0x3c>
 8015a6c:	2c00      	cmp	r4, #0
 8015a6e:	bfc2      	ittt	gt
 8015a70:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8015a74:	4133      	asrgt	r3, r6
 8015a76:	18e4      	addgt	r4, r4, r3
 8015a78:	ea24 0407 	bic.w	r4, r4, r7
 8015a7c:	2500      	movs	r5, #0
 8015a7e:	e7e1      	b.n	8015a44 <ceil+0x3c>
 8015a80:	2e33      	cmp	r6, #51	@ 0x33
 8015a82:	dd0a      	ble.n	8015a9a <ceil+0x92>
 8015a84:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8015a88:	d103      	bne.n	8015a92 <ceil+0x8a>
 8015a8a:	4602      	mov	r2, r0
 8015a8c:	460b      	mov	r3, r1
 8015a8e:	f7ea fc25 	bl	80002dc <__adddf3>
 8015a92:	ec41 0b10 	vmov	d0, r0, r1
 8015a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a9a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8015a9e:	f04f 37ff 	mov.w	r7, #4294967295
 8015aa2:	40df      	lsrs	r7, r3
 8015aa4:	4238      	tst	r0, r7
 8015aa6:	d0f4      	beq.n	8015a92 <ceil+0x8a>
 8015aa8:	a311      	add	r3, pc, #68	@ (adr r3, 8015af0 <ceil+0xe8>)
 8015aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aae:	f7ea fc15 	bl	80002dc <__adddf3>
 8015ab2:	2200      	movs	r2, #0
 8015ab4:	2300      	movs	r3, #0
 8015ab6:	f7eb f857 	bl	8000b68 <__aeabi_dcmpgt>
 8015aba:	2800      	cmp	r0, #0
 8015abc:	d0c2      	beq.n	8015a44 <ceil+0x3c>
 8015abe:	2c00      	cmp	r4, #0
 8015ac0:	dd0a      	ble.n	8015ad8 <ceil+0xd0>
 8015ac2:	2e14      	cmp	r6, #20
 8015ac4:	d101      	bne.n	8015aca <ceil+0xc2>
 8015ac6:	3401      	adds	r4, #1
 8015ac8:	e006      	b.n	8015ad8 <ceil+0xd0>
 8015aca:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8015ace:	2301      	movs	r3, #1
 8015ad0:	40b3      	lsls	r3, r6
 8015ad2:	441d      	add	r5, r3
 8015ad4:	45a8      	cmp	r8, r5
 8015ad6:	d8f6      	bhi.n	8015ac6 <ceil+0xbe>
 8015ad8:	ea25 0507 	bic.w	r5, r5, r7
 8015adc:	e7b2      	b.n	8015a44 <ceil+0x3c>
 8015ade:	2500      	movs	r5, #0
 8015ae0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8015ae4:	e7ae      	b.n	8015a44 <ceil+0x3c>
 8015ae6:	4c05      	ldr	r4, [pc, #20]	@ (8015afc <ceil+0xf4>)
 8015ae8:	2500      	movs	r5, #0
 8015aea:	e7ab      	b.n	8015a44 <ceil+0x3c>
 8015aec:	f3af 8000 	nop.w
 8015af0:	8800759c 	.word	0x8800759c
 8015af4:	7e37e43c 	.word	0x7e37e43c
 8015af8:	000fffff 	.word	0x000fffff
 8015afc:	3ff00000 	.word	0x3ff00000

08015b00 <floor>:
 8015b00:	ec51 0b10 	vmov	r0, r1, d0
 8015b04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b0c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8015b10:	2e13      	cmp	r6, #19
 8015b12:	460c      	mov	r4, r1
 8015b14:	4605      	mov	r5, r0
 8015b16:	4680      	mov	r8, r0
 8015b18:	dc34      	bgt.n	8015b84 <floor+0x84>
 8015b1a:	2e00      	cmp	r6, #0
 8015b1c:	da17      	bge.n	8015b4e <floor+0x4e>
 8015b1e:	a332      	add	r3, pc, #200	@ (adr r3, 8015be8 <floor+0xe8>)
 8015b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b24:	f7ea fbda 	bl	80002dc <__adddf3>
 8015b28:	2200      	movs	r2, #0
 8015b2a:	2300      	movs	r3, #0
 8015b2c:	f7eb f81c 	bl	8000b68 <__aeabi_dcmpgt>
 8015b30:	b150      	cbz	r0, 8015b48 <floor+0x48>
 8015b32:	2c00      	cmp	r4, #0
 8015b34:	da55      	bge.n	8015be2 <floor+0xe2>
 8015b36:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8015b3a:	432c      	orrs	r4, r5
 8015b3c:	2500      	movs	r5, #0
 8015b3e:	42ac      	cmp	r4, r5
 8015b40:	4c2b      	ldr	r4, [pc, #172]	@ (8015bf0 <floor+0xf0>)
 8015b42:	bf08      	it	eq
 8015b44:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8015b48:	4621      	mov	r1, r4
 8015b4a:	4628      	mov	r0, r5
 8015b4c:	e023      	b.n	8015b96 <floor+0x96>
 8015b4e:	4f29      	ldr	r7, [pc, #164]	@ (8015bf4 <floor+0xf4>)
 8015b50:	4137      	asrs	r7, r6
 8015b52:	ea01 0307 	and.w	r3, r1, r7
 8015b56:	4303      	orrs	r3, r0
 8015b58:	d01d      	beq.n	8015b96 <floor+0x96>
 8015b5a:	a323      	add	r3, pc, #140	@ (adr r3, 8015be8 <floor+0xe8>)
 8015b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b60:	f7ea fbbc 	bl	80002dc <__adddf3>
 8015b64:	2200      	movs	r2, #0
 8015b66:	2300      	movs	r3, #0
 8015b68:	f7ea fffe 	bl	8000b68 <__aeabi_dcmpgt>
 8015b6c:	2800      	cmp	r0, #0
 8015b6e:	d0eb      	beq.n	8015b48 <floor+0x48>
 8015b70:	2c00      	cmp	r4, #0
 8015b72:	bfbe      	ittt	lt
 8015b74:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8015b78:	4133      	asrlt	r3, r6
 8015b7a:	18e4      	addlt	r4, r4, r3
 8015b7c:	ea24 0407 	bic.w	r4, r4, r7
 8015b80:	2500      	movs	r5, #0
 8015b82:	e7e1      	b.n	8015b48 <floor+0x48>
 8015b84:	2e33      	cmp	r6, #51	@ 0x33
 8015b86:	dd0a      	ble.n	8015b9e <floor+0x9e>
 8015b88:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8015b8c:	d103      	bne.n	8015b96 <floor+0x96>
 8015b8e:	4602      	mov	r2, r0
 8015b90:	460b      	mov	r3, r1
 8015b92:	f7ea fba3 	bl	80002dc <__adddf3>
 8015b96:	ec41 0b10 	vmov	d0, r0, r1
 8015b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b9e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8015ba2:	f04f 37ff 	mov.w	r7, #4294967295
 8015ba6:	40df      	lsrs	r7, r3
 8015ba8:	4207      	tst	r7, r0
 8015baa:	d0f4      	beq.n	8015b96 <floor+0x96>
 8015bac:	a30e      	add	r3, pc, #56	@ (adr r3, 8015be8 <floor+0xe8>)
 8015bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bb2:	f7ea fb93 	bl	80002dc <__adddf3>
 8015bb6:	2200      	movs	r2, #0
 8015bb8:	2300      	movs	r3, #0
 8015bba:	f7ea ffd5 	bl	8000b68 <__aeabi_dcmpgt>
 8015bbe:	2800      	cmp	r0, #0
 8015bc0:	d0c2      	beq.n	8015b48 <floor+0x48>
 8015bc2:	2c00      	cmp	r4, #0
 8015bc4:	da0a      	bge.n	8015bdc <floor+0xdc>
 8015bc6:	2e14      	cmp	r6, #20
 8015bc8:	d101      	bne.n	8015bce <floor+0xce>
 8015bca:	3401      	adds	r4, #1
 8015bcc:	e006      	b.n	8015bdc <floor+0xdc>
 8015bce:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8015bd2:	2301      	movs	r3, #1
 8015bd4:	40b3      	lsls	r3, r6
 8015bd6:	441d      	add	r5, r3
 8015bd8:	4545      	cmp	r5, r8
 8015bda:	d3f6      	bcc.n	8015bca <floor+0xca>
 8015bdc:	ea25 0507 	bic.w	r5, r5, r7
 8015be0:	e7b2      	b.n	8015b48 <floor+0x48>
 8015be2:	2500      	movs	r5, #0
 8015be4:	462c      	mov	r4, r5
 8015be6:	e7af      	b.n	8015b48 <floor+0x48>
 8015be8:	8800759c 	.word	0x8800759c
 8015bec:	7e37e43c 	.word	0x7e37e43c
 8015bf0:	bff00000 	.word	0xbff00000
 8015bf4:	000fffff 	.word	0x000fffff

08015bf8 <__ieee754_fmodf>:
 8015bf8:	b570      	push	{r4, r5, r6, lr}
 8015bfa:	ee10 6a90 	vmov	r6, s1
 8015bfe:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8015c02:	1e5a      	subs	r2, r3, #1
 8015c04:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8015c08:	d206      	bcs.n	8015c18 <__ieee754_fmodf+0x20>
 8015c0a:	ee10 4a10 	vmov	r4, s0
 8015c0e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8015c12:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015c16:	d304      	bcc.n	8015c22 <__ieee754_fmodf+0x2a>
 8015c18:	ee60 0a20 	vmul.f32	s1, s0, s1
 8015c1c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8015c20:	bd70      	pop	{r4, r5, r6, pc}
 8015c22:	4299      	cmp	r1, r3
 8015c24:	dbfc      	blt.n	8015c20 <__ieee754_fmodf+0x28>
 8015c26:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8015c2a:	d105      	bne.n	8015c38 <__ieee754_fmodf+0x40>
 8015c2c:	4b32      	ldr	r3, [pc, #200]	@ (8015cf8 <__ieee754_fmodf+0x100>)
 8015c2e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8015c32:	ed93 0a00 	vldr	s0, [r3]
 8015c36:	e7f3      	b.n	8015c20 <__ieee754_fmodf+0x28>
 8015c38:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8015c3c:	d146      	bne.n	8015ccc <__ieee754_fmodf+0xd4>
 8015c3e:	020a      	lsls	r2, r1, #8
 8015c40:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8015c44:	2a00      	cmp	r2, #0
 8015c46:	dc3e      	bgt.n	8015cc6 <__ieee754_fmodf+0xce>
 8015c48:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8015c4c:	bf01      	itttt	eq
 8015c4e:	021a      	lsleq	r2, r3, #8
 8015c50:	fab2 f282 	clzeq	r2, r2
 8015c54:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8015c58:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8015c5c:	bf16      	itet	ne
 8015c5e:	15da      	asrne	r2, r3, #23
 8015c60:	3282      	addeq	r2, #130	@ 0x82
 8015c62:	3a7f      	subne	r2, #127	@ 0x7f
 8015c64:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8015c68:	bfbb      	ittet	lt
 8015c6a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8015c6e:	1a24      	sublt	r4, r4, r0
 8015c70:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8015c74:	40a1      	lsllt	r1, r4
 8015c76:	bfa8      	it	ge
 8015c78:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8015c7c:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8015c80:	bfb5      	itete	lt
 8015c82:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8015c86:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8015c8a:	1aa4      	sublt	r4, r4, r2
 8015c8c:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8015c90:	bfb8      	it	lt
 8015c92:	fa03 f404 	lsllt.w	r4, r3, r4
 8015c96:	1a80      	subs	r0, r0, r2
 8015c98:	1b0b      	subs	r3, r1, r4
 8015c9a:	b9d0      	cbnz	r0, 8015cd2 <__ieee754_fmodf+0xda>
 8015c9c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8015ca0:	bf28      	it	cs
 8015ca2:	460b      	movcs	r3, r1
 8015ca4:	2b00      	cmp	r3, #0
 8015ca6:	d0c1      	beq.n	8015c2c <__ieee754_fmodf+0x34>
 8015ca8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8015cac:	db19      	blt.n	8015ce2 <__ieee754_fmodf+0xea>
 8015cae:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8015cb2:	db19      	blt.n	8015ce8 <__ieee754_fmodf+0xf0>
 8015cb4:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8015cb8:	327f      	adds	r2, #127	@ 0x7f
 8015cba:	432b      	orrs	r3, r5
 8015cbc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8015cc0:	ee00 3a10 	vmov	s0, r3
 8015cc4:	e7ac      	b.n	8015c20 <__ieee754_fmodf+0x28>
 8015cc6:	3801      	subs	r0, #1
 8015cc8:	0052      	lsls	r2, r2, #1
 8015cca:	e7bb      	b.n	8015c44 <__ieee754_fmodf+0x4c>
 8015ccc:	15c8      	asrs	r0, r1, #23
 8015cce:	387f      	subs	r0, #127	@ 0x7f
 8015cd0:	e7ba      	b.n	8015c48 <__ieee754_fmodf+0x50>
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	da02      	bge.n	8015cdc <__ieee754_fmodf+0xe4>
 8015cd6:	0049      	lsls	r1, r1, #1
 8015cd8:	3801      	subs	r0, #1
 8015cda:	e7dd      	b.n	8015c98 <__ieee754_fmodf+0xa0>
 8015cdc:	d0a6      	beq.n	8015c2c <__ieee754_fmodf+0x34>
 8015cde:	0059      	lsls	r1, r3, #1
 8015ce0:	e7fa      	b.n	8015cd8 <__ieee754_fmodf+0xe0>
 8015ce2:	005b      	lsls	r3, r3, #1
 8015ce4:	3a01      	subs	r2, #1
 8015ce6:	e7df      	b.n	8015ca8 <__ieee754_fmodf+0xb0>
 8015ce8:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8015cec:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8015cf0:	3282      	adds	r2, #130	@ 0x82
 8015cf2:	4113      	asrs	r3, r2
 8015cf4:	432b      	orrs	r3, r5
 8015cf6:	e7e3      	b.n	8015cc0 <__ieee754_fmodf+0xc8>
 8015cf8:	0801670c 	.word	0x0801670c

08015cfc <_init>:
 8015cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cfe:	bf00      	nop
 8015d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d02:	bc08      	pop	{r3}
 8015d04:	469e      	mov	lr, r3
 8015d06:	4770      	bx	lr

08015d08 <_fini>:
 8015d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d0a:	bf00      	nop
 8015d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d0e:	bc08      	pop	{r3}
 8015d10:	469e      	mov	lr, r3
 8015d12:	4770      	bx	lr
