

****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source get_cs_ip.tcl
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.flow 0
# set part xcku115-flvb2104-2-e
# set ip_vlnv xilinx.com:ip:xsdbm:2.0
# set ip_module_name xsdbm_CV
# set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {true} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {true} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {4}}}
# set output_xci c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/out/result.xci
# set output_dcp c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/out/result.dcp
# set output_dir c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/out
# set ip_repo_paths {}
# set ip_output_repo C:/Sim/sdaccel_ku/xcl_design/xcl_design.cache/ip
# set ip_cache_permissions {read write}
# set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set synth_opts {}
# set xdc_files {}
# source {C:/Xilinx/SDx/2016.3/Vivado/scripts/ip/ipxchipscope.tcl}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/run'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDx/2016.3/Vivado/data/ip'.
create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 755.879 ; gain = 411.887
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xsdbm_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xsdbm_CV'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xsdbm_CV'...
synth_opts = 
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3_sdx (64-bit) build 1721784
INFO: [Coretcl 2-1485] Using cached IP synthesis design for IP c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/run/prj_ip_0.srcs/sources_1/ip/xsdbm_CV/xsdbm_CV.xci : c:/Sim/sdaccel_ku/xcl_design/xcl_design.cache/ip/95991eddc9af1a22/xsdbm_CV.dcp
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 968.230 ; gain = 207.348
Running: write_checkpoint -force xsdbm_CV.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/run/xsdbm_CV.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.570 ; gain = 313.340
INFO: [#UNDEF] Time taken for copying files = 6753
****** Webtalk v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
Loaded SDSoC Platform Tcl Library
source c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/run/prj_ip_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/impl_1/.Xil/Vivado-41084-SakinderLaptop1/xsdbm_CV.0/run/prj_ip_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue May 16 08:09:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/SDx/2016.3/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 08:09:15 2017...
# set failed [catch {ipx::chipscope::gen_and_synth_ip $part $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions $oopbus_ip_repo_paths $synth_opts $xdc_files} errMessage]
# if { $failed } {
#   puts "Caught exception:"
#   puts "$errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Tue May 16 08:09:15 2017...
