#ifdef __cplusplus
extern "C"
{
#endif

struct panel_conn_s ds5662_board_panel_conn[] =
{
    {
        .panel_port = 1,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 104,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS,
    },
    {
        .panel_port = 2,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 105,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 3,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 106,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 4,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 100,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 5,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 101,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 6,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 107,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 7,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 96,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 8,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 102,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 9,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 103,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 10,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 97,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 11,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 98,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 12,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 99,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 13,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 120,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 14,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 121,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 15,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 122,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 16,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 116,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 17,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 117,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 18,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 123,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 19,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 112,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 20,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 118,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 21,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 119,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 22,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 113,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 23,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 114,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
    {
        .panel_port = 24,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 115,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 25,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 0,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 26,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 1,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 27,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 2,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 28,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 4,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 29,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 5,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 30,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 3,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 31,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 8,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 32,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 6,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 33,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 7,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 34,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 9,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 35,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 10,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 36,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 11,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 37,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 16,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 38,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 17,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 39,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 18,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 40,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 20,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 41,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 21,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 42,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 19,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 43,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 24,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 44,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 22,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 45,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 23,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 46,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 25,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 47,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 26,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 48,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 27,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_XGE_SFPPLUS,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
    },
	{
        .panel_port = 49,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 40,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 41,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 43,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 40,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 42,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 50,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 36,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 37,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 39,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 36,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 38,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 51,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 32,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 33,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 35,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 32,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 34,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 52,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 56,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 58,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 56,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 57,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 59,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 53,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 52,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 55,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 53,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 54,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 52,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 54,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 48,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 48,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 50,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 51,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 49,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 55,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 68,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 70,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 69,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 71,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 68,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 56,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 64,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 65,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 66,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 67,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 64,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 57,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 72,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 74,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 72,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 75,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 73,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 58,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 80,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 82,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 83,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 80,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 81,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 59,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 84,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 87,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 86,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 85,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 84,
                .user_type = ETH_XGE_QSFP
            }
        }
    },
	{
        .panel_port = 60,
        .chip_port = {
            [ASIC_SWITCH_TYPE] = {
                .unit = 0,
                .unit_port = 88,
                .distance = 0
            },
        },
        .subslot_port = -1,
        .plane_port = -1,
        .bcast_bus = -1,
        .user_type = ETH_40G_QSFP,
        .driver_type = MODULE_DRIVER_NAM_CPSS, /*CPSS_SDK_DRIVER,*/
        .sub_ports = {
            [0] = {
                .unit = 0,
                .unit_port = 91,
                .user_type = ETH_XGE_QSFP
            },
            [1] = {
                .unit = 0,
                .unit_port = 90,
                .user_type = ETH_XGE_QSFP
            },
            [2] = {
                .unit = 0,
                .unit_port = 89,
                .user_type = ETH_XGE_QSFP
            },
            [3] = {
                .unit = 0,
                .unit_port = 88,
                .user_type = ETH_XGE_QSFP
            }
        }
    }
};

struct asic_conn_s ds5662_board_asic_conn0[] =
{
    {
        .unit = 0,
        .unit_port = 0,
        .bcast_bus = -1,
        .panel_port = 25,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 1,
        .bcast_bus = -1,
        .panel_port = 26,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 2,
        .bcast_bus = -1,
        .panel_port = 27,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 3,
        .bcast_bus = -1,
        .panel_port = 30,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 4,
        .bcast_bus = -1,
        .panel_port = 28,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = 0,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 5,
        .bcast_bus = -1,
        .panel_port = 29,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 6,
        .bcast_bus = -1,
        .panel_port = 32,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 7,
        .bcast_bus = -1,
        .panel_port = 33,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },

    {
        .unit = 0,
        .unit_port = 8,
        .bcast_bus = -1,
        .panel_port = 31,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 9,
        .bcast_bus = -1,
        .panel_port = 34,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 10,
        .bcast_bus = -1,
        .panel_port = 35,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 11,
        .bcast_bus = -1,
        .panel_port = 36,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 12,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 13,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 14,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 15,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 16,
        .bcast_bus = -1,
        .panel_port = 37,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 17,
        .bcast_bus = -1,
        .panel_port = 38,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 18,
        .bcast_bus = -1,
        .panel_port = 39,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 19,
        .bcast_bus = -1,
        .panel_port = 42,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 20,
        .bcast_bus = -1,
        .panel_port = 40,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 21,
        .bcast_bus = -1,
        .panel_port = 41,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 22,
        .bcast_bus = -1,
        .panel_port = 44,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 23,
        .bcast_bus = -1,
        .panel_port = 45,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 24,
        .bcast_bus = -1,
        .panel_port = 43,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 25,
        .bcast_bus = -1,
        .panel_port = 46,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 26,
        .bcast_bus = -1,
        .panel_port = 47,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 27,
        .bcast_bus = -1,
        .panel_port = 48,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 28,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 29,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 30,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 31,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 32,
        .bcast_bus = -1,
        .panel_port = 51,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
      {
        .unit = 0,
        .unit_port = 33,
        .bcast_bus = -1,
        .panel_port = 51,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
      {
        .unit = 0,
        .unit_port = 34,
        .bcast_bus = -1,
        .panel_port = 51,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
      {
        .unit = 0,
        .unit_port = 35,
        .bcast_bus = -1,
        .panel_port = 51,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
      {
        .unit = 0,
        .unit_port = 36,
        .bcast_bus = -1,
        .panel_port = 50,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
      {
        .unit = 0,
        .unit_port = 37,
        .bcast_bus = -1,
        .panel_port = 50,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
      {
        .unit = 0,
        .unit_port = 38,
        .bcast_bus = -1,
        .panel_port = 50,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
      {
        .unit = 0,
        .unit_port = 39,
        .bcast_bus = -1,
        .panel_port = 50,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
      {
        .unit = 0,
        .unit_port = 40,
        .bcast_bus = -1,
        .panel_port = 49,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
      {
        .unit = 0,
        .unit_port = 41,
        .bcast_bus = -1,
        .panel_port = 49,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
      {
        .unit = 0,
        .unit_port = 42,
        .bcast_bus = -1,
        .panel_port = 49,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
      {
        .unit = 0,
        .unit_port = 43,
        .bcast_bus = -1,
        .panel_port = 49,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
      {
        .unit = 0,
        .unit_port = 44,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 45,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 46,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 47,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
      {
        .unit = 0,
        .unit_port = 48,
        .bcast_bus = -1,
        .panel_port = 54,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
      {
        .unit = 0,
        .unit_port = 49,
        .bcast_bus = -1,
        .panel_port = 54,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
      {
        .unit = 0,
        .unit_port = 50,
        .bcast_bus = -1,
        .panel_port = 54,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 51,
        .bcast_bus = -1,
        .panel_port = 54,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 52,
        .bcast_bus = -1,
        .panel_port = 53,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 53,
        .bcast_bus = -1,
        .panel_port = 53,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 54,
        .bcast_bus = -1,
        .panel_port = 53,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 55,
        .bcast_bus = -1,
        .panel_port = 53,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 56,
        .bcast_bus = -1,
        .panel_port = 52,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 57,
        .bcast_bus = -1,
        .panel_port = 52,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 58,
        .bcast_bus = -1,
        .panel_port = 52,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 59,
        .bcast_bus = -1,
        .panel_port = 52,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 60,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 61,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 62,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 63,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 64,
        .bcast_bus = -1,
        .panel_port = 56,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 65,
        .bcast_bus = -1,
        .panel_port = 56,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 66,
        .bcast_bus = -1,
        .panel_port = 56,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 67,
        .bcast_bus = -1,
        .panel_port = 56,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 68,
        .bcast_bus = -1,
        .panel_port = 55,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 69,
        .bcast_bus = -1,
        .panel_port = 55,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 70,
        .bcast_bus = -1,
        .panel_port = 55,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 71,
        .bcast_bus = -1,
        .panel_port = 55,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 72,
        .bcast_bus = -1,
        .panel_port = 57,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 73,
        .bcast_bus = -1,
        .panel_port = 57,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 74,
        .bcast_bus = -1,
        .panel_port = 57,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 75,
        .bcast_bus = -1,
        .panel_port = 57,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 76,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 77,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 78,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 79,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 80,
        .bcast_bus = -1,
        .panel_port = 58,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 81,
        .bcast_bus = -1,
        .panel_port = 58,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 82,
        .bcast_bus = -1,
        .panel_port = 58,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 83,
        .bcast_bus = -1,
        .panel_port = 58,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 84,
        .bcast_bus = -1,
        .panel_port = 59,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 85,
        .bcast_bus = -1,
        .panel_port = 59,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 86,
        .bcast_bus = -1,
        .panel_port = 59,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 87,
        .bcast_bus = -1,
        .panel_port = 59,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 88,
        .bcast_bus = -1,
        .panel_port = 60,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 3
    },
    {
        .unit = 0,
        .unit_port = 89,
        .bcast_bus = -1,
        .panel_port = 60,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 2
    },
    {
        .unit = 0,
        .unit_port = 90,
        .bcast_bus = -1,
        .panel_port = 60,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 1
    },
    {
        .unit = 0,
        .unit_port = 91,
        .bcast_bus = -1,
        .panel_port = 60,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1,
        .sub_port = 0
    },
    {
        .unit = 0,
        .unit_port = 92,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 93,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 94,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 95,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 96,
        .bcast_bus = -1,
        .panel_port = 7,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 97,
        .bcast_bus = -1,
        .panel_port = 10,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 98,
        .bcast_bus = -1,
        .panel_port = 11,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 99,
        .bcast_bus = -1,
        .panel_port = 12,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 100,
        .bcast_bus = -1,
        .panel_port = 4,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 101,
        .bcast_bus = -1,
        .panel_port = 5,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 102,
        .bcast_bus = -1,
        .panel_port = 8,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 103,
        .bcast_bus = -1,
        .panel_port = 9,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 104,
        .bcast_bus = -1,
        .panel_port = 1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 105,
        .bcast_bus = -1,
        .panel_port = 2,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 106,
        .bcast_bus = -1,
        .panel_port = 3,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 107,
        .bcast_bus = -1,
        .panel_port = 6,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 108,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 109,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 110,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 111,
        .bcast_bus = -1,
        .panel_port = -1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 112,
        .bcast_bus = -1,
        .panel_port = 19,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 113,
        .bcast_bus = -1,
        .panel_port = 22,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 114,
        .bcast_bus = -1,
        .panel_port = 23,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 115,
        .bcast_bus = -1,
        .panel_port = 24,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 116,
        .bcast_bus = -1,
        .panel_port = 16,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 117,
        .bcast_bus = -1,
        .panel_port = 17,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 118,
        .bcast_bus = -1,
        .panel_port = 20,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 119,
        .bcast_bus = -1,
        .panel_port = 21,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 120,
        .bcast_bus = -1,
        .panel_port = 13,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 121,
        .bcast_bus = -1,
        .panel_port = 14,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 122,
        .bcast_bus = -1,
        .panel_port = 15,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 123,
        .bcast_bus = -1,
        .panel_port = 18,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 124,
        .bcast_bus = -1,
        .panel_port = 21,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 125,
        .bcast_bus = -1,
        .panel_port = 21,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 126,
        .bcast_bus = -1,
        .panel_port = 21,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = 0,
        .unit_port = 127,
        .bcast_bus = -1,
        .panel_port = 21,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    },
    {
        .unit = -1,
    }

};


struct asic_conn_s ds5662_board_cpu_conn[] =
{
    {
        .unit = 0,
        .unit_port = 0,
        .bcast_bus = -1,
        .panel_port = 1,
        .plane_port = -1,
        .phy_addr = -1,
        .trunk = -1,
        .subslot_port = -1,
        .peer_unit = -1,
        .peer_port = -1,
        .cross_port = -1
    }
};

struct unit_gmodule_s ds5662_board_unit_gmodule[] =
{
    {
        .module_base = {0, -1},
        .max_port_per_module = 128
    },

};

struct gmodule_unit_s ds5662_board_gmodule_unit[] =
{
    { 
        .unit = 0,
        .max_port_per_module = 128,
        .unit_port_base = 0
    },
};

board_conn_type_t ds5662_board_board_conn = 
{
    .board_type = PPAL_BOARD_TYPE_DS5662,
    .chassis_topo = CENTRAL_FABRIC,
    .panel_portnum = {
         [ASIC_SWITCH_TYPE] = {
            [0] = 60,
         }
    },
    .board_conn_from_plane = NULL,
    .board_conn_from_panel = ds5662_board_panel_conn,
    .board_conn_from_chip = {
         [ASIC_SWITCH_TYPE] = {
               [0] = ds5662_board_asic_conn0,
         }
    },
    .board_gmodule = ds5662_board_unit_gmodule,
    .board_unit = ds5662_board_gmodule_unit
};
  

#ifdef __cplusplus
}
#endif