

================================================================
== Synthesis Summary Report of 'run'
================================================================
+ General Information: 
    * Date:           Mon Sep 19 22:17:51 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        detector_solid
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |       Modules       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |    |           |            |     |
    |       & Loops       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +---------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |+ run                |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|  38 (13%)|   -|  5122 (4%)|  5500 (10%)|    -|
    | o VITIS_LOOP_406_2  |       -|  14.60|        -|          -|       182|        -|     -|        no|         -|   -|          -|           -|    -|
    |  + read_test        |  Timing|  -0.00|       80|  1.600e+03|         -|       80|     -|        no|         -|   -|  662 (~0%)|   433 (~0%)|    -|
    |   o Loop 1          |       -|  14.60|        8|    160.000|         1|        -|     8|        no|         -|   -|          -|           -|    -|
    |  + run_test         |       -|   0.50|       28|    560.000|         -|       28|     -|        no|         -|   -|  368 (~0%)|   1013 (1%)|    -|
    |   + find_region     |       -|   0.50|        2|     40.000|         -|        2|     -|        no|         -|   -|   15 (~0%)|   441 (~0%)|    -|
    |  + writeOutcome     |  Timing|  -0.00|       70|  1.400e+03|         -|        2|     -|       yes|         -|   -|  528 (~0%)|   1312 (2%)|    -|
    +---------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 768 -> 256 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface       | Register         | Offset | Width | Access | Description                      | Bit Fields                                                             |
+-----------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control_r | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control_r | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control_r | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control_r | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control_r | trainedRegions_1 | 0x10   | 32    | W      | Data signal of trainedRegions    |                                                                        |
| s_axi_control_r | trainedRegions_2 | 0x14   | 32    | W      | Data signal of trainedRegions    |                                                                        |
| s_axi_control_r | realTaskId_1     | 0x1c   | 32    | W      | Data signal of realTaskId        |                                                                        |
| s_axi_control_r | realTaskId_2     | 0x20   | 32    | W      | Data signal of realTaskId        |                                                                        |
| s_axi_control_r | n_regions_in_1   | 0x28   | 32    | W      | Data signal of n_regions_in      |                                                                        |
| s_axi_control_r | n_regions_in_2   | 0x2c   | 32    | W      | Data signal of n_regions_in      |                                                                        |
| s_axi_control_r | sharedMem_1      | 0x34   | 32    | W      | Data signal of sharedMem         |                                                                        |
| s_axi_control_r | sharedMem_2      | 0x38   | 32    | W      | Data signal of sharedMem         |                                                                        |
+-----------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| control     | both          | 32    | 1      | 1      |
| toScheduler | both          | 8     | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+------------------------+
| Argument       | Direction | Datatype               |
+----------------+-----------+------------------------+
| control        | in        | stream<controlStr, 0>& |
| trainedRegions | inout     | REGION_T*              |
| realTaskId     | inout     | ap_int<8>*             |
| n_regions_in   | inout     | ap_int<16>*            |
| sharedMem      | inout     | ap_int<32>*            |
| toScheduler    | out       | stream<ap_int<8>, 0>&  |
+----------------+-----------+------------------------+

* SW-to-HW Mapping
+----------------+-----------------+-----------+----------+--------------------------------------------+
| Argument       | HW Interface    | HW Type   | HW Usage | HW Info                                    |
+----------------+-----------------+-----------+----------+--------------------------------------------+
| control        | control         | interface |          |                                            |
| trainedRegions | m_axi_gmem      | interface |          |                                            |
| trainedRegions | s_axi_control_r | register  | offset   | name=trainedRegions_1 offset=0x10 range=32 |
| trainedRegions | s_axi_control_r | register  | offset   | name=trainedRegions_2 offset=0x14 range=32 |
| realTaskId     | m_axi_gmem      | interface |          |                                            |
| realTaskId     | s_axi_control_r | register  | offset   | name=realTaskId_1 offset=0x1c range=32     |
| realTaskId     | s_axi_control_r | register  | offset   | name=realTaskId_2 offset=0x20 range=32     |
| n_regions_in   | m_axi_gmem      | interface |          |                                            |
| n_regions_in   | s_axi_control_r | register  | offset   | name=n_regions_in_1 offset=0x28 range=32   |
| n_regions_in   | s_axi_control_r | register  | offset   | name=n_regions_in_2 offset=0x2c range=32   |
| sharedMem      | m_axi_gmem      | interface |          |                                            |
| sharedMem      | s_axi_control_r | register  | offset   | name=sharedMem_1 offset=0x34 range=32      |
| sharedMem      | s_axi_control_r | register  | offset   | name=sharedMem_2 offset=0x38 range=32      |
| toScheduler    | toScheduler     | interface |          |                                            |
+----------------+-----------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+------------------------+------+--------+---------+
| Name                       | DSP | Pragma | Variable               | Op   | Impl   | Latency |
+----------------------------+-----+--------+------------------------+------+--------+---------+
| + run                      | 0   |        |                        |      |        |         |
|   contr_taskId_V_U         | -   |        | contr_taskId_V         | fifo | srl    | 0       |
|   contr_taskId_V_channel_U | -   |        | contr_taskId_V_channel | fifo | srl    | 0       |
|   error_U                  | -   |        | error                  | fifo | srl    | 0       |
|  + read_test               | 0   |        |                        |      |        |         |
|    empty_29_fu_304_p2      | -   |        | empty_29               | add  | fabric | 0       |
|  + writeOutcome            | 0   |        |                        |      |        |         |
|    add_ln359_1_fu_146_p2   | -   |        | add_ln359_1            | add  | fabric | 0       |
|    add_ln359_fu_156_p2     | -   |        | add_ln359              | add  | fabric | 0       |
|    empty_fu_162_p2         | -   |        | empty                  | add  | fabric | 0       |
+----------------------------+-----+--------+------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+---------------------------------------------------------------+
| Type            | Options                         | Location                                                      |
+-----------------+---------------------------------+---------------------------------------------------------------+
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:32 in is_valid          |
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:66 in find_region       |
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:74 in find_region       |
| pipeline        | II=2                            | detector_solid/abs_solid_detector.cpp:350 in writeoutcome     |
| interface       | s_axilite port = trainedRegions | detector_solid/abs_solid_detector.cpp:381 in run              |
| interface       | s_axilite port = realTaskId     | detector_solid/abs_solid_detector.cpp:382 in run              |
| interface       | s_axilite port = n_regions_in   | detector_solid/abs_solid_detector.cpp:383 in run              |
| interface       | m_axi port=sharedMem            | detector_solid/abs_solid_detector.cpp:384 in run, sharedMem   |
| interface       | axis port=toScheduler           | detector_solid/abs_solid_detector.cpp:385 in run, toScheduler |
| reset           | variable=data                   | detector_solid/abs_solid_detector.cpp:387 in run, data        |
| array_partition | variable=data complete dim=2    | detector_solid/abs_solid_detector.cpp:389 in run, data        |
| array_partition | variable=regions complete dim=2 | detector_solid/abs_solid_detector.cpp:390 in run, regions     |
| array_partition | variable=data_key complete      | detector_solid/abs_solid_detector.cpp:393 in run, data_key    |
| pipeline        | off                             | detector_solid/abs_solid_detector.cpp:401 in run              |
| dataflow        |                                 | detector_solid/abs_solid_detector.cpp:408 in run              |
+-----------------+---------------------------------+---------------------------------------------------------------+


