// Seed: 1986081307
module module_0 ();
  assign id_1 = ~id_1 == 1;
  tri1  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  assign id_8 = 'b0;
  assign id_3 = id_7;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output tri0 id_3,
    input  wand id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    output wor  id_7
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_7 = 1;
  tri id_10;
  assign id_10 = id_4;
endmodule
