/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0
    , input wire  inputs_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire signed [63:0] result_0_3_0
    , output wire  result_0_3_1
    , output wire signed [63:0] result_0_4_0
    , output wire  result_0_4_1
    , output wire signed [63:0] result_0_5_0
    , output wire  result_0_5_1
    , output wire signed [63:0] result_0_6_0
    , output wire  result_0_6_1
    , output wire signed [63:0] result_0_7_0
    , output wire  result_0_7_1
    , output wire signed [63:0] result_0_8_0
    , output wire  result_0_8_1
    , output wire signed [63:0] result_0_9_0
    , output wire  result_0_9_1
    , output wire signed [63:0] result_0_10_0
    , output wire  result_0_10_1
    , output wire signed [63:0] result_0_11_0
    , output wire  result_0_11_1
    , output wire signed [63:0] result_0_12_0
    , output wire  result_0_12_1
    , output wire signed [63:0] result_0_13_0
    , output wire  result_0_13_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_4_3
    , output wire  result_1_4_4
    , output wire  result_1_4_5
    , output wire  result_1_4_6
    , output wire  result_1_4_7
    , output wire  result_1_4_8
    , output wire  result_1_4_9
    , output wire  result_1_4_10
    , output wire  result_1_4_11
    , output wire  result_1_4_12
    , output wire  result_1_4_13
    , output wire  result_1_4_14
    );
  wire signed [63:0] result_2;
  wire signed [63:0] x;
  reg signed [63:0] result_3 = (64'sd0);
  wire [80:0] result_4;
  // spec.hs:311:1-82
  wire  hasInput0;
  // spec.hs:311:1-82
  wire  pIn0;
  // spec.hs:311:1-82
  wire  timer0Over;
  wire [925:0] result_5;
  // spec.hs:141:35-43
  wire  x_0;
  // spec.hs:140:34-42
  wire  x_1;
  // spec.hs:139:34-42
  wire  x_2;
  // spec.hs:138:34-42
  wire  x_3;
  // spec.hs:137:34-42
  wire  x_4;
  // spec.hs:136:34-42
  wire  x_5;
  // spec.hs:135:34-42
  wire  x_6;
  // spec.hs:134:34-42
  wire  x_7;
  // spec.hs:133:34-42
  wire  x_8;
  // spec.hs:132:34-42
  wire  x_9;
  // spec.hs:131:34-42
  wire  x_10;
  wire [5:0] c$app_arg;
  wire  result_6;
  wire [5:0] c$app_arg_0;
  wire  result_7;
  // spec.hs:366:1-63
  wire [147:0] c$ws_app_arg;
  // spec.hs:366:1-63
  wire [3:0] c$ws_app_arg_0;
  wire [71:0] c$case_scrut;
  wire [1:0] c$case_scrut_0;
  wire signed [63:0] result_8;
  // spec.hs:366:1-63
  wire [0:0] i;
  // spec.hs:366:1-63
  wire [5:0] ws;
  wire [5:0] c$app_arg_1;
  wire  result_9;
  // spec.hs:366:1-63
  wire [224:0] c$ws_app_arg_1;
  // spec.hs:366:1-63
  wire [8:0] c$ws_app_arg_2;
  wire [71:0] c$case_scrut_1;
  wire [2:0] c$case_scrut_2;
  wire signed [63:0] result_10;
  // spec.hs:366:1-63
  wire [1:0] i_0;
  // spec.hs:366:1-63
  wire [11:0] ws_0;
  wire [5:0] c$app_arg_2;
  wire  result_11;
  // spec.hs:366:1-63
  wire [147:0] c$ws_app_arg_3;
  // spec.hs:366:1-63
  wire [3:0] c$ws_app_arg_4;
  wire [71:0] c$case_scrut_3;
  wire [1:0] c$case_scrut_4;
  wire signed [63:0] result_12;
  // spec.hs:366:1-63
  wire [0:0] i_1;
  // spec.hs:366:1-63
  wire [5:0] ws_1;
  wire [5:0] c$app_arg_3;
  wire  result_13;
  wire [5:0] c$app_arg_4;
  wire  result_14;
  wire [5:0] c$app_arg_5;
  wire  result_15;
  wire [5:0] c$app_arg_6;
  wire  result_16;
  wire [5:0] c$app_arg_7;
  wire  result_17;
  wire [5:0] c$app_arg_8;
  wire  result_18;
  wire [5:0] c$app_arg_9;
  wire  result_19;
  wire [5:0] c$app_arg_10;
  wire  result_20;
  wire [5:0] c$app_arg_11;
  wire  result_21;
  wire [5:0] c$app_arg_12;
  wire  result_22;
  // spec.hs:366:1-63
  wire [147:0] c$ws_app_arg_5;
  // spec.hs:366:1-63
  wire [3:0] c$ws_app_arg_6;
  wire [71:0] c$case_scrut_5;
  wire [1:0] c$case_scrut_6;
  wire signed [63:0] result_23;
  // spec.hs:366:1-63
  wire [0:0] i_2;
  // spec.hs:366:1-63
  wire [5:0] ws_2;
  wire [143:0] result_24;
  // spec.hs:140:34-42
  wire  x_11;
  // spec.hs:708:1-155
  reg [143:0] result_25 = {{8'd5,   64'sd0},   {8'd5,   64'sd0}};
  // spec.hs:708:1-155
  wire [143:0] t;
  wire signed [63:0] x_12;
  wire signed [63:0] y;
  // spec.hs:358:1-65
  wire [224:0] c$ws_app_arg_7;
  // spec.hs:358:1-65
  wire [8:0] c$ws_app_arg_8;
  wire [71:0] c$case_scrut_7;
  wire [2:0] c$case_scrut_8;
  wire signed [63:0] result_26;
  wire [7:0] result_27;
  wire [7:0] c$app_arg_13;
  // spec.hs:358:1-65
  wire [1:0] i_3;
  // spec.hs:358:1-65
  wire [11:0] ws_3;
  // spec.hs:400:1-109
  wire signed [63:0] c$out9_case_alt;
  // spec.hs:373:1-55
  wire signed [63:0] winData;
  // spec.hs:373:1-55
  wire [7:0] winTag;
  wire [71:0] result_28;
  // spec.hs:139:34-42
  wire  x_13;
  // spec.hs:700:1-129
  reg [71:0] result_29 = {8'd5,   64'sd0};
  // spec.hs:700:1-129
  wire [71:0] t_0;
  wire signed [63:0] x_14;
  // spec.hs:400:1-109
  wire signed [63:0] c$out8_case_alt;
  // spec.hs:379:1-53
  wire signed [63:0] dta;
  // spec.hs:379:1-53
  wire [7:0] tag;
  wire [71:0] result_30;
  // spec.hs:138:34-42
  wire  x_15;
  // spec.hs:692:1-147
  reg [71:0] result_31 = {8'd5,   64'sd0};
  // spec.hs:692:1-147
  wire [71:0] t_1;
  wire signed [63:0] x_16;
  wire signed [63:0] y_0;
  // spec.hs:400:1-109
  wire signed [63:0] c$out7_case_alt;
  // spec.hs:400:1-109
  wire signed [63:0] c$out7_case_alt_0;
  // spec.hs:373:1-55
  wire signed [63:0] winData_0;
  // spec.hs:373:1-55
  wire [7:0] winTag_0;
  wire [71:0] result_32;
  // spec.hs:137:34-42
  wire  x_17;
  // spec.hs:684:1-147
  reg [71:0] result_33 = {8'd5,   64'sd0};
  // spec.hs:684:1-147
  wire [71:0] t_2;
  wire signed [63:0] x_18;
  wire signed [63:0] y_1;
  // spec.hs:400:1-109
  wire signed [63:0] c$out6_case_alt;
  // spec.hs:379:1-53
  wire signed [63:0] dta_0;
  // spec.hs:379:1-53
  wire [7:0] tag_0;
  wire [71:0] result_34;
  // spec.hs:136:34-42
  wire  x_19;
  // spec.hs:676:1-129
  reg [71:0] result_35 = {8'd5,   64'sd0};
  // spec.hs:676:1-129
  wire [71:0] t_3;
  wire signed [63:0] x_20;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch;
  // spec.hs:400:1-109
  wire signed [63:0] c$out6_case_alt_0;
  // spec.hs:379:1-53
  wire signed [63:0] dta_1;
  // spec.hs:379:1-53
  wire [7:0] tag_1;
  wire [71:0] result_36;
  // spec.hs:135:34-42
  wire  x_21;
  // spec.hs:668:1-129
  reg [71:0] result_37 = {8'd5,   64'sd0};
  // spec.hs:668:1-129
  wire [71:0] t_4;
  wire signed [63:0] x_22;
  // spec.hs:400:1-109
  wire signed [63:0] c$out4_case_alt;
  // spec.hs:379:1-53
  wire signed [63:0] dta_2;
  // spec.hs:379:1-53
  wire [7:0] tag_2;
  wire [71:0] result_38;
  // spec.hs:134:34-42
  wire  x_23;
  // spec.hs:660:1-129
  reg [71:0] result_39 = {8'd5,   64'sd0};
  wire [71:0] result_40;
  // spec.hs:133:34-42
  wire  x_24;
  // spec.hs:652:1-147
  reg [71:0] result_41 = {8'd5,   64'sd0};
  // spec.hs:652:1-147
  wire [71:0] t_5;
  wire signed [63:0] x_25;
  wire signed [63:0] y_2;
  // spec.hs:358:1-65
  wire [224:0] c$ws_app_arg_9;
  // spec.hs:358:1-65
  wire [8:0] c$ws_app_arg_10;
  wire [71:0] c$case_scrut_9;
  wire [2:0] c$case_scrut_10;
  wire signed [63:0] result_42;
  wire [7:0] result_43;
  wire [7:0] c$app_arg_14;
  // spec.hs:358:1-65
  wire [1:0] i_4;
  // spec.hs:358:1-65
  wire [11:0] ws_4;
  wire [215:0] result_44;
  // spec.hs:141:35-43
  wire  x_26;
  // spec.hs:717:1-139
  reg [215:0] result_45 = {{8'd5,   64'sd0},   {8'd5,   64'sd0},   {8'd5,   64'sd0}};
  // spec.hs:717:1-139
  wire [215:0] t_6;
  wire signed [63:0] x_27;
  // spec.hs:400:1-109
  wire signed [63:0] c$out2_case_alt;
  // spec.hs:379:1-53
  wire signed [63:0] dta_3;
  // spec.hs:379:1-53
  wire [7:0] tag_3;
  wire [71:0] result_46;
  // spec.hs:132:34-42
  wire  x_28;
  // spec.hs:644:1-147
  reg [71:0] result_47 = {8'd5,   64'sd0};
  // spec.hs:644:1-147
  wire [71:0] t_7;
  wire signed [63:0] x_29;
  wire signed [63:0] y_3;
  // spec.hs:400:1-109
  wire signed [63:0] c$out1_case_alt;
  // spec.hs:379:1-53
  wire signed [63:0] dta_4;
  // spec.hs:379:1-53
  wire [7:0] tag_4;
  wire [71:0] result_48;
  // spec.hs:131:34-42
  wire  x_30;
  // spec.hs:636:1-147
  reg [71:0] result_49 = {8'd5,   64'sd0};
  // spec.hs:636:1-147
  wire [71:0] t_8;
  wire signed [63:0] x_31;
  wire signed [63:0] y_4;
  // spec.hs:400:1-109
  wire signed [63:0] c$out0_case_alt;
  // spec.hs:373:1-55
  wire signed [63:0] winData_1;
  // spec.hs:373:1-55
  wire [7:0] winTag_1;
  // spec.hs:400:1-109
  wire signed [63:0] c$out0_case_alt_0;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_0;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_1;
  // spec.hs:400:1-109
  wire signed [63:0] c$out1_case_alt_0;
  // spec.hs:379:1-53
  wire signed [63:0] dta_5;
  // spec.hs:379:1-53
  wire [7:0] tag_5;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_2;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_3;
  wire [7:0] result_50;
  wire [7:0] c$app_arg_15;
  // spec.hs:373:1-55
  wire [7:0] tag_6;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_4;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_5;
  wire [7:0] result_51;
  wire [7:0] c$app_arg_16;
  // spec.hs:373:1-55
  wire [7:0] tag_7;
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_6;
  wire [7:0] result_52;
  wire [7:0] c$app_arg_17;
  wire [71:0] result_53;
  // spec.hs:630:1-127
  reg [71:0] result_54 = {8'd5,   64'sd0};
  // spec.hs:630:1-127
  wire  b;
  // spec.hs:400:1-109
  reg signed [63:0] c$input0Win_app_arg = (64'sd0);
  // spec.hs:379:1-53
  wire [7:0] tagToMatch_7;
  // spec.hs:379:1-53
  wire [7:0] tag_8;
  wire [71:0] result_55;
  // spec.hs:735:1-149
  reg [71:0] result_56 = {8'd5,   64'sd0};
  // spec.hs:735:1-149
  wire  b_0;
  // spec.hs:735:1-149
  wire [71:0] t_9;
  wire signed [63:0] x_32;
  wire signed [63:0] y_5;
  // spec.hs:400:1-109
  wire signed [63:0] c$out12_case_alt;
  // spec.hs:373:1-55
  wire signed [63:0] winData_2;
  // spec.hs:373:1-55
  wire [7:0] winTag_2;
  wire [71:0] result_57;
  // spec.hs:743:1-131
  reg [71:0] result_58 = {8'd5,   64'sd0};
  // spec.hs:743:1-131
  wire  b_1;
  // spec.hs:743:1-131
  wire [71:0] t_10;
  wire signed [63:0] x_33;
  // spec.hs:400:1-109
  wire signed [63:0] c$out13_case_alt;
  // spec.hs:379:1-53
  wire signed [63:0] dta_6;
  wire [7:0] result_59;
  wire [7:0] c$app_arg_18;
  // spec.hs:373:1-55
  wire [7:0] tag_9;
  // spec.hs:366:1-63
  wire [147:0] c$ws_app_arg_11;
  // spec.hs:366:1-63
  wire [3:0] c$ws_app_arg_12;
  wire [71:0] c$case_scrut_11;
  wire [1:0] c$case_scrut_12;
  wire signed [63:0] result_60;
  // spec.hs:366:1-63
  wire [0:0] i_5;
  // spec.hs:366:1-63
  wire [5:0] ws_5;
  wire [3:0] c$app_arg_19;
  wire  result_61;
  wire [599:0] c$app_arg_20;
  wire [119:0] result_62;
  wire [479:0] c$app_arg_21;
  wire [119:0] result_63;
  wire [359:0] c$app_arg_22;
  wire [119:0] result_64;
  wire [239:0] c$app_arg_23;
  wire [119:0] result_65;
  // spec.hs:614:9-81
  reg [7:0] t_11 = 8'd1;
  wire [7:0] result_66;
  // spec.hs:614:9-81
  wire  b_2;
  // spec.hs:614:9-81
  wire [7:0] f1;
  wire [7:0] result_67;
  // spec.hs:400:1-109
  wire  pOut13;
  // spec.hs:614:9-81
  reg [7:0] t_12 = 8'd1;
  wire [7:0] result_68;
  // spec.hs:614:9-81
  wire  b_3;
  // spec.hs:614:9-81
  wire [7:0] f1_0;
  wire [7:0] result_69;
  // spec.hs:614:9-81
  reg [7:0] t_13 = 8'd1;
  wire [7:0] result_70;
  // spec.hs:614:9-81
  wire  b_4;
  // spec.hs:614:9-81
  wire [7:0] f1_1;
  wire [7:0] result_71;
  // spec.hs:138:34-42
  wire  x_34;
  // spec.hs:614:9-81
  reg [7:0] t_14 = 8'd1;
  wire [7:0] result_72;
  // spec.hs:614:9-81
  wire  b_5;
  // spec.hs:614:9-81
  wire [7:0] f1_2;
  wire [7:0] result_73;
  // spec.hs:137:34-42
  wire  x_35;
  // spec.hs:614:9-81
  reg [7:0] t_15 = 8'd1;
  wire [7:0] result_74;
  // spec.hs:614:9-81
  wire  b_6;
  // spec.hs:614:9-81
  wire [7:0] f1_3;
  wire [7:0] result_75;
  // spec.hs:136:34-42
  wire  x_36;
  // spec.hs:614:9-81
  reg [7:0] t_16 = 8'd1;
  wire [7:0] result_76;
  // spec.hs:614:9-81
  wire  b_7;
  // spec.hs:614:9-81
  wire [7:0] f1_4;
  wire [7:0] result_77;
  // spec.hs:135:34-42
  wire  x_37;
  // spec.hs:614:9-81
  reg [7:0] t_17 = 8'd1;
  wire [7:0] result_78;
  // spec.hs:614:9-81
  wire  b_8;
  // spec.hs:614:9-81
  wire [7:0] f1_5;
  wire [7:0] result_79;
  // spec.hs:134:34-42
  wire  x_38;
  // spec.hs:614:9-81
  reg [7:0] t_18 = 8'd1;
  wire [7:0] result_80;
  // spec.hs:614:9-81
  wire  b_9;
  // spec.hs:614:9-81
  wire [7:0] f1_6;
  wire [7:0] result_81;
  // spec.hs:133:34-42
  wire  x_39;
  // spec.hs:614:9-81
  reg [7:0] t_19 = 8'd1;
  wire [7:0] result_82;
  // spec.hs:614:9-81
  wire  b_10;
  // spec.hs:614:9-81
  wire [7:0] f1_7;
  wire [7:0] result_83;
  // spec.hs:132:34-42
  wire  x_40;
  // spec.hs:614:9-81
  reg [7:0] t_20 = 8'd1;
  wire [7:0] result_84;
  // spec.hs:614:9-81
  wire  b_11;
  // spec.hs:614:9-81
  wire [7:0] f1_8;
  wire [7:0] result_85;
  // spec.hs:131:34-42
  wire  x_41;
  wire [2:0] c$app_arg_24;
  wire  result_86;
  // spec.hs:400:1-109
  wire  pOut12;
  // spec.hs:358:1-65
  wire [147:0] c$ws_app_arg_13;
  // spec.hs:358:1-65
  wire [3:0] c$ws_app_arg_14;
  wire [71:0] c$case_scrut_13;
  wire [1:0] c$case_scrut_14;
  wire signed [63:0] result_87;
  wire [7:0] result_88;
  wire [7:0] c$app_arg_25;
  // spec.hs:358:1-65
  wire [0:0] i_6;
  // spec.hs:358:1-65
  wire [5:0] ws_6;
  wire [143:0] result_89;
  // spec.hs:726:1-139
  reg [143:0] result_90 = {{8'd5,   64'sd0},   {8'd5,   64'sd0}};
  // spec.hs:726:1-139
  wire  b_12;
  // spec.hs:726:1-139
  wire [143:0] t_21;
  wire signed [63:0] x_42;
  wire [1:0] c$app_arg_26;
  wire  result_91;
  // spec.hs:614:9-81
  reg [7:0] t_22 = 8'd1;
  wire [7:0] result_92;
  // spec.hs:614:9-81
  wire  b_13;
  // spec.hs:614:9-81
  wire [7:0] f1_9;
  wire [7:0] result_93;
  // spec.hs:400:1-109
  wire  pOut11;
  wire [2:0] c$app_arg_27;
  wire  result_94;
  // spec.hs:614:9-81
  reg [7:0] t_23 = 8'd1;
  wire [7:0] result_95;
  // spec.hs:614:9-81
  wire  b_14;
  // spec.hs:614:9-81
  wire [7:0] f1_10;
  wire [7:0] result_96;
  // spec.hs:141:35-43
  wire  x_43;
  // spec.hs:400:1-109
  wire  pOut10;
  wire [1:0] c$app_arg_28;
  wire  result_97;
  // spec.hs:614:9-81
  reg [7:0] t_24 = 8'd1;
  wire [7:0] result_98;
  // spec.hs:614:9-81
  wire  b_15;
  // spec.hs:614:9-81
  wire [7:0] f1_11;
  wire [7:0] result_99;
  // spec.hs:140:34-42
  wire  x_44;
  // spec.hs:400:1-109
  wire  pOut9;
  wire [3:0] c$app_arg_29;
  wire  result_100;
  // spec.hs:614:9-81
  reg [7:0] t_25 = 8'd1;
  wire [7:0] result_101;
  // spec.hs:614:9-81
  wire  b_16;
  // spec.hs:614:9-81
  wire [7:0] f1_12;
  wire [7:0] result_102;
  // spec.hs:139:34-42
  wire  x_45;
  // spec.hs:400:1-109
  wire  pOut8;
  wire [2:0] c$app_arg_30;
  wire  result_103;
  // spec.hs:400:1-109
  wire  pOut7;
  wire [4:0] c$app_arg_31;
  wire  result_104;
  // spec.hs:400:1-109
  wire  pOut6;
  wire [3:0] c$app_arg_32;
  wire  result_105;
  // spec.hs:400:1-109
  wire  pOut5;
  wire [3:0] c$app_arg_33;
  wire  result_106;
  // spec.hs:400:1-109
  wire  pOut4;
  wire [2:0] c$app_arg_34;
  wire  result_107;
  // spec.hs:400:1-109
  wire  pOut3;
  wire [4:0] c$app_arg_35;
  wire  result_108;
  // spec.hs:400:1-109
  wire  pOut2;
  wire [3:0] c$app_arg_36;
  wire  result_109;
  // spec.hs:400:1-109
  wire  pOut1;
  wire [2:0] c$app_arg_37;
  wire  result_110;
  // spec.hs:400:1-109
  wire  pOut0;
  wire [1:0] c$app_arg_38;
  wire  result_111;
  // spec.hs:614:9-81
  reg [7:0] t_26 = 8'd1;
  wire [7:0] result_112;
  // spec.hs:614:9-81
  wire  b_17;
  // spec.hs:614:9-81
  wire [7:0] f1_13;
  wire [7:0] result_113;
  // spec.hs:400:1-109
  wire  pIn0_0;
  // spec.hs:400:1-109
  wire [14:0] pacings;
  // spec.hs:621:1-81
  reg signed [63:0] toWait = (64'sd0);
  wire  result_114;
  wire signed [63:0] result_115;
  // spec.hs:621:1-81
  wire  b_18;
  wire signed [63:0] result_116;
  wire signed [63:0] x_46;
  wire  result_117;
  // spec.hs:400:1-109
  wire  b_19;
  wire [81:0] result_118;
  reg [79:0] c$app_arg_39 = {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                      1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                      1'b0}};
  wire [79:0] c$case_alt;
  wire [79:0] c$case_alt_0;
  wire [79:0] c$case_alt_1;
  reg [79:0] c$case_alt_2;
  reg [79:0] c$case_alt_3;
  wire [79:0] c$case_alt_4;
  reg  c$app_arg_40 = 1'b0;
  wire  c$case_alt_5;
  wire  c$case_alt_6;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  reg  c$case_alt_9;
  reg  c$app_arg_41 = 1'b0;
  wire  c$case_alt_10;
  wire  c$case_alt_11;
  wire  c$case_alt_12;
  // spec.hs:242:1-78
  reg [319:0] buffer = {{{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                       1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                       1'b0}},   {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0}},
 {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                       1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                       1'b0}},   {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0,
                                                       1'b0,   1'b0,   1'b0}}};
  // spec.hs:242:1-78
  wire [319:0] c$buffer_case_alt;
  // spec.hs:242:1-78
  wire [319:0] c$buffer_case_alt_0;
  // spec.hs:242:1-78
  wire [319:0] c$buffer_case_alt_1;
  // spec.hs:242:1-78
  wire [79:0] qData;
  // spec.hs:242:1-78
  wire signed [63:0] x_47;
  // spec.hs:242:1-78
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:242:1-78
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:242:1-78
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:242:1-78
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:242:1-78
  wire  c$cursor_case_scrut;
  // spec.hs:242:1-78
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:242:1-78
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:242:1-78
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:758:1-134
  wire  qPopValid;
  // spec.hs:758:1-134
  wire  qPush;
  // spec.hs:758:1-134
  wire  qPop;
  wire [64:0] inputs;
  wire [3:0] c$vec2;
  wire [8:0] c$vec2_0;
  wire [3:0] c$vec2_1;
  wire [3:0] c$vec2_2;
  wire [215:0] t_projection_3;
  wire [8:0] c$vec2_3;
  wire [8:0] c$vec2_4;
  wire [287:0] t_projection_6;
  wire [3:0] c$vec2_5;
  wire [3:0] c$vec2_6;
  wire [215:0] t_projection_9;
  wire signed [63:0] c$tte_rhs;
  wire [399:0] c$buffer_case_alt_sel_alt_t_1;
  wire [399:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [928:0] result;
  wire [909:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [64:0] result_0_3;
  wire [64:0] result_0_4;
  wire [64:0] result_0_5;
  wire [64:0] result_0_6;
  wire [64:0] result_0_7;
  wire [64:0] result_0_8;
  wire [64:0] result_0_9;
  wire [64:0] result_0_10;
  wire [64:0] result_0_11;
  wire [64:0] result_0_12;
  wire [64:0] result_0_13;
  wire [18:0] result_1;
  wire [14:0] result_1_4;

  assign inputs = {inputs_0,   inputs_1};

  assign result_2 = timer0Over ? (64'sd2000) : ((x + 64'sd2000));

  assign x = result_3;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_3_register
    if ( rst) begin
      result_3 <= (64'sd0);
    end else if (en) begin
      result_3 <= result_2;
    end
  end
  // register end

  assign result_4 = {hasInput0 | timer0Over,
                     {inputs,   {pIn0,   pIn0,   pIn0,   pIn0,
                                 pIn0,   pIn0,   pIn0,   pIn0,   pIn0,   pIn0,
                                 pIn0,   pIn0,   timer0Over,   timer0Over,
                                 timer0Over}}};

  assign hasInput0 = inputs[0:0];

  assign pIn0 = hasInput0;

  assign timer0Over = result_3 >= (64'sd1000000);

  assign result_5 = {{result_114 & (~ result_117),
                      {{dta_4,   result_22},   {dta_3,   result_21},
                       {winData_1,   result_20},   {dta_2,
                                                    result_19},   {dta_1,   result_18},   {dta_0,
                                                                                           result_17},   {winData_0,
                                                                                                          result_16},
                       {dta,   result_15},   {winData,   result_14},
                       {result_12,   result_13},   {result_10,
                                                    result_11},   {result_8,   result_9},
                       {dta_6,   result_7},   {winData_2,
                                               result_6}}},   {result_111,   x_10,   x_9,
                                                               x_8,   x_7,   x_6,   x_5,   x_4,   x_3,   x_2,
                                                               x_1,   x_0,   result_91,   result_86,
                                                               result_61}};

  assign x_0 = result_94;

  assign x_1 = result_97;

  assign x_2 = result_100;

  assign x_3 = result_103;

  assign x_4 = result_104;

  assign x_5 = result_105;

  assign x_6 = result_106;

  assign x_7 = result_107;

  assign x_8 = result_108;

  assign x_9 = result_109;

  assign x_10 = result_110;

  wire  iterateI_ho1_0_arg0;
  wire  iterateI_ho1_0_res;
  wire  iterateI_ho1_1_res;
  wire  iterateI_ho1_2_res;
  wire  iterateI_ho1_3_res;
  wire  iterateI_ho1_4_res;
  assign iterateI_ho1_0_arg0 = pOut13;

  reg  c$bb_res_res = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_delay
    if (en) begin
      c$bb_res_res <= iterateI_ho1_0_arg0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res = c$bb_res_res;



  reg  c$bb_res_res_0 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_0_delay
    if (en) begin
      c$bb_res_res_0 <= iterateI_ho1_0_res;
    end
  end
  // delay end

  assign iterateI_ho1_1_res = c$bb_res_res_0;



  reg  c$bb_res_res_1 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_1_delay
    if (en) begin
      c$bb_res_res_1 <= iterateI_ho1_1_res;
    end
  end
  // delay end

  assign iterateI_ho1_2_res = c$bb_res_res_1;



  reg  c$bb_res_res_2 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_2_delay
    if (en) begin
      c$bb_res_res_2 <= iterateI_ho1_2_res;
    end
  end
  // delay end

  assign iterateI_ho1_3_res = c$bb_res_res_2;



  reg  c$bb_res_res_3 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_3_delay
    if (en) begin
      c$bb_res_res_3 <= iterateI_ho1_3_res;
    end
  end
  // delay end

  assign iterateI_ho1_4_res = c$bb_res_res_3;



  assign c$app_arg = {pOut13,
                      iterateI_ho1_0_res,   iterateI_ho1_1_res,
                      iterateI_ho1_2_res,   iterateI_ho1_3_res,
                      iterateI_ho1_4_res};



  assign result_6 = c$app_arg[1-1:0];

  wire  iterateI_ho1_0_arg0_0;
  wire  iterateI_ho1_0_res_0;
  wire  iterateI_ho1_1_res_0;
  wire  iterateI_ho1_2_res_0;
  wire  iterateI_ho1_3_res_0;
  wire  iterateI_ho1_4_res_0;
  assign iterateI_ho1_0_arg0_0 = pOut12;

  reg  c$bb_res_res_4 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_4_delay
    if (en) begin
      c$bb_res_res_4 <= iterateI_ho1_0_arg0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_0 = c$bb_res_res_4;



  reg  c$bb_res_res_5 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_5_delay
    if (en) begin
      c$bb_res_res_5 <= iterateI_ho1_0_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_0 = c$bb_res_res_5;



  reg  c$bb_res_res_6 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_6_delay
    if (en) begin
      c$bb_res_res_6 <= iterateI_ho1_1_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_0 = c$bb_res_res_6;



  reg  c$bb_res_res_7 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_7_delay
    if (en) begin
      c$bb_res_res_7 <= iterateI_ho1_2_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_0 = c$bb_res_res_7;



  reg  c$bb_res_res_8 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_8_delay
    if (en) begin
      c$bb_res_res_8 <= iterateI_ho1_3_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_0 = c$bb_res_res_8;



  assign c$app_arg_0 = {pOut12,
                        iterateI_ho1_0_res_0,   iterateI_ho1_1_res_0,
                        iterateI_ho1_2_res_0,   iterateI_ho1_3_res_0,
                        iterateI_ho1_4_res_0};



  assign result_7 = c$app_arg_0[1-1:0];

  assign c$vec2 = (ws[4-1 : 0]);

  // zipWith start
  genvar i_7;
  generate
  for (i_7 = 0; i_7 < 2; i_7 = i_7 + 1) begin : zipWith
    wire [71:0] zipWith_in1;
    assign zipWith_in1 = result_90[i_7*72+:72];
    wire [1:0] zipWith_in2;
    assign zipWith_in2 = c$vec2[i_7*2+:2];
    wire [73:0] c$n;
    assign c$n = {zipWith_in1,   zipWith_in2};


    assign c$ws_app_arg[i_7*74+:74] = c$n;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_8;
  generate
  for (i_8=0; i_8 < 2; i_8 = i_8 + 1) begin : imap
    wire [1-1:0] map_index;
    wire [73:0] map_in;
    assign map_in = c$ws_app_arg[i_8*74+:74];
    wire [1:0] map_out;

    assign map_index = 1'd1 - i_8[0+:1];
    wire [1:0] c$case_alt_13;
    // spec.hs:366:1-63
    wire [7:0] t_27;
    // spec.hs:366:1-63
    wire [71:0] x_49;
    assign map_out = c$case_alt_13;

    assign c$case_alt_13 = (t_27 == result_62[23:16]) ? {1'b1,map_index} : map_in[1:0];

    assign t_27 = x_49[71:64];

    assign x_49 = map_in[73:2];


    assign c$ws_app_arg_0[i_8*2+:2] = map_out;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray [0:2-1];
  genvar i_9;
  generate
  for (i_9=0; i_9 < 2; i_9=i_9+1) begin : mk_array
    assign vecArray[(2-1)-i_9] = result_90[i_9*72+:72];
  end
  endgenerate
  assign c$case_scrut = vecArray[($unsigned({{(64-1) {1'b0}},i}))];
  // index end

  assign c$case_scrut_0 = ws[6-1 -: 2];

  assign result_8 = c$case_scrut_0[1:1] ? $signed(c$case_scrut[63:0]) : (64'sd0);

  assign i = c$case_scrut_0[0:0];

  assign ws = {c$ws_app_arg_0,{1'b0,1'bx}};

  wire  iterateI_ho1_0_arg0_1;
  wire  iterateI_ho1_0_res_1;
  wire  iterateI_ho1_1_res_1;
  wire  iterateI_ho1_2_res_1;
  wire  iterateI_ho1_3_res_1;
  wire  iterateI_ho1_4_res_1;
  assign iterateI_ho1_0_arg0_1 = pOut11;

  reg  c$bb_res_res_9 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_9_delay
    if (en) begin
      c$bb_res_res_9 <= iterateI_ho1_0_arg0_1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_1 = c$bb_res_res_9;



  reg  c$bb_res_res_10 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_10_delay
    if (en) begin
      c$bb_res_res_10 <= iterateI_ho1_0_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_1 = c$bb_res_res_10;



  reg  c$bb_res_res_11 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_11_delay
    if (en) begin
      c$bb_res_res_11 <= iterateI_ho1_1_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_1 = c$bb_res_res_11;



  reg  c$bb_res_res_12 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_12_delay
    if (en) begin
      c$bb_res_res_12 <= iterateI_ho1_2_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_1 = c$bb_res_res_12;



  reg  c$bb_res_res_13 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_13_delay
    if (en) begin
      c$bb_res_res_13 <= iterateI_ho1_3_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_1 = c$bb_res_res_13;



  assign c$app_arg_1 = {pOut11,
                        iterateI_ho1_0_res_1,   iterateI_ho1_1_res_1,
                        iterateI_ho1_2_res_1,   iterateI_ho1_3_res_1,
                        iterateI_ho1_4_res_1};



  assign result_9 = c$app_arg_1[1-1:0];

  assign c$vec2_0 = (ws_0[9-1 : 0]);

  // zipWith start
  genvar i_11;
  generate
  for (i_11 = 0; i_11 < 3; i_11 = i_11 + 1) begin : zipWith_0
    wire [71:0] zipWith_in1_0;
    assign zipWith_in1_0 = result_45[i_11*72+:72];
    wire [2:0] zipWith_in2_0;
    assign zipWith_in2_0 = c$vec2_0[i_11*3+:3];
    wire [74:0] c$n_0;
    assign c$n_0 = {zipWith_in1_0,   zipWith_in2_0};


    assign c$ws_app_arg_1[i_11*75+:75] = c$n_0;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_12;
  generate
  for (i_12=0; i_12 < 3; i_12 = i_12 + 1) begin : imap_0
    wire [2-1:0] map_index_0;
    wire [74:0] map_in_0;
    assign map_in_0 = c$ws_app_arg_1[i_12*75+:75];
    wire [2:0] map_out_0;

    assign map_index_0 = 2'd2 - i_12[0+:2];
    wire [2:0] c$case_alt_14;
    // spec.hs:366:1-63
    wire [7:0] t_28;
    // spec.hs:366:1-63
    wire [71:0] x_50;
    assign map_out_0 = c$case_alt_14;

    assign c$case_alt_14 = (t_28 == result_62[31:24]) ? {1'b1,map_index_0} : map_in_0[2:0];

    assign t_28 = x_50[71:64];

    assign x_50 = map_in_0[74:3];


    assign c$ws_app_arg_2[i_12*3+:3] = map_out_0;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_0 [0:3-1];
  genvar i_13;
  generate
  for (i_13=0; i_13 < 3; i_13=i_13+1) begin : mk_array_0
    assign vecArray_0[(3-1)-i_13] = result_45[i_13*72+:72];
  end
  endgenerate
  assign c$case_scrut_1 = vecArray_0[($unsigned({{(64-2) {1'b0}},i_0}))];
  // index end

  assign c$case_scrut_2 = ws_0[12-1 -: 3];

  assign result_10 = c$case_scrut_2[2:2] ? $signed(c$case_scrut_1[63:0]) : (64'sd0);

  assign i_0 = c$case_scrut_2[1:0];

  assign ws_0 = {c$ws_app_arg_2,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_arg0_2;
  wire  iterateI_ho1_0_res_2;
  wire  iterateI_ho1_1_res_2;
  wire  iterateI_ho1_2_res_2;
  wire  iterateI_ho1_3_res_2;
  wire  iterateI_ho1_4_res_2;
  assign iterateI_ho1_0_arg0_2 = x_43;

  reg  c$bb_res_res_14 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_14_delay
    if (en) begin
      c$bb_res_res_14 <= iterateI_ho1_0_arg0_2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_2 = c$bb_res_res_14;



  reg  c$bb_res_res_15 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_15_delay
    if (en) begin
      c$bb_res_res_15 <= iterateI_ho1_0_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_2 = c$bb_res_res_15;



  reg  c$bb_res_res_16 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_16_delay
    if (en) begin
      c$bb_res_res_16 <= iterateI_ho1_1_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_2 = c$bb_res_res_16;



  reg  c$bb_res_res_17 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_17_delay
    if (en) begin
      c$bb_res_res_17 <= iterateI_ho1_2_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_2 = c$bb_res_res_17;



  reg  c$bb_res_res_18 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_18_delay
    if (en) begin
      c$bb_res_res_18 <= iterateI_ho1_3_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_2 = c$bb_res_res_18;



  assign c$app_arg_2 = {x_43,
                        iterateI_ho1_0_res_2,   iterateI_ho1_1_res_2,
                        iterateI_ho1_2_res_2,   iterateI_ho1_3_res_2,
                        iterateI_ho1_4_res_2};



  assign result_11 = c$app_arg_2[1-1:0];

  assign c$vec2_1 = (ws_1[4-1 : 0]);

  // zipWith start
  genvar i_14;
  generate
  for (i_14 = 0; i_14 < 2; i_14 = i_14 + 1) begin : zipWith_1
    wire [71:0] zipWith_in1_1;
    assign zipWith_in1_1 = result_25[i_14*72+:72];
    wire [1:0] zipWith_in2_1;
    assign zipWith_in2_1 = c$vec2_1[i_14*2+:2];
    wire [73:0] c$n_1;
    assign c$n_1 = {zipWith_in1_1,   zipWith_in2_1};


    assign c$ws_app_arg_3[i_14*74+:74] = c$n_1;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_15;
  generate
  for (i_15=0; i_15 < 2; i_15 = i_15 + 1) begin : imap_1
    wire [1-1:0] map_index_1;
    wire [73:0] map_in_1;
    assign map_in_1 = c$ws_app_arg_3[i_15*74+:74];
    wire [1:0] map_out_1;

    assign map_index_1 = 1'd1 - i_15[0+:1];
    wire [1:0] c$case_alt_15;
    // spec.hs:366:1-63
    wire [7:0] t_29;
    // spec.hs:366:1-63
    wire [71:0] x_51;
    assign map_out_1 = c$case_alt_15;

    assign c$case_alt_15 = (t_29 == result_62[39:32]) ? {1'b1,map_index_1} : map_in_1[1:0];

    assign t_29 = x_51[71:64];

    assign x_51 = map_in_1[73:2];


    assign c$ws_app_arg_4[i_15*2+:2] = map_out_1;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_1 [0:2-1];
  genvar i_16;
  generate
  for (i_16=0; i_16 < 2; i_16=i_16+1) begin : mk_array_1
    assign vecArray_1[(2-1)-i_16] = result_25[i_16*72+:72];
  end
  endgenerate
  assign c$case_scrut_3 = vecArray_1[($unsigned({{(64-1) {1'b0}},i_1}))];
  // index end

  assign c$case_scrut_4 = ws_1[6-1 -: 2];

  assign result_12 = c$case_scrut_4[1:1] ? $signed(c$case_scrut_3[63:0]) : (64'sd0);

  assign i_1 = c$case_scrut_4[0:0];

  assign ws_1 = {c$ws_app_arg_4,{1'b0,1'bx}};

  wire  iterateI_ho1_0_arg0_3;
  wire  iterateI_ho1_0_res_3;
  wire  iterateI_ho1_1_res_3;
  wire  iterateI_ho1_2_res_3;
  wire  iterateI_ho1_3_res_3;
  wire  iterateI_ho1_4_res_3;
  assign iterateI_ho1_0_arg0_3 = x_44;

  reg  c$bb_res_res_19 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_19_delay
    if (en) begin
      c$bb_res_res_19 <= iterateI_ho1_0_arg0_3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_3 = c$bb_res_res_19;



  reg  c$bb_res_res_20 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_20_delay
    if (en) begin
      c$bb_res_res_20 <= iterateI_ho1_0_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_3 = c$bb_res_res_20;



  reg  c$bb_res_res_21 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_21_delay
    if (en) begin
      c$bb_res_res_21 <= iterateI_ho1_1_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_3 = c$bb_res_res_21;



  reg  c$bb_res_res_22 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_22_delay
    if (en) begin
      c$bb_res_res_22 <= iterateI_ho1_2_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_3 = c$bb_res_res_22;



  reg  c$bb_res_res_23 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_23_delay
    if (en) begin
      c$bb_res_res_23 <= iterateI_ho1_3_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_3 = c$bb_res_res_23;



  assign c$app_arg_3 = {x_44,
                        iterateI_ho1_0_res_3,   iterateI_ho1_1_res_3,
                        iterateI_ho1_2_res_3,   iterateI_ho1_3_res_3,
                        iterateI_ho1_4_res_3};



  assign result_13 = c$app_arg_3[1-1:0];

  wire  iterateI_ho1_0_arg0_4;
  wire  iterateI_ho1_0_res_4;
  wire  iterateI_ho1_1_res_4;
  wire  iterateI_ho1_2_res_4;
  wire  iterateI_ho1_3_res_4;
  wire  iterateI_ho1_4_res_4;
  assign iterateI_ho1_0_arg0_4 = x_45;

  reg  c$bb_res_res_24 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_24_delay
    if (en) begin
      c$bb_res_res_24 <= iterateI_ho1_0_arg0_4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_4 = c$bb_res_res_24;



  reg  c$bb_res_res_25 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_25_delay
    if (en) begin
      c$bb_res_res_25 <= iterateI_ho1_0_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_4 = c$bb_res_res_25;



  reg  c$bb_res_res_26 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_26_delay
    if (en) begin
      c$bb_res_res_26 <= iterateI_ho1_1_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_4 = c$bb_res_res_26;



  reg  c$bb_res_res_27 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_27_delay
    if (en) begin
      c$bb_res_res_27 <= iterateI_ho1_2_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_4 = c$bb_res_res_27;



  reg  c$bb_res_res_28 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_28_delay
    if (en) begin
      c$bb_res_res_28 <= iterateI_ho1_3_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_4 = c$bb_res_res_28;



  assign c$app_arg_4 = {x_45,
                        iterateI_ho1_0_res_4,   iterateI_ho1_1_res_4,
                        iterateI_ho1_2_res_4,   iterateI_ho1_3_res_4,
                        iterateI_ho1_4_res_4};



  assign result_14 = c$app_arg_4[1-1:0];

  wire  iterateI_ho1_0_arg0_5;
  wire  iterateI_ho1_0_res_5;
  wire  iterateI_ho1_1_res_5;
  wire  iterateI_ho1_2_res_5;
  wire  iterateI_ho1_3_res_5;
  wire  iterateI_ho1_4_res_5;
  assign iterateI_ho1_0_arg0_5 = x_34;

  reg  c$bb_res_res_29 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_29_delay
    if (en) begin
      c$bb_res_res_29 <= iterateI_ho1_0_arg0_5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_5 = c$bb_res_res_29;



  reg  c$bb_res_res_30 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_30_delay
    if (en) begin
      c$bb_res_res_30 <= iterateI_ho1_0_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_5 = c$bb_res_res_30;



  reg  c$bb_res_res_31 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_31_delay
    if (en) begin
      c$bb_res_res_31 <= iterateI_ho1_1_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_5 = c$bb_res_res_31;



  reg  c$bb_res_res_32 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_32_delay
    if (en) begin
      c$bb_res_res_32 <= iterateI_ho1_2_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_5 = c$bb_res_res_32;



  reg  c$bb_res_res_33 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_33_delay
    if (en) begin
      c$bb_res_res_33 <= iterateI_ho1_3_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_5 = c$bb_res_res_33;



  assign c$app_arg_5 = {x_34,
                        iterateI_ho1_0_res_5,   iterateI_ho1_1_res_5,
                        iterateI_ho1_2_res_5,   iterateI_ho1_3_res_5,
                        iterateI_ho1_4_res_5};



  assign result_15 = c$app_arg_5[1-1:0];

  wire  iterateI_ho1_0_arg0_6;
  wire  iterateI_ho1_0_res_6;
  wire  iterateI_ho1_1_res_6;
  wire  iterateI_ho1_2_res_6;
  wire  iterateI_ho1_3_res_6;
  wire  iterateI_ho1_4_res_6;
  assign iterateI_ho1_0_arg0_6 = x_35;

  reg  c$bb_res_res_34 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_34_delay
    if (en) begin
      c$bb_res_res_34 <= iterateI_ho1_0_arg0_6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_6 = c$bb_res_res_34;



  reg  c$bb_res_res_35 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_35_delay
    if (en) begin
      c$bb_res_res_35 <= iterateI_ho1_0_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_6 = c$bb_res_res_35;



  reg  c$bb_res_res_36 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_36_delay
    if (en) begin
      c$bb_res_res_36 <= iterateI_ho1_1_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_6 = c$bb_res_res_36;



  reg  c$bb_res_res_37 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_37_delay
    if (en) begin
      c$bb_res_res_37 <= iterateI_ho1_2_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_6 = c$bb_res_res_37;



  reg  c$bb_res_res_38 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_38_delay
    if (en) begin
      c$bb_res_res_38 <= iterateI_ho1_3_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_6 = c$bb_res_res_38;



  assign c$app_arg_6 = {x_35,
                        iterateI_ho1_0_res_6,   iterateI_ho1_1_res_6,
                        iterateI_ho1_2_res_6,   iterateI_ho1_3_res_6,
                        iterateI_ho1_4_res_6};



  assign result_16 = c$app_arg_6[1-1:0];

  wire  iterateI_ho1_0_arg0_7;
  wire  iterateI_ho1_0_res_7;
  wire  iterateI_ho1_1_res_7;
  wire  iterateI_ho1_2_res_7;
  wire  iterateI_ho1_3_res_7;
  wire  iterateI_ho1_4_res_7;
  assign iterateI_ho1_0_arg0_7 = x_36;

  reg  c$bb_res_res_39 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_39_delay
    if (en) begin
      c$bb_res_res_39 <= iterateI_ho1_0_arg0_7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_7 = c$bb_res_res_39;



  reg  c$bb_res_res_40 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_40_delay
    if (en) begin
      c$bb_res_res_40 <= iterateI_ho1_0_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_7 = c$bb_res_res_40;



  reg  c$bb_res_res_41 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_41_delay
    if (en) begin
      c$bb_res_res_41 <= iterateI_ho1_1_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_7 = c$bb_res_res_41;



  reg  c$bb_res_res_42 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_42_delay
    if (en) begin
      c$bb_res_res_42 <= iterateI_ho1_2_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_7 = c$bb_res_res_42;



  reg  c$bb_res_res_43 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_43_delay
    if (en) begin
      c$bb_res_res_43 <= iterateI_ho1_3_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_7 = c$bb_res_res_43;



  assign c$app_arg_7 = {x_36,
                        iterateI_ho1_0_res_7,   iterateI_ho1_1_res_7,
                        iterateI_ho1_2_res_7,   iterateI_ho1_3_res_7,
                        iterateI_ho1_4_res_7};



  assign result_17 = c$app_arg_7[1-1:0];

  wire  iterateI_ho1_0_arg0_8;
  wire  iterateI_ho1_0_res_8;
  wire  iterateI_ho1_1_res_8;
  wire  iterateI_ho1_2_res_8;
  wire  iterateI_ho1_3_res_8;
  wire  iterateI_ho1_4_res_8;
  assign iterateI_ho1_0_arg0_8 = x_37;

  reg  c$bb_res_res_44 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_44_delay
    if (en) begin
      c$bb_res_res_44 <= iterateI_ho1_0_arg0_8;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_8 = c$bb_res_res_44;



  reg  c$bb_res_res_45 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_45_delay
    if (en) begin
      c$bb_res_res_45 <= iterateI_ho1_0_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_8 = c$bb_res_res_45;



  reg  c$bb_res_res_46 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_46_delay
    if (en) begin
      c$bb_res_res_46 <= iterateI_ho1_1_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_8 = c$bb_res_res_46;



  reg  c$bb_res_res_47 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_47_delay
    if (en) begin
      c$bb_res_res_47 <= iterateI_ho1_2_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_8 = c$bb_res_res_47;



  reg  c$bb_res_res_48 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_48_delay
    if (en) begin
      c$bb_res_res_48 <= iterateI_ho1_3_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_8 = c$bb_res_res_48;



  assign c$app_arg_8 = {x_37,
                        iterateI_ho1_0_res_8,   iterateI_ho1_1_res_8,
                        iterateI_ho1_2_res_8,   iterateI_ho1_3_res_8,
                        iterateI_ho1_4_res_8};



  assign result_18 = c$app_arg_8[1-1:0];

  wire  iterateI_ho1_0_arg0_9;
  wire  iterateI_ho1_0_res_9;
  wire  iterateI_ho1_1_res_9;
  wire  iterateI_ho1_2_res_9;
  wire  iterateI_ho1_3_res_9;
  wire  iterateI_ho1_4_res_9;
  assign iterateI_ho1_0_arg0_9 = x_38;

  reg  c$bb_res_res_49 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_49_delay
    if (en) begin
      c$bb_res_res_49 <= iterateI_ho1_0_arg0_9;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_9 = c$bb_res_res_49;



  reg  c$bb_res_res_50 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_50_delay
    if (en) begin
      c$bb_res_res_50 <= iterateI_ho1_0_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_9 = c$bb_res_res_50;



  reg  c$bb_res_res_51 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_51_delay
    if (en) begin
      c$bb_res_res_51 <= iterateI_ho1_1_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_9 = c$bb_res_res_51;



  reg  c$bb_res_res_52 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_52_delay
    if (en) begin
      c$bb_res_res_52 <= iterateI_ho1_2_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_9 = c$bb_res_res_52;



  reg  c$bb_res_res_53 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_53_delay
    if (en) begin
      c$bb_res_res_53 <= iterateI_ho1_3_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_9 = c$bb_res_res_53;



  assign c$app_arg_9 = {x_38,
                        iterateI_ho1_0_res_9,   iterateI_ho1_1_res_9,
                        iterateI_ho1_2_res_9,   iterateI_ho1_3_res_9,
                        iterateI_ho1_4_res_9};



  assign result_19 = c$app_arg_9[1-1:0];

  wire  iterateI_ho1_0_arg0_10;
  wire  iterateI_ho1_0_res_10;
  wire  iterateI_ho1_1_res_10;
  wire  iterateI_ho1_2_res_10;
  wire  iterateI_ho1_3_res_10;
  wire  iterateI_ho1_4_res_10;
  assign iterateI_ho1_0_arg0_10 = x_39;

  reg  c$bb_res_res_54 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_54_delay
    if (en) begin
      c$bb_res_res_54 <= iterateI_ho1_0_arg0_10;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_10 = c$bb_res_res_54;



  reg  c$bb_res_res_55 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_55_delay
    if (en) begin
      c$bb_res_res_55 <= iterateI_ho1_0_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_10 = c$bb_res_res_55;



  reg  c$bb_res_res_56 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_56_delay
    if (en) begin
      c$bb_res_res_56 <= iterateI_ho1_1_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_10 = c$bb_res_res_56;



  reg  c$bb_res_res_57 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_57_delay
    if (en) begin
      c$bb_res_res_57 <= iterateI_ho1_2_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_10 = c$bb_res_res_57;



  reg  c$bb_res_res_58 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_58_delay
    if (en) begin
      c$bb_res_res_58 <= iterateI_ho1_3_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_10 = c$bb_res_res_58;



  assign c$app_arg_10 = {x_39,
                         iterateI_ho1_0_res_10,
                         iterateI_ho1_1_res_10,
                         iterateI_ho1_2_res_10,
                         iterateI_ho1_3_res_10,
                         iterateI_ho1_4_res_10};



  assign result_20 = c$app_arg_10[1-1:0];

  wire  iterateI_ho1_0_arg0_11;
  wire  iterateI_ho1_0_res_11;
  wire  iterateI_ho1_1_res_11;
  wire  iterateI_ho1_2_res_11;
  wire  iterateI_ho1_3_res_11;
  wire  iterateI_ho1_4_res_11;
  assign iterateI_ho1_0_arg0_11 = x_40;

  reg  c$bb_res_res_59 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_59_delay
    if (en) begin
      c$bb_res_res_59 <= iterateI_ho1_0_arg0_11;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_11 = c$bb_res_res_59;



  reg  c$bb_res_res_60 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_60_delay
    if (en) begin
      c$bb_res_res_60 <= iterateI_ho1_0_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_11 = c$bb_res_res_60;



  reg  c$bb_res_res_61 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_61_delay
    if (en) begin
      c$bb_res_res_61 <= iterateI_ho1_1_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_11 = c$bb_res_res_61;



  reg  c$bb_res_res_62 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_62_delay
    if (en) begin
      c$bb_res_res_62 <= iterateI_ho1_2_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_11 = c$bb_res_res_62;



  reg  c$bb_res_res_63 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_63_delay
    if (en) begin
      c$bb_res_res_63 <= iterateI_ho1_3_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_11 = c$bb_res_res_63;



  assign c$app_arg_11 = {x_40,
                         iterateI_ho1_0_res_11,
                         iterateI_ho1_1_res_11,
                         iterateI_ho1_2_res_11,
                         iterateI_ho1_3_res_11,
                         iterateI_ho1_4_res_11};



  assign result_21 = c$app_arg_11[1-1:0];

  wire  iterateI_ho1_0_arg0_12;
  wire  iterateI_ho1_0_res_12;
  wire  iterateI_ho1_1_res_12;
  wire  iterateI_ho1_2_res_12;
  wire  iterateI_ho1_3_res_12;
  wire  iterateI_ho1_4_res_12;
  assign iterateI_ho1_0_arg0_12 = x_41;

  reg  c$bb_res_res_64 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_64_delay
    if (en) begin
      c$bb_res_res_64 <= iterateI_ho1_0_arg0_12;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_12 = c$bb_res_res_64;



  reg  c$bb_res_res_65 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_65_delay
    if (en) begin
      c$bb_res_res_65 <= iterateI_ho1_0_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_12 = c$bb_res_res_65;



  reg  c$bb_res_res_66 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_66_delay
    if (en) begin
      c$bb_res_res_66 <= iterateI_ho1_1_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_12 = c$bb_res_res_66;



  reg  c$bb_res_res_67 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_67_delay
    if (en) begin
      c$bb_res_res_67 <= iterateI_ho1_2_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_12 = c$bb_res_res_67;



  reg  c$bb_res_res_68 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_68_delay
    if (en) begin
      c$bb_res_res_68 <= iterateI_ho1_3_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_12 = c$bb_res_res_68;



  assign c$app_arg_12 = {x_41,
                         iterateI_ho1_0_res_12,
                         iterateI_ho1_1_res_12,
                         iterateI_ho1_2_res_12,
                         iterateI_ho1_3_res_12,
                         iterateI_ho1_4_res_12};



  assign result_22 = c$app_arg_12[1-1:0];

  assign c$vec2_2 = (ws_2[4-1 : 0]);

  // zipWith start
  genvar i_17;
  generate
  for (i_17 = 0; i_17 < 2; i_17 = i_17 + 1) begin : zipWith_2
    wire [71:0] zipWith_in1_2;
    assign zipWith_in1_2 = result_25[i_17*72+:72];
    wire [1:0] zipWith_in2_2;
    assign zipWith_in2_2 = c$vec2_2[i_17*2+:2];
    wire [73:0] c$n_2;
    assign c$n_2 = {zipWith_in1_2,   zipWith_in2_2};


    assign c$ws_app_arg_5[i_17*74+:74] = c$n_2;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_18;
  generate
  for (i_18=0; i_18 < 2; i_18 = i_18 + 1) begin : imap_2
    wire [1-1:0] map_index_2;
    wire [73:0] map_in_2;
    assign map_in_2 = c$ws_app_arg_5[i_18*74+:74];
    wire [1:0] map_out_2;

    assign map_index_2 = 1'd1 - i_18[0+:1];
    wire [1:0] c$case_alt_16;
    // spec.hs:366:1-63
    wire [7:0] t_30;
    // spec.hs:366:1-63
    wire [71:0] x_52;
    assign map_out_2 = c$case_alt_16;

    assign c$case_alt_16 = (t_30 == result_65[39:32]) ? {1'b1,map_index_2} : map_in_2[1:0];

    assign t_30 = x_52[71:64];

    assign x_52 = map_in_2[73:2];


    assign c$ws_app_arg_6[i_18*2+:2] = map_out_2;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_2 [0:2-1];
  genvar i_19;
  generate
  for (i_19=0; i_19 < 2; i_19=i_19+1) begin : mk_array_2
    assign vecArray_2[(2-1)-i_19] = result_25[i_19*72+:72];
  end
  endgenerate
  assign c$case_scrut_5 = vecArray_2[($unsigned({{(64-1) {1'b0}},i_2}))];
  // index end

  assign c$case_scrut_6 = ws_2[6-1 -: 2];

  assign result_23 = c$case_scrut_6[1:1] ? $signed(c$case_scrut_5[63:0]) : (64'sd0);

  assign i_2 = c$case_scrut_6[0:0];

  assign ws_2 = {c$ws_app_arg_6,{1'b0,1'bx}};

  assign result_24 = x_11 ? t : result_25;

  assign x_11 = result_97;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_25_register
    if ( rst) begin
      result_25 <= {{8'd5,   64'sd0},   {8'd5,   64'sd0}};
    end else if (en) begin
      result_25 <= result_24;
    end
  end
  // register end

  assign t_projection_3 = ({result_25,{t_24,   (x_12 + y)}});

  assign t = t_projection_3[143:0];

  assign x_12 = c$out9_case_alt;

  assign y = result_26;

  assign c$vec2_3 = (ws_3[9-1 : 0]);

  // zipWith start
  genvar i_20;
  generate
  for (i_20 = 0; i_20 < 3; i_20 = i_20 + 1) begin : zipWith_3
    wire [71:0] zipWith_in1_3;
    assign zipWith_in1_3 = result_45[i_20*72+:72];
    wire [2:0] zipWith_in2_3;
    assign zipWith_in2_3 = c$vec2_3[i_20*3+:3];
    wire [74:0] c$n_3;
    assign c$n_3 = {zipWith_in1_3,   zipWith_in2_3};


    assign c$ws_app_arg_7[i_20*75+:75] = c$n_3;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_21;
  generate
  for (i_21=0; i_21 < 3; i_21 = i_21 + 1) begin : imap_3
    wire [2-1:0] map_index_3;
    wire [74:0] map_in_3;
    assign map_in_3 = c$ws_app_arg_7[i_21*75+:75];
    wire [2:0] map_out_3;

    assign map_index_3 = 2'd2 - i_21[0+:2];
    wire [2:0] c$case_alt_17;
    // spec.hs:366:1-63
    wire [7:0] t_32;
    // spec.hs:366:1-63
    wire [71:0] x_53;
    assign map_out_3 = c$case_alt_17;

    assign c$case_alt_17 = (t_32 == result_27) ? {1'b1,map_index_3} : map_in_3[2:0];

    assign t_32 = x_53[71:64];

    assign x_53 = map_in_3[74:3];


    assign c$ws_app_arg_8[i_21*3+:3] = map_out_3;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_3 [0:3-1];
  genvar i_22;
  generate
  for (i_22=0; i_22 < 3; i_22=i_22+1) begin : mk_array_3
    assign vecArray_3[(3-1)-i_22] = result_45[i_22*72+:72];
  end
  endgenerate
  assign c$case_scrut_7 = vecArray_3[($unsigned({{(64-2) {1'b0}},i_3}))];
  // index end

  assign c$case_scrut_8 = ws_3[12-1 -: 3];

  assign result_26 = c$case_scrut_8[2:2] ? $signed(c$case_scrut_7[63:0]) : (64'sd0);

  assign result_27 = (t_23 > 8'd1) ? c$app_arg_13 : (c$app_arg_13 + 8'd4);

  assign c$app_arg_13 = t_23 - 8'd1;

  assign i_3 = c$case_scrut_8[1:0];

  assign ws_3 = {c$ws_app_arg_8,{1'b0,2'bxx}};

  assign c$out9_case_alt = (result_52 == winTag) ? winData : (64'sd0);

  assign winData = $signed(result_29[63:0]);

  assign winTag = result_29[71:64];

  assign result_28 = x_13 ? t_0 : result_29;

  assign x_13 = result_100;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_29_register
    if ( rst) begin
      result_29 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_29 <= result_28;
    end
  end
  // register end

  assign t_0 = {result_64[47:40],
                (x_14 + 64'sd1)};

  assign x_14 = c$out8_case_alt;

  assign c$out8_case_alt = (tag == tagToMatch_6) ? dta : (64'sd0);

  assign dta = $signed(result_31[63:0]);

  assign tag = result_31[71:64];

  assign result_30 = x_15 ? t_1 : result_31;

  assign x_15 = result_103;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_31_register
    if ( rst) begin
      result_31 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_31 <= result_30;
    end
  end
  // register end

  assign t_1 = {result_65[55:48],   (x_16 + y_0)};

  assign x_16 = c$out7_case_alt_0;

  assign y_0 = c$out7_case_alt;

  assign c$out7_case_alt = (winTag_2 == 8'd5) ? (64'sd0) : winData_2;

  assign c$out7_case_alt_0 = (result_51 == winTag_0) ? winData_0 : (64'sd0);

  assign winData_0 = $signed(result_33[63:0]);

  assign winTag_0 = result_33[71:64];

  assign result_32 = x_17 ? t_2 : result_33;

  assign x_17 = result_104;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_33_register
    if ( rst) begin
      result_33 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_33 <= result_32;
    end
  end
  // register end

  assign t_2 = {result_63[63:56],   (x_18 + y_1)};

  assign x_18 = c$out6_case_alt_0;

  assign y_1 = c$out6_case_alt;

  assign c$out6_case_alt = (tag_0 == tagToMatch) ? dta_0 : (64'sd0);

  assign dta_0 = $signed(result_35[63:0]);

  assign tag_0 = result_35[71:64];

  assign result_34 = x_19 ? t_3 : result_35;

  assign x_19 = result_105;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_35_register
    if ( rst) begin
      result_35 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_35 <= result_34;
    end
  end
  // register end

  assign t_3 = {result_64[71:64],
                (x_20 + 64'sd1)};

  assign x_20 = c$out4_case_alt;

  assign tagToMatch = result_63[71:64];

  assign c$out6_case_alt_0 = (tag_1 == tagToMatch_5) ? dta_1 : (64'sd0);

  assign dta_1 = $signed(result_37[63:0]);

  assign tag_1 = result_37[71:64];

  assign result_36 = x_21 ? t_4 : result_37;

  assign x_21 = result_106;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_37_register
    if ( rst) begin
      result_37 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_37 <= result_36;
    end
  end
  // register end

  assign t_4 = {result_64[79:72],
                (x_22 + 64'sd1)};

  assign x_22 = c$out4_case_alt;

  assign c$out4_case_alt = (tag_2 == tagToMatch_4) ? dta_2 : (64'sd0);

  assign dta_2 = $signed(result_39[63:0]);

  assign tag_2 = result_39[71:64];

  assign result_38 = x_23 ? {result_65[87:80],
                             c$out0_case_alt} : result_39;

  assign x_23 = result_107;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_39_register
    if ( rst) begin
      result_39 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_39 <= result_38;
    end
  end
  // register end

  assign result_40 = x_24 ? t_5 : result_41;

  assign x_24 = result_108;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_41_register
    if ( rst) begin
      result_41 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_41 <= result_40;
    end
  end
  // register end

  assign t_5 = {result_63[95:88],   (x_25 + y_2)};

  assign x_25 = c$out2_case_alt;

  assign y_2 = result_42;

  assign c$vec2_4 = (ws_4[9-1 : 0]);

  // zipWith start
  genvar i_23;
  generate
  for (i_23 = 0; i_23 < 3; i_23 = i_23 + 1) begin : zipWith_4
    wire [71:0] zipWith_in1_4;
    assign zipWith_in1_4 = result_45[i_23*72+:72];
    wire [2:0] zipWith_in2_4;
    assign zipWith_in2_4 = c$vec2_4[i_23*3+:3];
    wire [74:0] c$n_4;
    assign c$n_4 = {zipWith_in1_4,   zipWith_in2_4};


    assign c$ws_app_arg_9[i_23*75+:75] = c$n_4;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_24;
  generate
  for (i_24=0; i_24 < 3; i_24 = i_24 + 1) begin : imap_4
    wire [2-1:0] map_index_4;
    wire [74:0] map_in_4;
    assign map_in_4 = c$ws_app_arg_9[i_24*75+:75];
    wire [2:0] map_out_4;

    assign map_index_4 = 2'd2 - i_24[0+:2];
    wire [2:0] c$case_alt_18;
    // spec.hs:366:1-63
    wire [7:0] t_33;
    // spec.hs:366:1-63
    wire [71:0] x_54;
    assign map_out_4 = c$case_alt_18;

    assign c$case_alt_18 = (t_33 == result_43) ? {1'b1,map_index_4} : map_in_4[2:0];

    assign t_33 = x_54[71:64];

    assign x_54 = map_in_4[74:3];


    assign c$ws_app_arg_10[i_24*3+:3] = map_out_4;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_4 [0:3-1];
  genvar i_25;
  generate
  for (i_25=0; i_25 < 3; i_25=i_25+1) begin : mk_array_4
    assign vecArray_4[(3-1)-i_25] = result_45[i_25*72+:72];
  end
  endgenerate
  assign c$case_scrut_9 = vecArray_4[($unsigned({{(64-2) {1'b0}},i_4}))];
  // index end

  assign c$case_scrut_10 = ws_4[12-1 -: 3];

  assign result_42 = c$case_scrut_10[2:2] ? $signed(c$case_scrut_9[63:0]) : (-64'sd1);

  assign result_43 = (result_63[31:24] > 8'd1) ? c$app_arg_14 : (c$app_arg_14 + 8'd4);

  assign c$app_arg_14 = result_63[31:24] - 8'd1;

  assign i_4 = c$case_scrut_10[1:0];

  assign ws_4 = {c$ws_app_arg_10,{1'b0,2'bxx}};

  assign result_44 = x_26 ? t_6 : result_45;

  assign x_26 = result_94;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_45_register
    if ( rst) begin
      result_45 <= {{8'd5,   64'sd0},   {8'd5,   64'sd0},   {8'd5,   64'sd0}};
    end else if (en) begin
      result_45 <= result_44;
    end
  end
  // register end

  assign t_projection_6 = ({result_45,{result_65[31:24],   (x_27 + 64'sd1)}});

  assign t_6 = t_projection_6[215:0];

  assign x_27 = result_23;

  assign c$out2_case_alt = (tag_3 == tagToMatch_3) ? dta_3 : (64'sd0);

  assign dta_3 = $signed(result_47[63:0]);

  assign tag_3 = result_47[71:64];

  assign result_46 = x_28 ? t_7 : result_47;

  assign x_28 = result_109;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_47_register
    if ( rst) begin
      result_47 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_47 <= result_46;
    end
  end
  // register end

  assign t_7 = {result_64[103:96],
                (x_29 + y_3)};

  assign x_29 = c$out1_case_alt_0;

  assign y_3 = c$out1_case_alt;

  assign c$out1_case_alt = (tag_4 == tagToMatch_1) ? dta_4 : (64'sd0);

  assign dta_4 = $signed(result_49[63:0]);

  assign tag_4 = result_49[71:64];

  assign result_48 = x_30 ? t_8 : result_49;

  assign x_30 = result_110;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_49_register
    if ( rst) begin
      result_49 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_49 <= result_48;
    end
  end
  // register end

  assign t_8 = {result_65[111:104],
                (x_31 + y_4)};

  assign x_31 = c$out0_case_alt_0;

  assign y_4 = c$out0_case_alt;

  assign c$out0_case_alt = (result_50 == winTag_1) ? winData_1 : (64'sd0);

  assign winData_1 = $signed(result_41[63:0]);

  assign winTag_1 = result_41[71:64];

  assign c$out0_case_alt_0 = (tag_5 == tagToMatch_0) ? dta_5 : (64'sd0);

  assign tagToMatch_0 = result_65[119:112];

  assign tagToMatch_1 = result_64[111:104];

  assign c$out1_case_alt_0 = (tag_5 == tagToMatch_2) ? dta_5 : (64'sd0);

  assign dta_5 = $signed(result_54[63:0]);

  assign tag_5 = result_54[71:64];

  assign tagToMatch_2 = result_64[119:112];

  assign tagToMatch_3 = result_63[103:96];

  assign result_50 = (tag_6 > 8'd1) ? c$app_arg_15 : (c$app_arg_15 + 8'd4);

  assign c$app_arg_15 = tag_6 - 8'd1;

  assign tag_6 = result_65[95:88];

  assign tagToMatch_4 = result_64[87:80];

  assign tagToMatch_5 = result_63[79:72];

  assign result_51 = (tag_7 > 8'd1) ? c$app_arg_16 : (c$app_arg_16 + 8'd4);

  assign c$app_arg_16 = tag_7 - 8'd1;

  assign tag_7 = result_65[63:56];

  assign tagToMatch_6 = result_64[55:48];

  assign result_52 = (t_25 > 8'd1) ? c$app_arg_17 : (c$app_arg_17 + 8'd4);

  assign c$app_arg_17 = t_25 - 8'd1;

  assign result_53 = b ? {t_26,
                          c$input0Win_app_arg} : result_54;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_54_register
    if ( rst) begin
      result_54 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_54 <= result_53;
    end
  end
  // register end

  assign b = result_111;

  // delay begin
  always @(posedge clk) begin : c$input0Win_app_arg_delay
    if (en) begin
      c$input0Win_app_arg <= $signed(result_118[79:16]);
    end
  end
  // delay end

  assign tagToMatch_7 = result_64[15:8];

  assign tag_8 = result_56[71:64];

  assign result_55 = b_0 ? t_9 : result_56;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_56_register
    if ( rst) begin
      result_56 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_56 <= result_55;
    end
  end
  // register end

  assign b_0 = result_86;

  assign t_9 = {result_65[15:8],   (x_32 + y_5)};

  assign x_32 = result_60;

  assign y_5 = c$out12_case_alt;

  assign c$out12_case_alt = (result_59 == winTag_2) ? winData_2 : (64'sd0);

  assign winData_2 = $signed(result_58[63:0]);

  assign winTag_2 = result_58[71:64];

  assign result_57 = b_1 ? t_10 : result_58;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_58_register
    if ( rst) begin
      result_58 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_58 <= result_57;
    end
  end
  // register end

  assign b_1 = result_61;

  assign t_10 = {result_64[7:0],
                 (x_33 + 64'sd1)};

  assign x_33 = c$out13_case_alt;

  assign c$out13_case_alt = (tag_8 == tagToMatch_7) ? dta_6 : (64'sd0);

  assign dta_6 = $signed(result_56[63:0]);

  assign result_59 = (tag_9 > 8'd1) ? c$app_arg_18 : (c$app_arg_18 + 8'd4);

  assign c$app_arg_18 = tag_9 - 8'd1;

  assign tag_9 = result_65[7:0];

  assign c$vec2_5 = (ws_5[4-1 : 0]);

  // zipWith start
  genvar i_26;
  generate
  for (i_26 = 0; i_26 < 2; i_26 = i_26 + 1) begin : zipWith_5
    wire [71:0] zipWith_in1_5;
    assign zipWith_in1_5 = result_90[i_26*72+:72];
    wire [1:0] zipWith_in2_5;
    assign zipWith_in2_5 = c$vec2_5[i_26*2+:2];
    wire [73:0] c$n_5;
    assign c$n_5 = {zipWith_in1_5,   zipWith_in2_5};


    assign c$ws_app_arg_11[i_26*74+:74] = c$n_5;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_27;
  generate
  for (i_27=0; i_27 < 2; i_27 = i_27 + 1) begin : imap_5
    wire [1-1:0] map_index_5;
    wire [73:0] map_in_5;
    assign map_in_5 = c$ws_app_arg_11[i_27*74+:74];
    wire [1:0] map_out_5;

    assign map_index_5 = 1'd1 - i_27[0+:1];
    wire [1:0] c$case_alt_19;
    // spec.hs:366:1-63
    wire [7:0] t_34;
    // spec.hs:366:1-63
    wire [71:0] x_55;
    assign map_out_5 = c$case_alt_19;

    assign c$case_alt_19 = (t_34 == result_65[23:16]) ? {1'b1,map_index_5} : map_in_5[1:0];

    assign t_34 = x_55[71:64];

    assign x_55 = map_in_5[73:2];


    assign c$ws_app_arg_12[i_27*2+:2] = map_out_5;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_5 [0:2-1];
  genvar i_28;
  generate
  for (i_28=0; i_28 < 2; i_28=i_28+1) begin : mk_array_5
    assign vecArray_5[(2-1)-i_28] = result_90[i_28*72+:72];
  end
  endgenerate
  assign c$case_scrut_11 = vecArray_5[($unsigned({{(64-1) {1'b0}},i_5}))];
  // index end

  assign c$case_scrut_12 = ws_5[6-1 -: 2];

  assign result_60 = c$case_scrut_12[1:1] ? $signed(c$case_scrut_11[63:0]) : (64'sd0);

  assign i_5 = c$case_scrut_12[0:0];

  assign ws_5 = {c$ws_app_arg_12,{1'b0,1'bx}};

  wire  iterateI_ho1_0_res_13;
  wire  iterateI_ho1_1_res_13;
  wire  iterateI_ho1_2_res_13;
  reg  c$bb_res_res_69 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_69_delay
    if (en) begin
      c$bb_res_res_69 <= pOut13;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_13 = c$bb_res_res_69;



  reg  c$bb_res_res_70 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_70_delay
    if (en) begin
      c$bb_res_res_70 <= iterateI_ho1_0_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_13 = c$bb_res_res_70;



  reg  c$bb_res_res_71 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_71_delay
    if (en) begin
      c$bb_res_res_71 <= iterateI_ho1_1_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_13 = c$bb_res_res_71;



  assign c$app_arg_19 = {pOut13,
                         iterateI_ho1_0_res_13,
                         iterateI_ho1_1_res_13,
                         iterateI_ho1_2_res_13};



  assign result_61 = c$app_arg_19[1-1:0];

  wire [119:0] iterateI_ho1_0_arg0_13;
  wire [119:0] iterateI_ho1_0_res_14;
  wire [119:0] iterateI_ho1_1_res_14;
  wire [119:0] iterateI_ho1_2_res_14;
  wire [119:0] iterateI_ho1_3_res_13;
  assign iterateI_ho1_0_arg0_13 = {t_26,   t_20,
                                   t_19,   t_18,   t_17,   t_16,   t_15,   t_14,
                                   t_13,   t_25,   t_24,   t_23,   t_22,   t_12,
                                   t_11};

  reg [119:0] c$bb_res_res_72 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_72_delay
    if (en) begin
      c$bb_res_res_72 <= iterateI_ho1_0_arg0_13;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_14 = c$bb_res_res_72;



  reg [119:0] c$bb_res_res_73 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_73_delay
    if (en) begin
      c$bb_res_res_73 <= iterateI_ho1_0_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_14 = c$bb_res_res_73;



  reg [119:0] c$bb_res_res_74 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_74_delay
    if (en) begin
      c$bb_res_res_74 <= iterateI_ho1_1_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_14 = c$bb_res_res_74;



  reg [119:0] c$bb_res_res_75 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_75_delay
    if (en) begin
      c$bb_res_res_75 <= iterateI_ho1_2_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_13 = c$bb_res_res_75;



  assign c$app_arg_20 = {{t_26,   t_20,   t_19,
                          t_18,   t_17,   t_16,   t_15,   t_14,   t_13,
                          t_25,   t_24,   t_23,   t_22,   t_12,   t_11},
                         iterateI_ho1_0_res_14,
                         iterateI_ho1_1_res_14,
                         iterateI_ho1_2_res_14,
                         iterateI_ho1_3_res_13};



  assign result_62 = c$app_arg_20[120-1:0];

  wire [119:0] iterateI_ho1_0_arg0_14;
  wire [119:0] iterateI_ho1_0_res_15;
  wire [119:0] iterateI_ho1_1_res_15;
  wire [119:0] iterateI_ho1_2_res_15;
  assign iterateI_ho1_0_arg0_14 = {t_26,   t_20,
                                   t_19,   t_18,   t_17,   t_16,   t_15,   t_14,
                                   t_13,   t_25,   t_24,   t_23,   t_22,   t_12,
                                   t_11};

  reg [119:0] c$bb_res_res_76 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_76_delay
    if (en) begin
      c$bb_res_res_76 <= iterateI_ho1_0_arg0_14;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_15 = c$bb_res_res_76;



  reg [119:0] c$bb_res_res_77 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_77_delay
    if (en) begin
      c$bb_res_res_77 <= iterateI_ho1_0_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_15 = c$bb_res_res_77;



  reg [119:0] c$bb_res_res_78 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_78_delay
    if (en) begin
      c$bb_res_res_78 <= iterateI_ho1_1_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_15 = c$bb_res_res_78;



  assign c$app_arg_21 = {{t_26,   t_20,   t_19,
                          t_18,   t_17,   t_16,   t_15,   t_14,   t_13,
                          t_25,   t_24,   t_23,   t_22,   t_12,   t_11},
                         iterateI_ho1_0_res_15,
                         iterateI_ho1_1_res_15,
                         iterateI_ho1_2_res_15};



  assign result_63 = c$app_arg_21[120-1:0];

  wire [119:0] iterateI_ho1_0_arg0_15;
  wire [119:0] iterateI_ho1_0_res_16;
  wire [119:0] iterateI_ho1_1_res_16;
  assign iterateI_ho1_0_arg0_15 = {t_26,   t_20,
                                   t_19,   t_18,   t_17,   t_16,   t_15,   t_14,
                                   t_13,   t_25,   t_24,   t_23,   t_22,   t_12,
                                   t_11};

  reg [119:0] c$bb_res_res_79 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_79_delay
    if (en) begin
      c$bb_res_res_79 <= iterateI_ho1_0_arg0_15;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_16 = c$bb_res_res_79;



  reg [119:0] c$bb_res_res_80 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_80_delay
    if (en) begin
      c$bb_res_res_80 <= iterateI_ho1_0_res_16;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_16 = c$bb_res_res_80;



  assign c$app_arg_22 = {{t_26,   t_20,   t_19,
                          t_18,   t_17,   t_16,   t_15,   t_14,   t_13,
                          t_25,   t_24,   t_23,   t_22,   t_12,   t_11},
                         iterateI_ho1_0_res_16,
                         iterateI_ho1_1_res_16};



  assign result_64 = c$app_arg_22[120-1:0];

  wire [119:0] iterateI_ho1_0_arg0_16;
  wire [119:0] iterateI_ho1_0_res_17;
  assign iterateI_ho1_0_arg0_16 = {t_26,   t_20,
                                   t_19,   t_18,   t_17,   t_16,   t_15,   t_14,
                                   t_13,   t_25,   t_24,   t_23,   t_22,   t_12,
                                   t_11};

  reg [119:0] c$bb_res_res_81 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,   8'd5,
   8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_81_delay
    if (en) begin
      c$bb_res_res_81 <= iterateI_ho1_0_arg0_16;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_17 = c$bb_res_res_81;



  assign c$app_arg_23 = {{t_26,   t_20,   t_19,
                          t_18,   t_17,   t_16,   t_15,   t_14,   t_13,
                          t_25,   t_24,   t_23,   t_22,   t_12,   t_11},
                         iterateI_ho1_0_res_17};



  assign result_65 = c$app_arg_23[120-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_11_register
    if ( rst) begin
      t_11 <= 8'd1;
    end else if (en) begin
      t_11 <= result_66;
    end
  end
  // register end

  assign result_66 = pOut13 ? result_67 : t_11;

  assign b_2 = t_11 == 8'd4;

  assign f1 = t_11 + 8'd1;

  assign result_67 = b_2 ? 8'd1 : f1;

  assign pOut13 = pacings[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_12_register
    if ( rst) begin
      t_12 <= 8'd1;
    end else if (en) begin
      t_12 <= result_68;
    end
  end
  // register end

  assign result_68 = pOut12 ? result_69 : t_12;

  assign b_3 = t_12 == 8'd4;

  assign f1_0 = t_12 + 8'd1;

  assign result_69 = b_3 ? 8'd1 : f1_0;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_13_register
    if ( rst) begin
      t_13 <= 8'd1;
    end else if (en) begin
      t_13 <= result_70;
    end
  end
  // register end

  assign result_70 = x_34 ? result_71 : t_13;

  assign b_4 = t_13 == 8'd4;

  assign f1_1 = t_13 + 8'd1;

  assign result_71 = b_4 ? 8'd1 : f1_1;

  assign x_34 = pOut7;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_14_register
    if ( rst) begin
      t_14 <= 8'd1;
    end else if (en) begin
      t_14 <= result_72;
    end
  end
  // register end

  assign result_72 = x_35 ? result_73 : t_14;

  assign b_5 = t_14 == 8'd4;

  assign f1_2 = t_14 + 8'd1;

  assign result_73 = b_5 ? 8'd1 : f1_2;

  assign x_35 = pOut6;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_15_register
    if ( rst) begin
      t_15 <= 8'd1;
    end else if (en) begin
      t_15 <= result_74;
    end
  end
  // register end

  assign result_74 = x_36 ? result_75 : t_15;

  assign b_6 = t_15 == 8'd4;

  assign f1_3 = t_15 + 8'd1;

  assign result_75 = b_6 ? 8'd1 : f1_3;

  assign x_36 = pOut5;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_16_register
    if ( rst) begin
      t_16 <= 8'd1;
    end else if (en) begin
      t_16 <= result_76;
    end
  end
  // register end

  assign result_76 = x_37 ? result_77 : t_16;

  assign b_7 = t_16 == 8'd4;

  assign f1_4 = t_16 + 8'd1;

  assign result_77 = b_7 ? 8'd1 : f1_4;

  assign x_37 = pOut4;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_17_register
    if ( rst) begin
      t_17 <= 8'd1;
    end else if (en) begin
      t_17 <= result_78;
    end
  end
  // register end

  assign result_78 = x_38 ? result_79 : t_17;

  assign b_8 = t_17 == 8'd4;

  assign f1_5 = t_17 + 8'd1;

  assign result_79 = b_8 ? 8'd1 : f1_5;

  assign x_38 = pOut3;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_18_register
    if ( rst) begin
      t_18 <= 8'd1;
    end else if (en) begin
      t_18 <= result_80;
    end
  end
  // register end

  assign result_80 = x_39 ? result_81 : t_18;

  assign b_9 = t_18 == 8'd4;

  assign f1_6 = t_18 + 8'd1;

  assign result_81 = b_9 ? 8'd1 : f1_6;

  assign x_39 = pOut2;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_19_register
    if ( rst) begin
      t_19 <= 8'd1;
    end else if (en) begin
      t_19 <= result_82;
    end
  end
  // register end

  assign result_82 = x_40 ? result_83 : t_19;

  assign b_10 = t_19 == 8'd4;

  assign f1_7 = t_19 + 8'd1;

  assign result_83 = b_10 ? 8'd1 : f1_7;

  assign x_40 = pOut1;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_20_register
    if ( rst) begin
      t_20 <= 8'd1;
    end else if (en) begin
      t_20 <= result_84;
    end
  end
  // register end

  assign result_84 = x_41 ? result_85 : t_20;

  assign b_11 = t_20 == 8'd4;

  assign f1_8 = t_20 + 8'd1;

  assign result_85 = b_11 ? 8'd1 : f1_8;

  assign x_41 = pOut0;

  wire  iterateI_ho1_0_res_18;
  wire  iterateI_ho1_1_res_17;
  reg  c$bb_res_res_82 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_82_delay
    if (en) begin
      c$bb_res_res_82 <= pOut12;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_18 = c$bb_res_res_82;



  reg  c$bb_res_res_83 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_83_delay
    if (en) begin
      c$bb_res_res_83 <= iterateI_ho1_0_res_18;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_17 = c$bb_res_res_83;



  assign c$app_arg_24 = {pOut12,
                         iterateI_ho1_0_res_18,
                         iterateI_ho1_1_res_17};



  assign result_86 = c$app_arg_24[1-1:0];

  assign pOut12 = pacings[1:1];

  assign c$vec2_6 = (ws_6[4-1 : 0]);

  // zipWith start
  genvar i_29;
  generate
  for (i_29 = 0; i_29 < 2; i_29 = i_29 + 1) begin : zipWith_6
    wire [71:0] zipWith_in1_6;
    assign zipWith_in1_6 = result_90[i_29*72+:72];
    wire [1:0] zipWith_in2_6;
    assign zipWith_in2_6 = c$vec2_6[i_29*2+:2];
    wire [73:0] c$n_6;
    assign c$n_6 = {zipWith_in1_6,   zipWith_in2_6};


    assign c$ws_app_arg_13[i_29*74+:74] = c$n_6;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_30;
  generate
  for (i_30=0; i_30 < 2; i_30 = i_30 + 1) begin : imap_6
    wire [1-1:0] map_index_6;
    wire [73:0] map_in_6;
    assign map_in_6 = c$ws_app_arg_13[i_30*74+:74];
    wire [1:0] map_out_6;

    assign map_index_6 = 1'd1 - i_30[0+:1];
    wire [1:0] c$case_alt_20;
    // spec.hs:366:1-63
    wire [7:0] t_35;
    // spec.hs:366:1-63
    wire [71:0] x_56;
    assign map_out_6 = c$case_alt_20;

    assign c$case_alt_20 = (t_35 == result_88) ? {1'b1,map_index_6} : map_in_6[1:0];

    assign t_35 = x_56[71:64];

    assign x_56 = map_in_6[73:2];


    assign c$ws_app_arg_14[i_30*2+:2] = map_out_6;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_6 [0:2-1];
  genvar i_31;
  generate
  for (i_31=0; i_31 < 2; i_31=i_31+1) begin : mk_array_6
    assign vecArray_6[(2-1)-i_31] = result_90[i_31*72+:72];
  end
  endgenerate
  assign c$case_scrut_13 = vecArray_6[($unsigned({{(64-1) {1'b0}},i_6}))];
  // index end

  assign c$case_scrut_14 = ws_6[6-1 -: 2];

  assign result_87 = c$case_scrut_14[1:1] ? $signed(c$case_scrut_13[63:0]) : (64'sd0);

  assign result_88 = (t_22 > 8'd1) ? c$app_arg_25 : (c$app_arg_25 + 8'd4);

  assign c$app_arg_25 = t_22 - 8'd1;

  assign i_6 = c$case_scrut_14[0:0];

  assign ws_6 = {c$ws_app_arg_14,{1'b0,1'bx}};

  assign result_89 = b_12 ? t_21 : result_90;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_90_register
    if ( rst) begin
      result_90 <= {{8'd5,   64'sd0},   {8'd5,   64'sd0}};
    end else if (en) begin
      result_90 <= result_89;
    end
  end
  // register end

  assign b_12 = result_91;

  assign t_projection_9 = ({result_90,{t_22,   (x_42 + 64'sd1)}});

  assign t_21 = t_projection_9[143:0];

  assign x_42 = result_87;

  wire  iterateI_ho1_0_res_19;
  reg  c$bb_res_res_84 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_84_delay
    if (en) begin
      c$bb_res_res_84 <= pOut11;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_19 = c$bb_res_res_84;



  assign c$app_arg_26 = {pOut11,
                         iterateI_ho1_0_res_19};



  assign result_91 = c$app_arg_26[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_22_register
    if ( rst) begin
      t_22 <= 8'd1;
    end else if (en) begin
      t_22 <= result_92;
    end
  end
  // register end

  assign result_92 = pOut11 ? result_93 : t_22;

  assign b_13 = t_22 == 8'd4;

  assign f1_9 = t_22 + 8'd1;

  assign result_93 = b_13 ? 8'd1 : f1_9;

  assign pOut11 = pacings[2:2];

  wire  iterateI_ho1_0_res_20;
  wire  iterateI_ho1_1_res_18;
  reg  c$bb_res_res_85 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_85_delay
    if (en) begin
      c$bb_res_res_85 <= pOut10;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_20 = c$bb_res_res_85;



  reg  c$bb_res_res_86 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_86_delay
    if (en) begin
      c$bb_res_res_86 <= iterateI_ho1_0_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_18 = c$bb_res_res_86;



  assign c$app_arg_27 = {pOut10,
                         iterateI_ho1_0_res_20,
                         iterateI_ho1_1_res_18};



  assign result_94 = c$app_arg_27[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_23_register
    if ( rst) begin
      t_23 <= 8'd1;
    end else if (en) begin
      t_23 <= result_95;
    end
  end
  // register end

  assign result_95 = x_43 ? result_96 : t_23;

  assign b_14 = t_23 == 8'd4;

  assign f1_10 = t_23 + 8'd1;

  assign result_96 = b_14 ? 8'd1 : f1_10;

  assign x_43 = pOut10;

  assign pOut10 = pacings[3:3];

  wire  iterateI_ho1_0_res_21;
  reg  c$bb_res_res_87 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_87_delay
    if (en) begin
      c$bb_res_res_87 <= pOut9;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_21 = c$bb_res_res_87;



  assign c$app_arg_28 = {pOut9,
                         iterateI_ho1_0_res_21};



  assign result_97 = c$app_arg_28[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_24_register
    if ( rst) begin
      t_24 <= 8'd1;
    end else if (en) begin
      t_24 <= result_98;
    end
  end
  // register end

  assign result_98 = x_44 ? result_99 : t_24;

  assign b_15 = t_24 == 8'd4;

  assign f1_11 = t_24 + 8'd1;

  assign result_99 = b_15 ? 8'd1 : f1_11;

  assign x_44 = pOut9;

  assign pOut9 = pacings[4:4];

  wire  iterateI_ho1_0_res_22;
  wire  iterateI_ho1_1_res_19;
  wire  iterateI_ho1_2_res_16;
  reg  c$bb_res_res_88 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_88_delay
    if (en) begin
      c$bb_res_res_88 <= pOut8;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_22 = c$bb_res_res_88;



  reg  c$bb_res_res_89 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_89_delay
    if (en) begin
      c$bb_res_res_89 <= iterateI_ho1_0_res_22;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_19 = c$bb_res_res_89;



  reg  c$bb_res_res_90 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_90_delay
    if (en) begin
      c$bb_res_res_90 <= iterateI_ho1_1_res_19;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_16 = c$bb_res_res_90;



  assign c$app_arg_29 = {pOut8,
                         iterateI_ho1_0_res_22,
                         iterateI_ho1_1_res_19,
                         iterateI_ho1_2_res_16};



  assign result_100 = c$app_arg_29[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_25_register
    if ( rst) begin
      t_25 <= 8'd1;
    end else if (en) begin
      t_25 <= result_101;
    end
  end
  // register end

  assign result_101 = x_45 ? result_102 : t_25;

  assign b_16 = t_25 == 8'd4;

  assign f1_12 = t_25 + 8'd1;

  assign result_102 = b_16 ? 8'd1 : f1_12;

  assign x_45 = pOut8;

  assign pOut8 = pacings[5:5];

  wire  iterateI_ho1_0_res_23;
  wire  iterateI_ho1_1_res_20;
  reg  c$bb_res_res_91 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_91_delay
    if (en) begin
      c$bb_res_res_91 <= pOut7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_23 = c$bb_res_res_91;



  reg  c$bb_res_res_92 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_92_delay
    if (en) begin
      c$bb_res_res_92 <= iterateI_ho1_0_res_23;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_20 = c$bb_res_res_92;



  assign c$app_arg_30 = {pOut7,
                         iterateI_ho1_0_res_23,
                         iterateI_ho1_1_res_20};



  assign result_103 = c$app_arg_30[1-1:0];

  assign pOut7 = pacings[6:6];

  wire  iterateI_ho1_0_res_24;
  wire  iterateI_ho1_1_res_21;
  wire  iterateI_ho1_2_res_17;
  wire  iterateI_ho1_3_res_14;
  reg  c$bb_res_res_93 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_93_delay
    if (en) begin
      c$bb_res_res_93 <= pOut6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_24 = c$bb_res_res_93;



  reg  c$bb_res_res_94 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_94_delay
    if (en) begin
      c$bb_res_res_94 <= iterateI_ho1_0_res_24;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_21 = c$bb_res_res_94;



  reg  c$bb_res_res_95 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_95_delay
    if (en) begin
      c$bb_res_res_95 <= iterateI_ho1_1_res_21;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_17 = c$bb_res_res_95;



  reg  c$bb_res_res_96 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_96_delay
    if (en) begin
      c$bb_res_res_96 <= iterateI_ho1_2_res_17;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_14 = c$bb_res_res_96;



  assign c$app_arg_31 = {pOut6,
                         iterateI_ho1_0_res_24,
                         iterateI_ho1_1_res_21,
                         iterateI_ho1_2_res_17,
                         iterateI_ho1_3_res_14};



  assign result_104 = c$app_arg_31[1-1:0];

  assign pOut6 = pacings[7:7];

  wire  iterateI_ho1_0_res_25;
  wire  iterateI_ho1_1_res_22;
  wire  iterateI_ho1_2_res_18;
  reg  c$bb_res_res_97 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_97_delay
    if (en) begin
      c$bb_res_res_97 <= pOut5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_25 = c$bb_res_res_97;



  reg  c$bb_res_res_98 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_98_delay
    if (en) begin
      c$bb_res_res_98 <= iterateI_ho1_0_res_25;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_22 = c$bb_res_res_98;



  reg  c$bb_res_res_99 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_99_delay
    if (en) begin
      c$bb_res_res_99 <= iterateI_ho1_1_res_22;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_18 = c$bb_res_res_99;



  assign c$app_arg_32 = {pOut5,
                         iterateI_ho1_0_res_25,
                         iterateI_ho1_1_res_22,
                         iterateI_ho1_2_res_18};



  assign result_105 = c$app_arg_32[1-1:0];

  assign pOut5 = pacings[8:8];

  wire  iterateI_ho1_0_res_26;
  wire  iterateI_ho1_1_res_23;
  wire  iterateI_ho1_2_res_19;
  reg  c$bb_res_res_100 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_100_delay
    if (en) begin
      c$bb_res_res_100 <= pOut4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_26 = c$bb_res_res_100;



  reg  c$bb_res_res_101 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_101_delay
    if (en) begin
      c$bb_res_res_101 <= iterateI_ho1_0_res_26;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_23 = c$bb_res_res_101;



  reg  c$bb_res_res_102 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_102_delay
    if (en) begin
      c$bb_res_res_102 <= iterateI_ho1_1_res_23;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_19 = c$bb_res_res_102;



  assign c$app_arg_33 = {pOut4,
                         iterateI_ho1_0_res_26,
                         iterateI_ho1_1_res_23,
                         iterateI_ho1_2_res_19};



  assign result_106 = c$app_arg_33[1-1:0];

  assign pOut4 = pacings[9:9];

  wire  iterateI_ho1_0_res_27;
  wire  iterateI_ho1_1_res_24;
  reg  c$bb_res_res_103 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_103_delay
    if (en) begin
      c$bb_res_res_103 <= pOut3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_27 = c$bb_res_res_103;



  reg  c$bb_res_res_104 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_104_delay
    if (en) begin
      c$bb_res_res_104 <= iterateI_ho1_0_res_27;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_24 = c$bb_res_res_104;



  assign c$app_arg_34 = {pOut3,
                         iterateI_ho1_0_res_27,
                         iterateI_ho1_1_res_24};



  assign result_107 = c$app_arg_34[1-1:0];

  assign pOut3 = pacings[10:10];

  wire  iterateI_ho1_0_res_28;
  wire  iterateI_ho1_1_res_25;
  wire  iterateI_ho1_2_res_20;
  wire  iterateI_ho1_3_res_15;
  reg  c$bb_res_res_105 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_105_delay
    if (en) begin
      c$bb_res_res_105 <= pOut2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_28 = c$bb_res_res_105;



  reg  c$bb_res_res_106 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_106_delay
    if (en) begin
      c$bb_res_res_106 <= iterateI_ho1_0_res_28;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_25 = c$bb_res_res_106;



  reg  c$bb_res_res_107 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_107_delay
    if (en) begin
      c$bb_res_res_107 <= iterateI_ho1_1_res_25;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_20 = c$bb_res_res_107;



  reg  c$bb_res_res_108 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_108_delay
    if (en) begin
      c$bb_res_res_108 <= iterateI_ho1_2_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_15 = c$bb_res_res_108;



  assign c$app_arg_35 = {pOut2,
                         iterateI_ho1_0_res_28,
                         iterateI_ho1_1_res_25,
                         iterateI_ho1_2_res_20,
                         iterateI_ho1_3_res_15};



  assign result_108 = c$app_arg_35[1-1:0];

  assign pOut2 = pacings[11:11];

  wire  iterateI_ho1_0_res_29;
  wire  iterateI_ho1_1_res_26;
  wire  iterateI_ho1_2_res_21;
  reg  c$bb_res_res_109 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_109_delay
    if (en) begin
      c$bb_res_res_109 <= pOut1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_29 = c$bb_res_res_109;



  reg  c$bb_res_res_110 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_110_delay
    if (en) begin
      c$bb_res_res_110 <= iterateI_ho1_0_res_29;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_26 = c$bb_res_res_110;



  reg  c$bb_res_res_111 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_111_delay
    if (en) begin
      c$bb_res_res_111 <= iterateI_ho1_1_res_26;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_21 = c$bb_res_res_111;



  assign c$app_arg_36 = {pOut1,
                         iterateI_ho1_0_res_29,
                         iterateI_ho1_1_res_26,
                         iterateI_ho1_2_res_21};



  assign result_109 = c$app_arg_36[1-1:0];

  assign pOut1 = pacings[12:12];

  wire  iterateI_ho1_0_res_30;
  wire  iterateI_ho1_1_res_27;
  reg  c$bb_res_res_112 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_112_delay
    if (en) begin
      c$bb_res_res_112 <= pOut0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_30 = c$bb_res_res_112;



  reg  c$bb_res_res_113 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_113_delay
    if (en) begin
      c$bb_res_res_113 <= iterateI_ho1_0_res_30;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_27 = c$bb_res_res_113;



  assign c$app_arg_37 = {pOut0,
                         iterateI_ho1_0_res_30,
                         iterateI_ho1_1_res_27};



  assign result_110 = c$app_arg_37[1-1:0];

  assign pOut0 = pacings[13:13];

  wire  iterateI_ho1_0_res_31;
  reg  c$bb_res_res_114 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_114_delay
    if (en) begin
      c$bb_res_res_114 <= pIn0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_31 = c$bb_res_res_114;



  assign c$app_arg_38 = {pIn0_0,
                         iterateI_ho1_0_res_31};



  assign result_111 = c$app_arg_38[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_26_register
    if ( rst) begin
      t_26 <= 8'd1;
    end else if (en) begin
      t_26 <= result_112;
    end
  end
  // register end

  assign result_112 = pIn0_0 ? result_113 : t_26;

  assign b_17 = t_26 == 8'd4;

  assign f1_13 = t_26 + 8'd1;

  assign result_113 = b_17 ? 8'd1 : f1_13;

  assign pIn0_0 = pacings[14:14];

  assign pacings = result_118[14:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : toWait_register
    if ( rst) begin
      toWait <= (64'sd0);
    end else if (en) begin
      toWait <= result_115;
    end
  end
  // register end

  assign result_114 = toWait == (64'sd0);

  assign result_115 = result_117 ? (64'sd2) : result_116;

  assign b_18 = toWait > (64'sd0);

  assign result_116 = b_18 ? ((x_46 - 64'sd1)) : toWait;

  assign x_46 = toWait;

  assign result_117 = b_19 ? 1'b1 : 1'b0;

  assign b_19 = result_114 & qPopValid;

  assign result_118 = {c$app_arg_41,
                       c$app_arg_40,   c$app_arg_39};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_39_register
    if ( rst) begin
      c$app_arg_39 <= {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                        1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                        1'b0}};
    end else if (en) begin
      c$app_arg_39 <= c$case_alt;
    end
  end
  // register end

  assign c$case_alt = qPush ? c$case_alt_0 : c$case_alt_1;

  assign c$case_alt_0 = qPop ? c$case_alt_2 : {{64'sd0,
                                                1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,
                                                          1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                                          1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};

  assign c$case_alt_1 = qPop ? c$case_alt_3 : {{64'sd0,
                                                1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,
                                                          1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                                          1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};

  always @(*) begin
    case(x_47)
      64'sd0 : c$case_alt_2 = qData;
      default : c$case_alt_2 = c$case_alt_4;
    endcase
  end

  always @(*) begin
    case(x_47)
      64'sd0 : c$case_alt_3 = {{64'sd0,   1'b0},
                               {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                1'b0,   1'b0,   1'b0}};
      default : c$case_alt_3 = c$case_alt_4;
    endcase
  end

  // index begin
  wire [79:0] vecArray_7 [0:4-1];
  genvar i_32;
  generate
  for (i_32=0; i_32 < 4; i_32=i_32+1) begin : mk_array_7
    assign vecArray_7[(4-1)-i_32] = buffer[i_32*80+:80];
  end
  endgenerate
  assign c$case_alt_4 = vecArray_7[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_40_register
    if ( rst) begin
      c$app_arg_40 <= 1'b0;
    end else if (en) begin
      c$app_arg_40 <= c$case_alt_5;
    end
  end
  // register end

  assign c$case_alt_5 = qPush ? c$case_alt_6 : c$case_alt_7;

  assign c$case_alt_6 = qPop ? 1'b1 : c$case_alt_8;

  assign c$case_alt_7 = qPop ? c$case_alt_9 : c$case_alt_8;

  assign c$case_alt_8 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_47)
      64'sd0 : c$case_alt_9 = 1'b0;
      default : c$case_alt_9 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_41_register
    if ( rst) begin
      c$app_arg_41 <= 1'b0;
    end else if (en) begin
      c$app_arg_41 <= c$case_alt_10;
    end
  end
  // register end

  assign c$case_alt_10 = qPush ? c$case_alt_11 : 1'b0;

  assign c$case_alt_11 = qPop ? 1'b1 : c$case_alt_12;

  assign c$tte_rhs = (x_47 != 64'sd4) ? 64'sd1 : 64'sd0;

  assign c$case_alt_12 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                         1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                         1'b0}},   {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0}},
   {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                         1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                         1'b0}},   {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0,
                                                         1'b0,   1'b0,   1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[399:80] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[399:80];

  assign qData = result_4[79:0];

  assign x_47 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_47 + 64'sd1));

  assign c$tte_rhs_0 = (x_47 == 64'sd4) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_47)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_47 - 64'sd1);

  assign result = {result_5[924:15],   {qPush,
                                        qPop,   result_118[81:81],   qPopValid,
                                        result_5[14:0]}};

  assign qPopValid = result_118[80:80];

  assign qPush = result_4[80:80];

  assign qPop = result_5[925:925];

  assign result_0 = result[928:19];

  assign result_1 = result[18:0];

  assign result_0_0 = result_0[909:845];

  assign result_0_1 = result_0[844:780];

  assign result_0_2 = result_0[779:715];

  assign result_0_3 = result_0[714:650];

  assign result_0_4 = result_0[649:585];

  assign result_0_5 = result_0[584:520];

  assign result_0_6 = result_0[519:455];

  assign result_0_7 = result_0[454:390];

  assign result_0_8 = result_0[389:325];

  assign result_0_9 = result_0[324:260];

  assign result_0_10 = result_0[259:195];

  assign result_0_11 = result_0[194:130];

  assign result_0_12 = result_0[129:65];

  assign result_0_13 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_0_3_0 = $signed(result_0_3[64:1]);

  assign result_0_3_1 = result_0_3[0:0];

  assign result_0_4_0 = $signed(result_0_4[64:1]);

  assign result_0_4_1 = result_0_4[0:0];

  assign result_0_5_0 = $signed(result_0_5[64:1]);

  assign result_0_5_1 = result_0_5[0:0];

  assign result_0_6_0 = $signed(result_0_6[64:1]);

  assign result_0_6_1 = result_0_6[0:0];

  assign result_0_7_0 = $signed(result_0_7[64:1]);

  assign result_0_7_1 = result_0_7[0:0];

  assign result_0_8_0 = $signed(result_0_8[64:1]);

  assign result_0_8_1 = result_0_8[0:0];

  assign result_0_9_0 = $signed(result_0_9[64:1]);

  assign result_0_9_1 = result_0_9[0:0];

  assign result_0_10_0 = $signed(result_0_10[64:1]);

  assign result_0_10_1 = result_0_10[0:0];

  assign result_0_11_0 = $signed(result_0_11[64:1]);

  assign result_0_11_1 = result_0_11[0:0];

  assign result_0_12_0 = $signed(result_0_12[64:1]);

  assign result_0_12_1 = result_0_12[0:0];

  assign result_0_13_0 = $signed(result_0_13[64:1]);

  assign result_0_13_1 = result_0_13[0:0];

  assign result_1_0 = result_1[18:18];

  assign result_1_1 = result_1[17:17];

  assign result_1_2 = result_1[16:16];

  assign result_1_3 = result_1[15:15];

  assign result_1_4 = result_1[14:0];

  assign result_1_4_0 = result_1_4[14:14];

  assign result_1_4_1 = result_1_4[13:13];

  assign result_1_4_2 = result_1_4[12:12];

  assign result_1_4_3 = result_1_4[11:11];

  assign result_1_4_4 = result_1_4[10:10];

  assign result_1_4_5 = result_1_4[9:9];

  assign result_1_4_6 = result_1_4[8:8];

  assign result_1_4_7 = result_1_4[7:7];

  assign result_1_4_8 = result_1_4[6:6];

  assign result_1_4_9 = result_1_4[5:5];

  assign result_1_4_10 = result_1_4[4:4];

  assign result_1_4_11 = result_1_4[3:3];

  assign result_1_4_12 = result_1_4[2:2];

  assign result_1_4_13 = result_1_4[1:1];

  assign result_1_4_14 = result_1_4[0:0];


endmodule

