

================================================================
== Vitis HLS Report for 'snn_infer'
================================================================
* Date:           Tue Jun 17 23:48:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SNN_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23611|    23611|  0.236 ms|  0.236 ms|  23612|  23612|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_18_loc = alloca i64 1"   --->   Operation 23 'alloca' 'sum_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_16_loc = alloca i64 1"   --->   Operation 24 'alloca' 'sum_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_14_loc = alloca i64 1"   --->   Operation 25 'alloca' 'sum_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_12_loc = alloca i64 1"   --->   Operation 26 'alloca' 'sum_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum_10_loc = alloca i64 1"   --->   Operation 27 'alloca' 'sum_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_8_loc = alloca i64 1"   --->   Operation 28 'alloca' 'sum_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 29 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 30 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 31 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 32 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_2, i32 %input_r, i32 %sum_loc, i32 %p_ZL13model_weights_0"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_2, i32 %input_r, i32 %sum_loc, i32 %p_ZL13model_weights_0"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 35 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %sum_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 36 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_21, i32 %input_r, i32 %sum_2_loc, i32 %p_ZL13model_weights_1"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %sum_loc_load" [neuron_core.cpp:26]   --->   Operation 38 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %bitcast_ln26" [neuron_core.cpp:26]   --->   Operation 40 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln26 = icmp_ne  i8 %tmp, i8 255" [neuron_core.cpp:26]   --->   Operation 41 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.05ns)   --->   "%icmp_ln26_1 = icmp_eq  i23 %trunc_ln26, i23 0" [neuron_core.cpp:26]   --->   Operation 42 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %icmp_ln26_1, i1 %icmp_ln26" [neuron_core.cpp:26]   --->   Operation 43 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %sum_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 44 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%and_ln26 = and i1 %or_ln26, i1 %tmp_1" [neuron_core.cpp:26]   --->   Operation 45 'and' 'and_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %and_ln26, i32 %bitcast_ln26, i32 0" [neuron_core.cpp:26]   --->   Operation 46 'select' 'select_ln26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 0" [neuron_core.cpp:26]   --->   Operation 47 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26, i4 %output_r_addr" [neuron_core.cpp:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_21, i32 %input_r, i32 %sum_2_loc, i32 %p_ZL13model_weights_1"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 50 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sum_2_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 51 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_22, i32 %input_r, i32 %sum_4_loc, i32 %p_ZL13model_weights_2"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i32 %sum_2_loc_load" [neuron_core.cpp:26]   --->   Operation 53 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_1, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %bitcast_ln26_1" [neuron_core.cpp:26]   --->   Operation 55 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln26_2 = icmp_ne  i8 %tmp_2, i8 255" [neuron_core.cpp:26]   --->   Operation 56 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.05ns)   --->   "%icmp_ln26_3 = icmp_eq  i23 %trunc_ln26_1, i23 0" [neuron_core.cpp:26]   --->   Operation 57 'icmp' 'icmp_ln26_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%or_ln26_1 = or i1 %icmp_ln26_3, i1 %icmp_ln26_2" [neuron_core.cpp:26]   --->   Operation 58 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sum_2_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 59 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%and_ln26_1 = and i1 %or_ln26_1, i1 %tmp_3" [neuron_core.cpp:26]   --->   Operation 60 'and' 'and_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %and_ln26_1, i32 %bitcast_ln26_1, i32 0" [neuron_core.cpp:26]   --->   Operation 61 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 0, i64 1" [neuron_core.cpp:26]   --->   Operation 62 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_1, i4 %output_r_addr_1" [neuron_core.cpp:26]   --->   Operation 63 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_22, i32 %input_r, i32 %sum_4_loc, i32 %p_ZL13model_weights_2"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i32 %sum_4_loc"   --->   Operation 65 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sum_4_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 66 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_23, i32 %input_r, i32 %sum_6_loc, i32 %p_ZL13model_weights_3"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln26_2 = bitcast i32 %sum_4_loc_load" [neuron_core.cpp:26]   --->   Operation 68 'bitcast' 'bitcast_ln26_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_2, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 69 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i32 %bitcast_ln26_2" [neuron_core.cpp:26]   --->   Operation 70 'trunc' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.84ns)   --->   "%icmp_ln26_4 = icmp_ne  i8 %tmp_4, i8 255" [neuron_core.cpp:26]   --->   Operation 71 'icmp' 'icmp_ln26_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.05ns)   --->   "%icmp_ln26_5 = icmp_eq  i23 %trunc_ln26_2, i23 0" [neuron_core.cpp:26]   --->   Operation 72 'icmp' 'icmp_ln26_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%or_ln26_2 = or i1 %icmp_ln26_5, i1 %icmp_ln26_4" [neuron_core.cpp:26]   --->   Operation 73 'or' 'or_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sum_4_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 74 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%and_ln26_2 = and i1 %or_ln26_2, i1 %tmp_5" [neuron_core.cpp:26]   --->   Operation 75 'and' 'and_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_2 = select i1 %and_ln26_2, i32 %bitcast_ln26_2, i32 0" [neuron_core.cpp:26]   --->   Operation 76 'select' 'select_ln26_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i32 %output_r, i64 0, i64 2" [neuron_core.cpp:26]   --->   Operation 77 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_2, i4 %output_r_addr_2" [neuron_core.cpp:26]   --->   Operation 78 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_23, i32 %input_r, i32 %sum_6_loc, i32 %p_ZL13model_weights_3"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i32 %sum_6_loc"   --->   Operation 80 'load' 'sum_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %sum_6_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 81 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_24, i32 %input_r, i32 %sum_8_loc, i32 %p_ZL13model_weights_4"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.90>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln26_3 = bitcast i32 %sum_6_loc_load" [neuron_core.cpp:26]   --->   Operation 83 'bitcast' 'bitcast_ln26_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_3, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 84 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i32 %bitcast_ln26_3" [neuron_core.cpp:26]   --->   Operation 85 'trunc' 'trunc_ln26_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln26_6 = icmp_ne  i8 %tmp_6, i8 255" [neuron_core.cpp:26]   --->   Operation 86 'icmp' 'icmp_ln26_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln26_7 = icmp_eq  i23 %trunc_ln26_3, i23 0" [neuron_core.cpp:26]   --->   Operation 87 'icmp' 'icmp_ln26_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%or_ln26_3 = or i1 %icmp_ln26_7, i1 %icmp_ln26_6" [neuron_core.cpp:26]   --->   Operation 88 'or' 'or_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %sum_6_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 89 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%and_ln26_3 = and i1 %or_ln26_3, i1 %tmp_7" [neuron_core.cpp:26]   --->   Operation 90 'and' 'and_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_3 = select i1 %and_ln26_3, i32 %bitcast_ln26_3, i32 0" [neuron_core.cpp:26]   --->   Operation 91 'select' 'select_ln26_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i32 %output_r, i64 0, i64 3" [neuron_core.cpp:26]   --->   Operation 92 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_3, i4 %output_r_addr_3" [neuron_core.cpp:26]   --->   Operation 93 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_24, i32 %input_r, i32 %sum_8_loc, i32 %p_ZL13model_weights_4"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%sum_8_loc_load = load i32 %sum_8_loc"   --->   Operation 95 'load' 'sum_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [2/2] (2.78ns)   --->   "%tmp_9 = fcmp_ogt  i32 %sum_8_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 96 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_25, i32 %input_r, i32 %sum_10_loc, i32 %p_ZL13model_weights_5"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.90>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln26_4 = bitcast i32 %sum_8_loc_load" [neuron_core.cpp:26]   --->   Operation 98 'bitcast' 'bitcast_ln26_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_4, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 99 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i32 %bitcast_ln26_4" [neuron_core.cpp:26]   --->   Operation 100 'trunc' 'trunc_ln26_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.84ns)   --->   "%icmp_ln26_8 = icmp_ne  i8 %tmp_8, i8 255" [neuron_core.cpp:26]   --->   Operation 101 'icmp' 'icmp_ln26_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (1.05ns)   --->   "%icmp_ln26_9 = icmp_eq  i23 %trunc_ln26_4, i23 0" [neuron_core.cpp:26]   --->   Operation 102 'icmp' 'icmp_ln26_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_4)   --->   "%or_ln26_4 = or i1 %icmp_ln26_9, i1 %icmp_ln26_8" [neuron_core.cpp:26]   --->   Operation 103 'or' 'or_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_ogt  i32 %sum_8_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 104 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_4)   --->   "%and_ln26_4 = and i1 %or_ln26_4, i1 %tmp_9" [neuron_core.cpp:26]   --->   Operation 105 'and' 'and_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_4 = select i1 %and_ln26_4, i32 %bitcast_ln26_4, i32 0" [neuron_core.cpp:26]   --->   Operation 106 'select' 'select_ln26_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%output_r_addr_4 = getelementptr i32 %output_r, i64 0, i64 4" [neuron_core.cpp:26]   --->   Operation 107 'getelementptr' 'output_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_4, i4 %output_r_addr_4" [neuron_core.cpp:26]   --->   Operation 108 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_25, i32 %input_r, i32 %sum_10_loc, i32 %p_ZL13model_weights_5"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%sum_10_loc_load = load i32 %sum_10_loc"   --->   Operation 110 'load' 'sum_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %sum_10_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 111 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_26, i32 %input_r, i32 %sum_12_loc, i32 %p_ZL13model_weights_6"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln26_5 = bitcast i32 %sum_10_loc_load" [neuron_core.cpp:26]   --->   Operation 113 'bitcast' 'bitcast_ln26_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_5, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 114 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i32 %bitcast_ln26_5" [neuron_core.cpp:26]   --->   Operation 115 'trunc' 'trunc_ln26_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.84ns)   --->   "%icmp_ln26_10 = icmp_ne  i8 %tmp_s, i8 255" [neuron_core.cpp:26]   --->   Operation 116 'icmp' 'icmp_ln26_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (1.05ns)   --->   "%icmp_ln26_11 = icmp_eq  i23 %trunc_ln26_5, i23 0" [neuron_core.cpp:26]   --->   Operation 117 'icmp' 'icmp_ln26_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_5)   --->   "%or_ln26_5 = or i1 %icmp_ln26_11, i1 %icmp_ln26_10" [neuron_core.cpp:26]   --->   Operation 118 'or' 'or_ln26_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %sum_10_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 119 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_5)   --->   "%and_ln26_5 = and i1 %or_ln26_5, i1 %tmp_10" [neuron_core.cpp:26]   --->   Operation 120 'and' 'and_ln26_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_5 = select i1 %and_ln26_5, i32 %bitcast_ln26_5, i32 0" [neuron_core.cpp:26]   --->   Operation 121 'select' 'select_ln26_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%output_r_addr_5 = getelementptr i32 %output_r, i64 0, i64 5" [neuron_core.cpp:26]   --->   Operation 122 'getelementptr' 'output_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_5, i4 %output_r_addr_5" [neuron_core.cpp:26]   --->   Operation 123 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_26, i32 %input_r, i32 %sum_12_loc, i32 %p_ZL13model_weights_6"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%sum_12_loc_load = load i32 %sum_12_loc"   --->   Operation 125 'load' 'sum_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [2/2] (2.78ns)   --->   "%tmp_12 = fcmp_ogt  i32 %sum_12_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 126 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_27, i32 %input_r, i32 %sum_14_loc, i32 %p_ZL13model_weights_7"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln26_6 = bitcast i32 %sum_12_loc_load" [neuron_core.cpp:26]   --->   Operation 128 'bitcast' 'bitcast_ln26_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_6, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 129 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i32 %bitcast_ln26_6" [neuron_core.cpp:26]   --->   Operation 130 'trunc' 'trunc_ln26_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.84ns)   --->   "%icmp_ln26_12 = icmp_ne  i8 %tmp_11, i8 255" [neuron_core.cpp:26]   --->   Operation 131 'icmp' 'icmp_ln26_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (1.05ns)   --->   "%icmp_ln26_13 = icmp_eq  i23 %trunc_ln26_6, i23 0" [neuron_core.cpp:26]   --->   Operation 132 'icmp' 'icmp_ln26_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_6)   --->   "%or_ln26_6 = or i1 %icmp_ln26_13, i1 %icmp_ln26_12" [neuron_core.cpp:26]   --->   Operation 133 'or' 'or_ln26_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/2] (2.78ns)   --->   "%tmp_12 = fcmp_ogt  i32 %sum_12_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 134 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_6)   --->   "%and_ln26_6 = and i1 %or_ln26_6, i1 %tmp_12" [neuron_core.cpp:26]   --->   Operation 135 'and' 'and_ln26_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_6 = select i1 %and_ln26_6, i32 %bitcast_ln26_6, i32 0" [neuron_core.cpp:26]   --->   Operation 136 'select' 'select_ln26_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%output_r_addr_6 = getelementptr i32 %output_r, i64 0, i64 6" [neuron_core.cpp:26]   --->   Operation 137 'getelementptr' 'output_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_6, i4 %output_r_addr_6" [neuron_core.cpp:26]   --->   Operation 138 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_27, i32 %input_r, i32 %sum_14_loc, i32 %p_ZL13model_weights_7"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%sum_14_loc_load = load i32 %sum_14_loc"   --->   Operation 140 'load' 'sum_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [2/2] (2.78ns)   --->   "%tmp_14 = fcmp_ogt  i32 %sum_14_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 141 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_28, i32 %input_r, i32 %sum_16_loc, i32 %p_ZL13model_weights_8"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln26_7 = bitcast i32 %sum_14_loc_load" [neuron_core.cpp:26]   --->   Operation 143 'bitcast' 'bitcast_ln26_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_7, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 144 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i32 %bitcast_ln26_7" [neuron_core.cpp:26]   --->   Operation 145 'trunc' 'trunc_ln26_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.84ns)   --->   "%icmp_ln26_14 = icmp_ne  i8 %tmp_13, i8 255" [neuron_core.cpp:26]   --->   Operation 146 'icmp' 'icmp_ln26_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (1.05ns)   --->   "%icmp_ln26_15 = icmp_eq  i23 %trunc_ln26_7, i23 0" [neuron_core.cpp:26]   --->   Operation 147 'icmp' 'icmp_ln26_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%or_ln26_7 = or i1 %icmp_ln26_15, i1 %icmp_ln26_14" [neuron_core.cpp:26]   --->   Operation 148 'or' 'or_ln26_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_ogt  i32 %sum_14_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 149 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%and_ln26_7 = and i1 %or_ln26_7, i1 %tmp_14" [neuron_core.cpp:26]   --->   Operation 150 'and' 'and_ln26_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_7 = select i1 %and_ln26_7, i32 %bitcast_ln26_7, i32 0" [neuron_core.cpp:26]   --->   Operation 151 'select' 'select_ln26_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%output_r_addr_7 = getelementptr i32 %output_r, i64 0, i64 7" [neuron_core.cpp:26]   --->   Operation 152 'getelementptr' 'output_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_7, i4 %output_r_addr_7" [neuron_core.cpp:26]   --->   Operation 153 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_28, i32 %input_r, i32 %sum_16_loc, i32 %p_ZL13model_weights_8"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%sum_16_loc_load = load i32 %sum_16_loc"   --->   Operation 155 'load' 'sum_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_ogt  i32 %sum_16_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 156 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_29, i32 %input_r, i32 %sum_18_loc, i32 %p_ZL13model_weights_9"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln26_8 = bitcast i32 %sum_16_loc_load" [neuron_core.cpp:26]   --->   Operation 158 'bitcast' 'bitcast_ln26_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_8, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 159 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i32 %bitcast_ln26_8" [neuron_core.cpp:26]   --->   Operation 160 'trunc' 'trunc_ln26_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.84ns)   --->   "%icmp_ln26_16 = icmp_ne  i8 %tmp_15, i8 255" [neuron_core.cpp:26]   --->   Operation 161 'icmp' 'icmp_ln26_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (1.05ns)   --->   "%icmp_ln26_17 = icmp_eq  i23 %trunc_ln26_8, i23 0" [neuron_core.cpp:26]   --->   Operation 162 'icmp' 'icmp_ln26_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_8)   --->   "%or_ln26_8 = or i1 %icmp_ln26_17, i1 %icmp_ln26_16" [neuron_core.cpp:26]   --->   Operation 163 'or' 'or_ln26_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_ogt  i32 %sum_16_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 164 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_8)   --->   "%and_ln26_8 = and i1 %or_ln26_8, i1 %tmp_16" [neuron_core.cpp:26]   --->   Operation 165 'and' 'and_ln26_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_8 = select i1 %and_ln26_8, i32 %bitcast_ln26_8, i32 0" [neuron_core.cpp:26]   --->   Operation 166 'select' 'select_ln26_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%output_r_addr_8 = getelementptr i32 %output_r, i64 0, i64 8" [neuron_core.cpp:26]   --->   Operation 167 'getelementptr' 'output_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_8, i4 %output_r_addr_8" [neuron_core.cpp:26]   --->   Operation 168 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_infer_Pipeline_VITIS_LOOP_20_29, i32 %input_r, i32 %sum_18_loc, i32 %p_ZL13model_weights_9"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.78>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%sum_18_loc_load = load i32 %sum_18_loc"   --->   Operation 170 'load' 'sum_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [2/2] (2.78ns)   --->   "%tmp_18 = fcmp_ogt  i32 %sum_18_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 171 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.90>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [neuron_core.cpp:7]   --->   Operation 172 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [neuron_core.cpp:7]   --->   Operation 173 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln26_9 = bitcast i32 %sum_18_loc_load" [neuron_core.cpp:26]   --->   Operation 178 'bitcast' 'bitcast_ln26_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26_9, i32 23, i32 30" [neuron_core.cpp:26]   --->   Operation 179 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i32 %bitcast_ln26_9" [neuron_core.cpp:26]   --->   Operation 180 'trunc' 'trunc_ln26_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.84ns)   --->   "%icmp_ln26_18 = icmp_ne  i8 %tmp_17, i8 255" [neuron_core.cpp:26]   --->   Operation 181 'icmp' 'icmp_ln26_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (1.05ns)   --->   "%icmp_ln26_19 = icmp_eq  i23 %trunc_ln26_9, i23 0" [neuron_core.cpp:26]   --->   Operation 182 'icmp' 'icmp_ln26_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_9)   --->   "%or_ln26_9 = or i1 %icmp_ln26_19, i1 %icmp_ln26_18" [neuron_core.cpp:26]   --->   Operation 183 'or' 'or_ln26_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/2] (2.78ns)   --->   "%tmp_18 = fcmp_ogt  i32 %sum_18_loc_load, i32 0" [neuron_core.cpp:26]   --->   Operation 184 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_9)   --->   "%and_ln26_9 = and i1 %or_ln26_9, i1 %tmp_18" [neuron_core.cpp:26]   --->   Operation 185 'and' 'and_ln26_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln26_9 = select i1 %and_ln26_9, i32 %bitcast_ln26_9, i32 0" [neuron_core.cpp:26]   --->   Operation 186 'select' 'select_ln26_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%output_r_addr_9 = getelementptr i32 %output_r, i64 0, i64 9" [neuron_core.cpp:26]   --->   Operation 187 'getelementptr' 'output_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.67ns)   --->   "%store_ln26 = store i32 %select_ln26_9, i4 %output_r_addr_9" [neuron_core.cpp:26]   --->   Operation 188 'store' 'store_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [neuron_core.cpp:28]   --->   Operation 189 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_loc_load') on local variable 'sum_loc' [30]  (0 ns)
	'fcmp' operation ('tmp_1', neuron_core.cpp:26) [37]  (2.78 ns)

 <State 4>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', neuron_core.cpp:26) [37]  (2.78 ns)
	'and' operation ('and_ln26', neuron_core.cpp:26) [38]  (0 ns)
	'select' operation ('select_ln26', neuron_core.cpp:26) [39]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26', neuron_core.cpp:26 on array 'output_r' [41]  (0.677 ns)

 <State 5>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_2_loc_load') on local variable 'sum_2_loc' [43]  (0 ns)
	'fcmp' operation ('tmp_3', neuron_core.cpp:26) [50]  (2.78 ns)

 <State 6>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', neuron_core.cpp:26) [50]  (2.78 ns)
	'and' operation ('and_ln26_1', neuron_core.cpp:26) [51]  (0 ns)
	'select' operation ('select_ln26_1', neuron_core.cpp:26) [52]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_1', neuron_core.cpp:26 on array 'output_r' [54]  (0.677 ns)

 <State 7>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_4_loc_load') on local variable 'sum_4_loc' [56]  (0 ns)
	'fcmp' operation ('tmp_5', neuron_core.cpp:26) [63]  (2.78 ns)

 <State 8>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', neuron_core.cpp:26) [63]  (2.78 ns)
	'and' operation ('and_ln26_2', neuron_core.cpp:26) [64]  (0 ns)
	'select' operation ('select_ln26_2', neuron_core.cpp:26) [65]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_2', neuron_core.cpp:26 on array 'output_r' [67]  (0.677 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_6_loc_load') on local variable 'sum_6_loc' [69]  (0 ns)
	'fcmp' operation ('tmp_7', neuron_core.cpp:26) [76]  (2.78 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', neuron_core.cpp:26) [76]  (2.78 ns)
	'and' operation ('and_ln26_3', neuron_core.cpp:26) [77]  (0 ns)
	'select' operation ('select_ln26_3', neuron_core.cpp:26) [78]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_3', neuron_core.cpp:26 on array 'output_r' [80]  (0.677 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_8_loc_load') on local variable 'sum_8_loc' [82]  (0 ns)
	'fcmp' operation ('tmp_9', neuron_core.cpp:26) [89]  (2.78 ns)

 <State 12>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', neuron_core.cpp:26) [89]  (2.78 ns)
	'and' operation ('and_ln26_4', neuron_core.cpp:26) [90]  (0 ns)
	'select' operation ('select_ln26_4', neuron_core.cpp:26) [91]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_4', neuron_core.cpp:26 on array 'output_r' [93]  (0.677 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_10_loc_load') on local variable 'sum_10_loc' [95]  (0 ns)
	'fcmp' operation ('tmp_10', neuron_core.cpp:26) [102]  (2.78 ns)

 <State 14>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', neuron_core.cpp:26) [102]  (2.78 ns)
	'and' operation ('and_ln26_5', neuron_core.cpp:26) [103]  (0 ns)
	'select' operation ('select_ln26_5', neuron_core.cpp:26) [104]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_5', neuron_core.cpp:26 on array 'output_r' [106]  (0.677 ns)

 <State 15>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_12_loc_load') on local variable 'sum_12_loc' [108]  (0 ns)
	'fcmp' operation ('tmp_12', neuron_core.cpp:26) [115]  (2.78 ns)

 <State 16>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', neuron_core.cpp:26) [115]  (2.78 ns)
	'and' operation ('and_ln26_6', neuron_core.cpp:26) [116]  (0 ns)
	'select' operation ('select_ln26_6', neuron_core.cpp:26) [117]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_6', neuron_core.cpp:26 on array 'output_r' [119]  (0.677 ns)

 <State 17>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_14_loc_load') on local variable 'sum_14_loc' [121]  (0 ns)
	'fcmp' operation ('tmp_14', neuron_core.cpp:26) [128]  (2.78 ns)

 <State 18>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', neuron_core.cpp:26) [128]  (2.78 ns)
	'and' operation ('and_ln26_7', neuron_core.cpp:26) [129]  (0 ns)
	'select' operation ('select_ln26_7', neuron_core.cpp:26) [130]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_7', neuron_core.cpp:26 on array 'output_r' [132]  (0.677 ns)

 <State 19>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_16_loc_load') on local variable 'sum_16_loc' [134]  (0 ns)
	'fcmp' operation ('tmp_16', neuron_core.cpp:26) [141]  (2.78 ns)

 <State 20>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', neuron_core.cpp:26) [141]  (2.78 ns)
	'and' operation ('and_ln26_8', neuron_core.cpp:26) [142]  (0 ns)
	'select' operation ('select_ln26_8', neuron_core.cpp:26) [143]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_8', neuron_core.cpp:26 on array 'output_r' [145]  (0.677 ns)

 <State 21>: 2.78ns
The critical path consists of the following:
	'load' operation ('sum_18_loc_load') on local variable 'sum_18_loc' [147]  (0 ns)
	'fcmp' operation ('tmp_18', neuron_core.cpp:26) [154]  (2.78 ns)

 <State 22>: 3.91ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', neuron_core.cpp:26) [154]  (2.78 ns)
	'and' operation ('and_ln26_9', neuron_core.cpp:26) [155]  (0 ns)
	'select' operation ('select_ln26_9', neuron_core.cpp:26) [156]  (0.449 ns)
	'store' operation ('store_ln26', neuron_core.cpp:26) of variable 'select_ln26_9', neuron_core.cpp:26 on array 'output_r' [158]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
