{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542818208947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542818208947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:36:48 2018 " "Processing started: Wed Nov 21 14:36:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542818208947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542818208947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542818208947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542818209588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevador-arch " "Found design unit 1: elevador-arch" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542818219557 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542818219557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542818219557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542818219557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542818219557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevador " "Elaborating entity \"elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542818219619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:D1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:D1\"" {  } { { "elevador.vhd" "D1" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542818219619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542818219619 "|maq|debouncer:D1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|outb debouncer:D3\|outb~_emulated debouncer:D3\|outb~1 " "Register \"debouncer:D3\|outb\" is converted into an equivalent circuit using register \"debouncer:D3\|outb~_emulated\" and latch \"debouncer:D3\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D3|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|outb debouncer:D4\|outb~_emulated debouncer:D4\|outb~1 " "Register \"debouncer:D4\|outb\" is converted into an equivalent circuit using register \"debouncer:D4\|outb~_emulated\" and latch \"debouncer:D4\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D4|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|outb debouncer:D5\|outb~_emulated debouncer:D5\|outb~1 " "Register \"debouncer:D5\|outb\" is converted into an equivalent circuit using register \"debouncer:D5\|outb~_emulated\" and latch \"debouncer:D5\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D5|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D6\|outb debouncer:D6\|outb~_emulated debouncer:D6\|outb~1 " "Register \"debouncer:D6\|outb\" is converted into an equivalent circuit using register \"debouncer:D6\|outb~_emulated\" and latch \"debouncer:D6\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D6|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|outb debouncer:D1\|outb~_emulated debouncer:D1\|outb~1 " "Register \"debouncer:D1\|outb\" is converted into an equivalent circuit using register \"debouncer:D1\|outb~_emulated\" and latch \"debouncer:D1\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D1|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|outb debouncer:D2\|outb~_emulated debouncer:D2\|outb~1 " "Register \"debouncer:D2\|outb\" is converted into an equivalent circuit using register \"debouncer:D2\|outb~_emulated\" and latch \"debouncer:D2\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D2|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|intermediate debouncer:D3\|intermediate~_emulated debouncer:D3\|outb~1 " "Register \"debouncer:D3\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D3\|intermediate~_emulated\" and latch \"debouncer:D3\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D3|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|intermediate debouncer:D4\|intermediate~_emulated debouncer:D4\|outb~1 " "Register \"debouncer:D4\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D4\|intermediate~_emulated\" and latch \"debouncer:D4\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D4|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|intermediate debouncer:D5\|intermediate~_emulated debouncer:D5\|outb~1 " "Register \"debouncer:D5\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D5\|intermediate~_emulated\" and latch \"debouncer:D5\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D5|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D6\|intermediate debouncer:D6\|intermediate~_emulated debouncer:D6\|outb~1 " "Register \"debouncer:D6\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D6\|intermediate~_emulated\" and latch \"debouncer:D6\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D6|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|intermediate debouncer:D1\|intermediate~_emulated debouncer:D1\|outb~1 " "Register \"debouncer:D1\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D1\|intermediate~_emulated\" and latch \"debouncer:D1\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D1|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|intermediate debouncer:D2\|intermediate~_emulated debouncer:D2\|outb~1 " "Register \"debouncer:D2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D2\|intermediate~_emulated\" and latch \"debouncer:D2\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818220213 "|elevador|debouncer:D2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1542818220213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818220276 "|elevador|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[0\] GND " "Pin \"porta\[0\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818220276 "|elevador|porta[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[1\] GND " "Pin \"porta\[1\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818220276 "|elevador|porta[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[2\] GND " "Pin \"porta\[2\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818220276 "|elevador|porta[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[3\] VCC " "Pin \"porta\[3\]\" is stuck at VCC" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818220276 "|elevador|porta[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[6\] GND " "Pin \"porta\[6\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818220276 "|elevador|porta[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542818220276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542818220369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542818221073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542818221073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542818221151 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542818221151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542818221151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542818221151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542818221229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:37:01 2018 " "Processing ended: Wed Nov 21 14:37:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542818221229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542818221229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542818221229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542818221229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542818223322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542818223322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:37:02 2018 " "Processing started: Wed Nov 21 14:37:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542818223322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542818223322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542818223322 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542818223494 ""}
{ "Info" "0" "" "Project  = elevador" {  } {  } 0 0 "Project  = elevador" 0 0 "Fitter" 0 0 1542818223494 ""}
{ "Info" "0" "" "Revision = elevador" {  } {  } 0 0 "Revision = elevador" 0 0 "Fitter" 0 0 1542818223494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1542818223682 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevador 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"elevador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542818223705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542818223745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542818223745 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542818224042 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542818224057 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542818224229 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542818228182 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ck~inputCLKENA0 108 global CLKCTRL_G6 " "ck~inputCLKENA0 with 108 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1542818228495 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542818228495 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542818228807 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542818228807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542818228807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542818228807 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542818228807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542818228807 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542818228807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542818229416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador.sdc " "Synopsys Design Constraints File file not found: 'elevador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542818229416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542818229416 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: datac  to: combout " "Cell: D1\|outb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542818229416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542818229416 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542818229432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542818229432 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542818229432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542818229463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542818229463 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542818229463 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542818229791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542818232119 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542818232573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542818234619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542818236401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542818237416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542818237416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542818238807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/10734773.USUARIOS/Desktop/elevador/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542818242336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542818242336 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542818247223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542818251644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542818251644 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542818251644 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542818252988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542818253129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542818253598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542818253723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542818254191 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542818257879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/10734773.USUARIOS/Desktop/elevador/output_files/elevador.fit.smsg " "Generated suppressed messages file C:/Users/10734773.USUARIOS/Desktop/elevador/output_files/elevador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542818258144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6563 " "Peak virtual memory: 6563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542818258894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:37:38 2018 " "Processing ended: Wed Nov 21 14:37:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542818258894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542818258894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542818258894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542818258894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542818260879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542818260894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:37:40 2018 " "Processing started: Wed Nov 21 14:37:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542818260894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542818260894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542818260894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542818264667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542818265713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:37:45 2018 " "Processing ended: Wed Nov 21 14:37:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542818265713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542818265713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542818265713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542818265713 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542818266385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542818267838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542818267838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:37:47 2018 " "Processing started: Wed Nov 21 14:37:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542818267838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542818267838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta elevador -c elevador " "Command: quartus_sta elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542818267838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1542818268010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542818268886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542818268949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542818268949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542818269668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador.sdc " "Synopsys Design Constraints File file not found: 'elevador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542818269824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck ck " "create_clock -period 1.000 -name ck ck" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_db rst_db " "create_clock -period 1.000 -name rst_db rst_db" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: datac  to: combout " "Cell: D1\|outb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542818269824 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269824 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542818269824 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1542818269840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542818269902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542818269902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.224 " "Worst-case setup slack is -5.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.224            -105.473 rst_db  " "   -5.224            -105.473 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676            -262.202 ck  " "   -2.676            -262.202 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.585 " "Worst-case hold slack is -1.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585              -8.904 rst_db  " "   -1.585              -8.904 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -1.598 ck  " "   -0.481              -1.598 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818269918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.434 " "Worst-case recovery slack is -2.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434             -31.301 rst_db  " "   -2.434             -31.301 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972            -161.555 ck  " "   -1.972            -161.555 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.407 " "Worst-case removal slack is -1.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407              -3.526 rst_db  " "   -1.407              -3.526 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714             -12.112 ck  " "   -0.714             -12.112 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.725 " "Worst-case minimum pulse width slack is -0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725             -28.169 rst_db  " "   -0.725             -28.169 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -84.280 ck  " "   -0.538             -84.280 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818269980 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1542818270027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542818270074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542818271043 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: datac  to: combout " "Cell: D1\|outb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271121 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542818271121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542818271136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542818271136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.386 " "Worst-case setup slack is -5.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.386            -109.229 rst_db  " "   -5.386            -109.229 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540            -247.484 ck  " "   -2.540            -247.484 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818271136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.435 " "Worst-case hold slack is -1.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435              -8.684 rst_db  " "   -1.435              -8.684 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -1.988 ck  " "   -0.632              -1.988 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.456 " "Worst-case recovery slack is -2.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.456             -31.771 rst_db  " "   -2.456             -31.771 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760            -139.387 ck  " "   -1.760            -139.387 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818271152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.369 " "Worst-case removal slack is -1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369              -4.060 rst_db  " "   -1.369              -4.060 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -14.585 ck  " "   -0.850             -14.585 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.728 " "Worst-case minimum pulse width slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728             -28.224 rst_db  " "   -0.728             -28.224 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -85.873 ck  " "   -0.538             -85.873 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818271168 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1542818271214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542818271402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542818272261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: datac  to: combout " "Cell: D1\|outb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272339 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542818272339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542818272339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542818272339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.838 " "Worst-case setup slack is -2.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.838             -57.748 rst_db  " "   -2.838             -57.748 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550            -122.479 ck  " "   -1.550            -122.479 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.832 " "Worst-case hold slack is -0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832              -5.134 rst_db  " "   -0.832              -5.134 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -2.290 ck  " "   -0.602              -2.290 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.509 " "Worst-case recovery slack is -1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509             -20.713 rst_db  " "   -1.509             -20.713 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117             -88.867 ck  " "   -1.117             -88.867 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.737 " "Worst-case removal slack is -0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -1.441 rst_db  " "   -0.737              -1.441 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653             -11.526 ck  " "   -0.653             -11.526 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.630 " "Worst-case minimum pulse width slack is -0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630             -18.736 rst_db  " "   -0.630             -18.736 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -9.939 ck  " "   -0.099              -9.939 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272418 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1542818272449 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: datac  to: combout " "Cell: D1\|outb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272918 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542818272918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542818272918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542818272918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.567 " "Worst-case setup slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567             -52.644 rst_db  " "   -2.567             -52.644 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376            -108.431 ck  " "   -1.376            -108.431 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.740 " "Worst-case hold slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740              -4.829 rst_db  " "   -0.740              -4.829 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587              -5.256 ck  " "   -0.587              -5.256 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.359 " "Worst-case recovery slack is -1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359             -18.669 rst_db  " "   -1.359             -18.669 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -74.947 ck  " "   -0.953             -74.947 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.683 " "Worst-case removal slack is -0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -1.649 rst_db  " "   -0.683              -1.649 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658             -19.788 ck  " "   -0.658             -19.788 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.567 " "Worst-case minimum pulse width slack is -0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567             -16.361 rst_db  " "   -0.567             -16.361 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -10.154 ck  " "   -0.099             -10.154 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542818272964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542818274480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542818274480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5112 " "Peak virtual memory: 5112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542818274636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:37:54 2018 " "Processing ended: Wed Nov 21 14:37:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542818274636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542818274636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542818274636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542818274636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542818276589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542818276589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:37:56 2018 " "Processing started: Wed Nov 21 14:37:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542818276589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542818276589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542818276589 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1542818277771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elevador.vho C:/Users/10734773.USUARIOS/Desktop/elevador/simulation/modelsim/ simulation " "Generated file elevador.vho in folder \"C:/Users/10734773.USUARIOS/Desktop/elevador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542818277974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542818278099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:37:58 2018 " "Processing ended: Wed Nov 21 14:37:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542818278099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542818278099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542818278099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542818278099 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542818278773 ""}
