

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Sep  6 15:54:28 2023

* Version:        2021.2.1 (Build 3414424 on Sun Dec 19 10:57:14 MST 2021)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.996 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_loop_fu_76  |fir_Pipeline_loop  |       62|       62|  0.620 us|  0.620 us|   62|   62|       no|
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     1|     226|     232|    0|
|Memory           |        0|     -|      32|      15|    0|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|      82|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     340|     363|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_loop_fu_76  |fir_Pipeline_loop  |        0|   1|  139|  126|    0|
    |fir_io_s_axi_U               |fir_io_s_axi       |        0|   0|   87|  106|    0|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |Total                        |                   |        0|   1|  226|  232|    0|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_10s_31s_31_4_1_U8  |mac_muladd_16s_10s_31s_31_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_10s_25_4_1_U7         |mul_mul_16s_10s_25_4_1         |       i0 * i1|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  32|  15|    0|    58|   16|     1|          928|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  32|  15|    0|    58|   16|     1|          928|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  54|         10|    1|         10|
    |shift_reg_address0  |  20|          4|    6|         24|
    |shift_reg_ce0       |  14|          3|    1|          3|
    |shift_reg_d0        |  14|          3|   16|         48|
    |shift_reg_we0       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 116|         23|   25|         88|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |acc_01_loc_fu_52                          |  31|   0|   31|          0|
    |ap_CS_fsm                                 |   9|   0|    9|          0|
    |grp_fir_Pipeline_loop_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln44_reg_133                          |  25|   0|   25|          0|
    |x_read_reg_138                            |  16|   0|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  82|   0|   82|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|ap_local_block        |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           fir|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

