VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob101_circuit4_test.sv:36: $finish called at 605 (1ps)
Hint: Output 'q' has 23 mismatches. First mismatch occurred at time 45.
Hint: Total mismatched samples is 23 out of 121 samples

Simulation finished at 605 ps
Mismatches: 23 in 121 samples
