
Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__special_nfet_01v8 and Circuit 2 cell sky130_fd_pr__special_nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__special_nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__special_nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__special_nfet_01v8 |Circuit 2: sky130_fd_pr__special_nfet_01v8 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__special_nfet_01v8 and sky130_fd_pr__special_nfet_01v8 are equivalent.

Cell sky130_fd_pr__diode_pw2nd_11v0 (1) disconnected node: anode
Cell sky130_fd_pr__diode_pw2nd_11v0 (1) disconnected node: cathode
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_11v0  |Circuit 2: sky130_fd_pr__diode_pw2nd_11v0  
-------------------------------------------|-------------------------------------------
(no matching pin)                          |anode                                      
(no matching pin)                          |cathode                                    
1                                          |(no matching pin)                          
2                                          |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_11v0 and sky130_fd_pr__diode_pw2nd_11v0 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_0         |Circuit 2: sky130_fd_sc_hd__and2_0         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_0         |Circuit 2: sky130_fd_sc_hd__and2_0         
-------------------------------------------|-------------------------------------------
B                                          |B                                          
VGND                                       |VGND                                       
A                                          |A                                          
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_0 and sky130_fd_sc_hd__and2_0 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrbp_1        |Circuit 2: sky130_fd_sc_hd__dfrbp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16)           |sky130_fd_pr__pfet_01v8_hvt (16)           
sky130_fd_pr__nfet_01v8 (12)               |sky130_fd_pr__nfet_01v8 (12)               
sky130_fd_pr__special_nfet_01v8 (4)        |sky130_fd_pr__special_nfet_01v8 (4)        
Number of devices: 32                      |Number of devices: 32                      
Number of nets: 23                         |Number of nets: 23                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrbp_1        |Circuit 2: sky130_fd_sc_hd__dfrbp_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
RESET_B                                    |RESET_B                                    
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
Q_N                                        |Q_N                                        
D                                          |D                                          
Q                                          |Q                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrbp_1 and sky130_fd_sc_hd__dfrbp_1 are equivalent.

Circuit 1 cell sky130_fd_pr__diode_pw2nd_05v5 and Circuit 2 cell sky130_fd_pr__diode_pw2nd_05v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_05v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_05v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_05v5  |Circuit 2: sky130_fd_pr__diode_pw2nd_05v5  
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_05v5 and sky130_fd_pr__diode_pw2nd_05v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_05v0_nvt and Circuit 2 cell sky130_fd_pr__nfet_05v0_nvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_05v0_nvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_05v0_nvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_05v0_nvt     |Circuit 2: sky130_fd_pr__nfet_05v0_nvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_05v0_nvt and sky130_fd_pr__nfet_05v0_nvt are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_1         |Circuit 2: sky130_fd_sc_hvl__inv_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (1)           |sky130_fd_pr__pfet_g5v0d10v5 (1)           
sky130_fd_pr__nfet_g5v0d10v5 (1)           |sky130_fd_pr__nfet_g5v0d10v5 (1)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_1         |Circuit 2: sky130_fd_sc_hvl__inv_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_1 and sky130_fd_sc_hvl__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a221o_1        |Circuit 2: sky130_fd_sc_hd__a221o_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a221o_1        |Circuit 2: sky130_fd_sc_hd__a221o_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
X                                          |X                                          
B1                                         |B1                                         
A1                                         |A1                                         
C1                                         |C1                                         
A2                                         |A2                                         
B2                                         |B2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a221o_1 and sky130_fd_sc_hd__a221o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__einvn_0        |Circuit 2: sky130_fd_sc_hd__einvn_0        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__einvn_0        |Circuit 2: sky130_fd_sc_hd__einvn_0        
-------------------------------------------|-------------------------------------------
TE_B                                       |TE_B                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
A                                          |A                                          
Z                                          |Z                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__einvn_0 and sky130_fd_sc_hd__einvn_0 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_0p35 and Circuit 2 cell sky130_fd_pr__res_high_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_0p35  |Circuit 2: sky130_fd_pr__res_high_po_0p35  
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_0p35 and sky130_fd_pr__res_high_po_0p35 are equivalent.

Class sky130_fd_sc_hvl__lsbufhv2lv_1 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hvl__lsbufhv2lv_1 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__lsbufhv2lv_1  |Circuit 2: sky130_fd_sc_hvl__lsbufhv2lv_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2)           |sky130_fd_pr__pfet_g5v0d10v5 (2)           
sky130_fd_pr__nfet_g5v0d10v5 (10->4)       |sky130_fd_pr__nfet_g5v0d10v5 (10->4)       
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__lsbufhv2lv_1  |Circuit 2: sky130_fd_sc_hvl__lsbufhv2lv_1  
-------------------------------------------|-------------------------------------------
LVPWR                                      |LVPWR                                      
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
X                                          |X                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__lsbufhv2lv_1 and sky130_fd_sc_hvl__lsbufhv2lv_1 are equivalent.

Class sky130_fd_sc_hd__inv_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__inv_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_4          |Circuit 2: sky130_fd_sc_hd__inv_4          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->1)         |sky130_fd_pr__pfet_01v8_hvt (4->1)         
sky130_fd_pr__nfet_01v8 (4->1)             |sky130_fd_pr__nfet_01v8 (4->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_4          |Circuit 2: sky130_fd_sc_hd__inv_4          
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_4 and sky130_fd_sc_hd__inv_4 are equivalent.

Class sky130_fd_sc_hvl__lsbuflv2hv_1 (0):  Merged 8 parallel devices.
Class sky130_fd_sc_hvl__lsbuflv2hv_1 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1  |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (12->4)       |sky130_fd_pr__nfet_g5v0d10v5 (12->4)       
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1  |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1  
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
LVPWR                                      |LVPWR                                      
X                                          |X                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__lsbuflv2hv_1 and sky130_fd_sc_hvl__lsbuflv2hv_1 are equivalent.

Class sky130_fd_sc_hd__inv_16 (0):  Merged 30 parallel devices.
Class sky130_fd_sc_hd__inv_16 (1):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_16         |Circuit 2: sky130_fd_sc_hd__inv_16         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16->1)        |sky130_fd_pr__pfet_01v8_hvt (16->1)        
sky130_fd_pr__nfet_01v8 (16->1)            |sky130_fd_pr__nfet_01v8 (16->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_16         |Circuit 2: sky130_fd_sc_hd__inv_16         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_16 and sky130_fd_sc_hd__inv_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4bb_1       |Circuit 2: sky130_fd_sc_hd__and4bb_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (7)            |sky130_fd_pr__pfet_01v8_hvt (7)            
sky130_fd_pr__nfet_01v8 (7)                |sky130_fd_pr__nfet_01v8 (7)                
Number of devices: 14                      |Number of devices: 14                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4bb_1       |Circuit 2: sky130_fd_sc_hd__and4bb_1       
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
C                                          |C                                          
A_N                                        |A_N                                        
B_N                                        |B_N                                        
X                                          |X                                          
D                                          |D                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4bb_1 and sky130_fd_sc_hd__and4bb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor4b_1        |Circuit 2: sky130_fd_sc_hd__nor4b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor4b_1        |Circuit 2: sky130_fd_sc_hd__nor4b_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
D_N                                        |D_N                                        
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor4b_1 and sky130_fd_sc_hd__nor4b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4b_1        |Circuit 2: sky130_fd_sc_hd__and4b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4b_1        |Circuit 2: sky130_fd_sc_hd__and4b_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
X                                          |X                                          
D                                          |D                                          
A_N                                        |A_N                                        
C                                          |C                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4b_1 and sky130_fd_sc_hd__and4b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
A                                          |A                                          
VNB                                        |VNB                                        
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor4_1         |Circuit 2: sky130_fd_sc_hd__nor4_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor4_1         |Circuit 2: sky130_fd_sc_hd__nor4_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
D                                          |D                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor4_1 and sky130_fd_sc_hd__nor4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4_1         |Circuit 2: sky130_fd_sc_hd__and4_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4_1         |Circuit 2: sky130_fd_sc_hd__and4_1         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
X                                          |X                                          
D                                          |D                                          
B                                          |B                                          
C                                          |C                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4_1 and sky130_fd_sc_hd__and4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_1         |Circuit 2: sky130_fd_sc_hd__and3_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_1         |Circuit 2: sky130_fd_sc_hd__and3_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
X                                          |X                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_1 and sky130_fd_sc_hd__and3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfstp_1        |Circuit 2: sky130_fd_sc_hd__dfstp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (14)               |sky130_fd_pr__nfet_01v8 (14)               
sky130_fd_pr__pfet_01v8_hvt (16)           |sky130_fd_pr__pfet_01v8_hvt (16)           
sky130_fd_pr__special_nfet_01v8 (2)        |sky130_fd_pr__special_nfet_01v8 (2)        
Number of devices: 32                      |Number of devices: 32                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfstp_1        |Circuit 2: sky130_fd_sc_hd__dfstp_1        
-------------------------------------------|-------------------------------------------
SET_B                                      |SET_B                                      
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
D                                          |D                                          
Q                                          |Q                                          
CLK                                        |CLK                                        
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfstp_1 and sky130_fd_sc_hd__dfstp_1 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__clkbuf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_4       |Circuit 2: sky130_fd_sc_hd__clkbuf_4       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)         |sky130_fd_pr__pfet_01v8_hvt (5->2)         
sky130_fd_pr__nfet_01v8 (5->2)             |sky130_fd_pr__nfet_01v8 (5->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_4       |Circuit 2: sky130_fd_sc_hd__clkbuf_4       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_4 and sky130_fd_sc_hd__clkbuf_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3b_1        |Circuit 2: sky130_fd_sc_hd__and3b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3b_1        |Circuit 2: sky130_fd_sc_hd__and3b_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
X                                          |X                                          
A_N                                        |A_N                                        
C                                          |C                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3b_1 and sky130_fd_sc_hd__and3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21o_1         |Circuit 2: sky130_fd_sc_hd__a21o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21o_1         |Circuit 2: sky130_fd_sc_hd__a21o_1         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
A2                                         |A2                                         
X                                          |X                                          
B1                                         |B1                                         
A1                                         |A1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_1 and sky130_fd_sc_hd__a21o_1 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_generic_po (2)           |sky130_fd_pr__res_generic_po (2)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
LO                                         |LO                                         
HI                                         |HI                                         
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21a_1         |Circuit 2: sky130_fd_sc_hd__o21a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21a_1         |Circuit 2: sky130_fd_sc_hd__o21a_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
A2                                         |A2                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21a_1 and sky130_fd_sc_hd__o21a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xor2_1         |Circuit 2: sky130_fd_sc_hd__xor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xor2_1         |Circuit 2: sky130_fd_sc_hd__xor2_1         
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VGND                                       |VGND                                       
B                                          |B                                          
VNB                                        |VNB                                        
VPB                                        |VPB                                        
X                                          |X                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xor2_1 and sky130_fd_sc_hd__xor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21oi_1        |Circuit 2: sky130_fd_sc_hd__a21oi_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21oi_1        |Circuit 2: sky130_fd_sc_hd__a21oi_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
Y                                          |Y                                          
A2                                         |A2                                         
VGND                                       |VGND                                       
A1                                         |A1                                         
VPWR                                       |VPWR                                       
B1                                         |B1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21oi_1 and sky130_fd_sc_hd__a21oi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xnor2_1        |Circuit 2: sky130_fd_sc_hd__xnor2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xnor2_1        |Circuit 2: sky130_fd_sc_hd__xnor2_1        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xnor2_1 and sky130_fd_sc_hd__xnor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
B                                          |B                                          
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
X                                          |X                                          
B                                          |B                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor3b_1        |Circuit 2: sky130_fd_sc_hd__nor3b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor3b_1        |Circuit 2: sky130_fd_sc_hd__nor3b_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
C_N                                        |C_N                                        
A                                          |A                                          
B                                          |B                                          
Y                                          |Y                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor3b_1 and sky130_fd_sc_hd__nor3b_1 are equivalent.

Class sky130_fd_sc_hd__nor2_2 (0):  Merged 4 parallel devices.
Class sky130_fd_sc_hd__nor2_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_2         |Circuit 2: sky130_fd_sc_hd__nor2_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->2)         |sky130_fd_pr__pfet_01v8_hvt (4->2)         
sky130_fd_pr__nfet_01v8 (4->2)             |sky130_fd_pr__nfet_01v8 (4->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_2         |Circuit 2: sky130_fd_sc_hd__nor2_2         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
B                                          |B                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPB                                        |VPB                                        
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_2 and sky130_fd_sc_hd__nor2_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
A                                          |A                                          
B                                          |B                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a31o_1         |Circuit 2: sky130_fd_sc_hd__a31o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a31o_1         |Circuit 2: sky130_fd_sc_hd__a31o_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
B1                                         |B1                                         
X                                          |X                                          
A2                                         |A2                                         
A1                                         |A1                                         
A3                                         |A3                                         
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a31o_1 and sky130_fd_sc_hd__a31o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor3_1         |Circuit 2: sky130_fd_sc_hd__nor3_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor3_1         |Circuit 2: sky130_fd_sc_hd__nor3_1         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor3_1 and sky130_fd_sc_hd__nor3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3b_1         |Circuit 2: sky130_fd_sc_hd__or3b_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3b_1         |Circuit 2: sky130_fd_sc_hd__or3b_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
X                                          |X                                          
B                                          |B                                          
A                                          |A                                          
C_N                                        |C_N                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2b_1        |Circuit 2: sky130_fd_sc_hd__and2b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2b_1        |Circuit 2: sky130_fd_sc_hd__and2b_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
B                                          |B                                          
X                                          |X                                          
A_N                                        |A_N                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2b_1 and sky130_fd_sc_hd__and2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1 |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1 |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1 
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlymetal6s2s_1 and sky130_fd_sc_hd__dlymetal6s2s_1 are equivalent.

Class sky130_fd_sc_hd__and4_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__and4_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4_2         |Circuit 2: sky130_fd_sc_hd__and4_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)             |sky130_fd_pr__nfet_01v8 (6->5)             
sky130_fd_pr__pfet_01v8_hvt (6->5)         |sky130_fd_pr__pfet_01v8_hvt (6->5)         
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4_2         |Circuit 2: sky130_fd_sc_hd__and4_2         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VGND                                       |VGND                                       
X                                          |X                                          
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4_2 and sky130_fd_sc_hd__and4_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_16 (0):  Merged 36 parallel devices.
Class sky130_fd_sc_hd__clkbuf_16 (1):  Merged 36 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (20->2)        |sky130_fd_pr__pfet_01v8_hvt (20->2)        
sky130_fd_pr__nfet_01v8 (20->2)            |sky130_fd_pr__nfet_01v8 (20->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o31a_1         |Circuit 2: sky130_fd_sc_hd__o31a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o31a_1         |Circuit 2: sky130_fd_sc_hd__o31a_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
A2                                         |A2                                         
A1                                         |A1                                         
X                                          |X                                          
B1                                         |B1                                         
A3                                         |A3                                         
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o31a_1 and sky130_fd_sc_hd__o31a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_1        |Circuit 2: sky130_fd_sc_hd__dfrtp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (10)               |sky130_fd_pr__nfet_01v8 (10)               
sky130_fd_pr__special_nfet_01v8 (4)        |sky130_fd_pr__special_nfet_01v8 (4)        
sky130_fd_pr__pfet_01v8_hvt (14)           |sky130_fd_pr__pfet_01v8_hvt (14)           
Number of devices: 28                      |Number of devices: 28                      
Number of nets: 21                         |Number of nets: 21                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_1        |Circuit 2: sky130_fd_sc_hd__dfrtp_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
RESET_B                                    |RESET_B                                    
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
D                                          |D                                          
Q                                          |Q                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_1 and sky130_fd_sc_hd__dfrtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21boi_1       |Circuit 2: sky130_fd_sc_hd__a21boi_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21boi_1       |Circuit 2: sky130_fd_sc_hd__a21boi_1       
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1_N                                       |B1_N                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
Y                                          |Y                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21boi_1 and sky130_fd_sc_hd__a21boi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlygate4sd3_1 and sky130_fd_sc_hd__dlygate4sd3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a22o_1         |Circuit 2: sky130_fd_sc_hd__a22o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a22o_1         |Circuit 2: sky130_fd_sc_hd__a22o_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A2                                         |A2                                         
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
B2                                         |B2                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a22o_1 and sky130_fd_sc_hd__a22o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
B                                          |B                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2b_1       |Circuit 2: sky130_fd_sc_hd__nand2b_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2b_1       |Circuit 2: sky130_fd_sc_hd__nand2b_1       
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A_N                                        |A_N                                        
VGND                                       |VGND                                       
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2b_1 and sky130_fd_sc_hd__nand2b_1 are equivalent.

Class sky130_fd_sc_hvl__inv_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hvl__inv_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_4         |Circuit 2: sky130_fd_sc_hvl__inv_4         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (4->1)        |sky130_fd_pr__pfet_g5v0d10v5 (4->1)        
sky130_fd_pr__nfet_g5v0d10v5 (4->1)        |sky130_fd_pr__nfet_g5v0d10v5 (4->1)        
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_4         |Circuit 2: sky130_fd_sc_hvl__inv_4         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_4 and sky130_fd_sc_hvl__inv_4 are equivalent.

Class sky130_fd_sc_hvl__inv_16 (0):  Merged 30 parallel devices.
Class sky130_fd_sc_hvl__inv_16 (1):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_16        |Circuit 2: sky130_fd_sc_hvl__inv_16        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (16->1)       |sky130_fd_pr__pfet_g5v0d10v5 (16->1)       
sky130_fd_pr__nfet_g5v0d10v5 (16->1)       |sky130_fd_pr__nfet_g5v0d10v5 (16->1)       
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_16        |Circuit 2: sky130_fd_sc_hvl__inv_16        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_16 and sky130_fd_sc_hvl__inv_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a41o_1         |Circuit 2: sky130_fd_sc_hd__a41o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a41o_1         |Circuit 2: sky130_fd_sc_hd__a41o_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B1                                         |B1                                         
A4                                         |A4                                         
A3                                         |A3                                         
A2                                         |A2                                         
A1                                         |A1                                         
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a41o_1 and sky130_fd_sc_hd__a41o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o32a_1         |Circuit 2: sky130_fd_sc_hd__o32a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o32a_1         |Circuit 2: sky130_fd_sc_hd__o32a_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
X                                          |X                                          
A1                                         |A1                                         
B1                                         |B1                                         
A2                                         |A2                                         
B2                                         |B2                                         
A3                                         |A3                                         
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o32a_1 and sky130_fd_sc_hd__o32a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o311a_1        |Circuit 2: sky130_fd_sc_hd__o311a_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o311a_1        |Circuit 2: sky130_fd_sc_hd__o311a_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
B1                                         |B1                                         
A1                                         |A1                                         
C1                                         |C1                                         
A2                                         |A2                                         
X                                          |X                                          
A3                                         |A3                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o311a_1 and sky130_fd_sc_hd__o311a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ba_1        |Circuit 2: sky130_fd_sc_hd__o21ba_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ba_1        |Circuit 2: sky130_fd_sc_hd__o21ba_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A2                                         |A2                                         
B1_N                                       |B1_N                                       
A1                                         |A1                                         
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ba_1 and sky130_fd_sc_hd__o21ba_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ai_1        |Circuit 2: sky130_fd_sc_hd__o21ai_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ai_1        |Circuit 2: sky130_fd_sc_hd__o21ai_1        
-------------------------------------------|-------------------------------------------
A2                                         |A2                                         
B1                                         |B1                                         
VPWR                                       |VPWR                                       
A1                                         |A1                                         
VGND                                       |VGND                                       
Y                                          |Y                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ai_1 and sky130_fd_sc_hd__o21ai_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o211a_1        |Circuit 2: sky130_fd_sc_hd__o211a_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o211a_1        |Circuit 2: sky130_fd_sc_hd__o211a_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
C1                                         |C1                                         
A1                                         |A1                                         
B1                                         |B1                                         
A2                                         |A2                                         
X                                          |X                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o211a_1 and sky130_fd_sc_hd__o211a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21bai_1       |Circuit 2: sky130_fd_sc_hd__o21bai_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21bai_1       |Circuit 2: sky130_fd_sc_hd__o21bai_1       
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
Y                                          |Y                                          
VPWR                                       |VPWR                                       
A1                                         |A1                                         
A2                                         |A2                                         
B1_N                                       |B1_N                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21bai_1 and sky130_fd_sc_hd__o21bai_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or4bb_1        |Circuit 2: sky130_fd_sc_hd__or4bb_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (7)                |sky130_fd_pr__nfet_01v8 (7)                
sky130_fd_pr__pfet_01v8_hvt (7)            |sky130_fd_pr__pfet_01v8_hvt (7)            
Number of devices: 14                      |Number of devices: 14                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or4bb_1        |Circuit 2: sky130_fd_sc_hd__or4bb_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
B                                          |B                                          
A                                          |A                                          
X                                          |X                                          
D_N                                        |D_N                                        
C_N                                        |C_N                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or4bb_1 and sky130_fd_sc_hd__or4bb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a32o_1         |Circuit 2: sky130_fd_sc_hd__a32o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a32o_1         |Circuit 2: sky130_fd_sc_hd__a32o_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
B2                                         |B2                                         
X                                          |X                                          
B1                                         |B1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A1                                         |A1                                         
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a32o_1 and sky130_fd_sc_hd__a32o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a211oi_1       |Circuit 2: sky130_fd_sc_hd__a211oi_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a211oi_1       |Circuit 2: sky130_fd_sc_hd__a211oi_1       
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
Y                                          |Y                                          
VPB                                        |VPB                                        
A2                                         |A2                                         
C1                                         |C1                                         
VPWR                                       |VPWR                                       
A1                                         |A1                                         
B1                                         |B1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a211oi_1 and sky130_fd_sc_hd__a211oi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or4b_1         |Circuit 2: sky130_fd_sc_hd__or4b_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or4b_1         |Circuit 2: sky130_fd_sc_hd__or4b_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
X                                          |X                                          
D_N                                        |D_N                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or4b_1 and sky130_fd_sc_hd__or4b_1 are equivalent.

Class sky130_fd_sc_hd__nand2_2 (0):  Merged 4 parallel devices.
Class sky130_fd_sc_hd__nand2_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_2        |Circuit 2: sky130_fd_sc_hd__nand2_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->2)         |sky130_fd_pr__pfet_01v8_hvt (4->2)         
sky130_fd_pr__nfet_01v8 (4->2)             |sky130_fd_pr__nfet_01v8 (4->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_2        |Circuit 2: sky130_fd_sc_hd__nand2_2        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
A                                          |A                                          
VNB                                        |VNB                                        
B                                          |B                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_2 and sky130_fd_sc_hd__nand2_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o2bb2a_1       |Circuit 2: sky130_fd_sc_hd__o2bb2a_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o2bb2a_1       |Circuit 2: sky130_fd_sc_hd__o2bb2a_1       
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A1_N                                       |A1_N                                       
A2_N                                       |A2_N                                       
X                                          |X                                          
B1                                         |B1                                         
B2                                         |B2                                         
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o2bb2a_1 and sky130_fd_sc_hd__o2bb2a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_C3WBNQ in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_QRKT8P in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ZMKT8P in circuit bias_nstack (0)(1 instance)

Subcircuit summary:
Circuit 1: bias_nstack                     |Circuit 2: bias_nstack                     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (2)           |sky130_fd_pr__nfet_g5v0d10v5 (2)           
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
sky130_fd_pr__nfet_05v0_nvt (1)            |sky130_fd_pr__nfet_05v0_nvt (1)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_nstack                     |Circuit 2: bias_nstack                     
-------------------------------------------|-------------------------------------------
itail                                      |itail                                      
nbias                                      |nbias                                      
vcasc                                      |vcasc                                      
ena                                        |ena                                        
avss                                       |avss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_nstack and bias_nstack are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_G8LMTZ in circuit bias_pstack (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit bias_pstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_H75TTW in circuit bias_pstack (0)(1 instance)

Subcircuit summary:
Circuit 1: bias_pstack                     |Circuit 2: bias_pstack                     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (3)           |sky130_fd_pr__pfet_g5v0d10v5 (3)           
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_pstack                     |Circuit 2: bias_pstack                     
-------------------------------------------|-------------------------------------------
pbias                                      |pbias                                      
itail                                      |itail                                      
pcasc                                      |pcasc                                      
avss                                       |avss                                       
avdd                                       |avdd                                       
enb                                        |enb                                        
vcasc                                      |vcasc                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_pstack and bias_pstack are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WQT6C6 in circuit gate_drive (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7WGKBW in circuit gate_drive (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3BH9ZH in circuit gate_drive (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_RTDP6L in circuit gate_drive (0)(1 instance)

Cell gate_drive (0) disconnected node: vsub
Cell gate_drive (1) disconnected node: VSUB
Class gate_drive (0):  Merged 172 parallel devices.
Cell gate_drive (0) disconnected node: vsub
Cell gate_drive (1) disconnected node: VSUB
Subcircuit summary:
Circuit 1: gate_drive                      |Circuit 2: gate_drive                      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (92->6)       |sky130_fd_pr__nfet_g5v0d10v5 (92->6)       
sky130_fd_pr__pfet_g5v0d10v5 (92->6)       |sky130_fd_pr__pfet_g5v0d10v5 (92->6)       
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gate_drive                      |Circuit 2: gate_drive                      
-------------------------------------------|-------------------------------------------
in_p                                       |IN_P                                       
in_m                                       |IN_M                                       
out                                        |OUT                                        
vss                                        |VSS                                        
vdd                                        |VDD                                        
vsub                                       |VSUB                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gate_drive and gate_drive are equivalent.

Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 2                          |Number of nets: 2                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
DIODE                                      |DIODE                                      
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.

Class sky130_fd_sc_hvl__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hvl__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_2         |Circuit 2: sky130_fd_sc_hvl__inv_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2->1)        |sky130_fd_pr__pfet_g5v0d10v5 (2->1)        
sky130_fd_pr__nfet_g5v0d10v5 (2->1)        |sky130_fd_pr__nfet_g5v0d10v5 (2->1)        
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_2         |Circuit 2: sky130_fd_sc_hvl__inv_2         
-------------------------------------------|-------------------------------------------
A                                          |A                                          
Y                                          |Y                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_2 and sky130_fd_sc_hvl__inv_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U6V9Y6 in circuit isolated_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HRGQF2 in circuit isolated_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U62SY6 in circuit isolated_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MJGQJ4 in circuit isolated_switch (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U6Z9Y6 in circuit isolated_switch (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ3N in circuit isolated_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ8 in circuit isolated_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit isolated_switch (0)(1 instance)

Class isolated_switch (0):  Merged 8 parallel devices.
Class isolated_switch (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: isolated_switch                 |Circuit 2: isolated_switch                 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (12->7)       |sky130_fd_pr__pfet_g5v0d10v5 (8->7)        
sky130_fd_pr__nfet_g5v0d10v5 (11->8)       |sky130_fd_pr__nfet_g5v0d10v5 (9->8)        
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch                 |Circuit 2: isolated_switch                 
-------------------------------------------|-------------------------------------------
on                                         |on                                         
vss                                        |vss                                        
in                                         |in                                         
out                                        |out                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch and isolated_switch are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_WHP78W in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_M35ED8 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_VTNT3C in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ in circuit sky130_be_ip__lsxo (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_LHQHT5 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell level_shift in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_69TQ3K in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HMWVM in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_9YEQ2B in circuit sky130_be_ip__lsxo (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VHBZVD in circuit sky130_be_ip__lsxo (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6G4XAN in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell ripl_dly_clk_buf in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell ripple_dly_4 in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_AHZR5K in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_68VL2P in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_UY343Z in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_EDYT7U in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YG6WAD in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VMUSDZ in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HZ6WG7 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_67RTNB in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_WXTTNJ in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pd2nw_05v5_K4SERG in circuit sky130_be_ip__lsxo (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_GZN5JV in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_F5PPB9 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_E4RF2H in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_74GBJT in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3H68VM in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6RLJVT in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MTZJAC in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_Z6W9J4 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8CDM6Z in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_UYSCL3 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_43FTN9 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_3DMTNZ in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_4HHTN9 in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_M6QFHF in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_H6M2KM in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_BKL7UB in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Y7GPAW in circuit sky130_be_ip__lsxo (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LL48TN in circuit sky130_be_ip__lsxo (0)(1 instance)

Cell sky130_be_ip__lsxo (1) disconnected node: avdd
Cell sky130_be_ip__lsxo (1) disconnected node: avss
Cell sky130_be_ip__lsxo (1) disconnected node: dvdd
Cell sky130_be_ip__lsxo (1) disconnected node: dvss
Cell sky130_be_ip__lsxo (1) disconnected node: ibias
Cell sky130_be_ip__lsxo (1) disconnected node: ena
Cell sky130_be_ip__lsxo (1) disconnected node: standby
Cell sky130_be_ip__lsxo (1) disconnected node: dout
Cell sky130_be_ip__lsxo (1) disconnected node: xin
Cell sky130_be_ip__lsxo (1) disconnected node: xout
Flattening instances of sky130_fd_sc_hd__and2_0 in cell sky130_be_ip__lsxo (0) makes a better match
Flattening instances of sky130_fd_sc_hd__einvn_0 in cell sky130_be_ip__lsxo (0) makes a better match
Flattening instances of sky130_fd_sc_hd__dfrbp_1 in cell sky130_be_ip__lsxo (0) makes a better match
Flattening instances of sky130_fd_sc_hd__a221o_1 in cell sky130_be_ip__lsxo (0) makes a better match
Making another compare attempt.

Cell sky130_be_ip__lsxo (1) disconnected node: avdd
Cell sky130_be_ip__lsxo (1) disconnected node: avss
Cell sky130_be_ip__lsxo (1) disconnected node: dvdd
Cell sky130_be_ip__lsxo (1) disconnected node: dvss
Cell sky130_be_ip__lsxo (1) disconnected node: ibias
Cell sky130_be_ip__lsxo (1) disconnected node: ena
Cell sky130_be_ip__lsxo (1) disconnected node: standby
Cell sky130_be_ip__lsxo (1) disconnected node: dout
Cell sky130_be_ip__lsxo (1) disconnected node: xin
Cell sky130_be_ip__lsxo (1) disconnected node: xout
Class sky130_be_ip__lsxo (0):  Merged 130 parallel devices.
Class sky130_be_ip__lsxo (0):  Merged 60 series devices.

Subcircuit pins:
Circuit 1: sky130_be_ip__lsxo              |Circuit 2: sky130_be_ip__lsxo              
-------------------------------------------|-------------------------------------------
avdd                                       |avdd                                       
dvdd                                       |dvdd                                       
ibias                                      |ibias                                      
ena                                        |ena                                        
standby                                    |standby                                    
dout                                       |dout                                       
xout                                       |xout                                       
xin                                        |xin                                        
avss                                       |avss                                       
dvss                                       |dvss                                       
avss_ip                                    |(no matching pin)                          
dvss_ip                                    |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_be_ip__lsxo and sky130_be_ip__lsxo are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_P35QVK in circuit bias_generator (0)(1 instance)

Cell bias_generator (0) disconnected node: vsub
Class bias_generator (0):  Merged 78 series devices.
Cell bias_generator (0) disconnected node: vsub
Subcircuit summary:
Circuit 1: bias_generator                  |Circuit 2: bias_generator                  
-------------------------------------------|-------------------------------------------
bias_nstack (440)                          |bias_nstack (440)                          
sky130_fd_pr__res_high_po_0p35 (80->2)     |sky130_fd_pr__res_high_po_0p35 (2)         
bias_pstack (440)                          |bias_pstack (440)                          
Number of devices: 882                     |Number of devices: 882                     
Number of nets: 905                        |Number of nets: 905                        
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 35 symmetries.

Subcircuit pins:
Circuit 1: bias_generator                  |Circuit 2: bias_generator                  
-------------------------------------------|-------------------------------------------
enb_200_2                                  |enb_200_2                                  
enb_200_1                                  |enb_200_1                                  
enb_200_0                                  |enb_200_0                                  
src_200_2                                  |src_200_2                                  
src_200_1                                  |src_200_1                                  
src_200_0                                  |src_200_0                                  
enb_400                                    |enb_400                                    
src_400                                    |src_400                                    
enb_600                                    |enb_600                                    
src_600                                    |src_600                                    
enb_10000_1                                |enb_10000_1                                
enb_10000_0                                |enb_10000_0                                
src_10000_1                                |src_10000_1                                
src_10000_0                                |src_10000_0                                
avdd                                       |avdd                                       
snk_3700                                   |snk_3700                                   
ena_3700                                   |ena_3700                                   
snk_5000_2                                 |snk_5000_2                                 
snk_5000_1                                 |snk_5000_1                                 
snk_5000_0                                 |snk_5000_0                                 
ena_5000_2                                 |ena_5000_2                                 
ena_5000_1                                 |ena_5000_1                                 
ena_5000_0                                 |ena_5000_0                                 
ena                                        |ena                                        
snk_2000                                   |snk_2000                                   
ena_2000                                   |ena_2000                                   
ref_in                                     |ref_in                                     
enb                                        |enb                                        
enb_50                                     |enb_50                                     
src_50                                     |src_50                                     
avss                                       |avss                                       
snk_test1                                  |snk_test1                                  
snk_test0                                  |snk_test0                                  
ena_test1                                  |ena_test1                                  
ena_test0                                  |ena_test0                                  
enb_test1                                  |enb_test1                                  
enb_100                                    |enb_100                                    
enb_test0                                  |enb_test0                                  
src_test1                                  |src_test1                                  
src_100                                    |src_100                                    
src_test0                                  |src_test0                                  
vsub                                       |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_generator and bias_generator are equivalent.
  Flattening non-matched subcircuits bias_generator bias_generator
Flattening unmatched subcell pmos_waffle_48x48 in circuit power_stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__tapvpwrvgnd_1 in circuit power_stage (1)(3 instances)

Class power_stage (0):  Merged 4512 parallel devices.
Class power_stage (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: power_stage                     |Circuit 2: power_stage                     
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__decap_3 (2->1)            |sky130_fd_sc_hd__decap_3 (2->1)            
sky130_fd_sc_hd__inv_4 (2)                 |sky130_fd_sc_hd__inv_4 (2)                 
gate_drive (1)                             |gate_drive (1)                             
sky130_fd_sc_hd__diode_2 (1)               |sky130_fd_sc_hd__diode_2 (1)               
sky130_fd_pr__pfet_g5v0d10v5 (4512->1)     |sky130_fd_pr__pfet_g5v0d10v5 (4512->1)     
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: power_stage                     |Circuit 2: power_stage                     
-------------------------------------------|-------------------------------------------
sw_node                                    |SW_NODE                                    
vss                                        |VSS                                        
vdd_pwr                                    |VDD_PWR                                    
p_in                                       |P_IN                                       
sky130_fd_sc_hd__inv_4_1/VPB               |DVDD **Mismatch**                          
dvss                                       |DVSS                                       
---------------------------------------------------------------------------------------
Cell pin lists for power_stage and power_stage altered to match.
Device classes power_stage and power_stage are equivalent.
Flattening unmatched subcell overvoltage_ana in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell rstring_mux_ov in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_K8JYEQ in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_4Z8MHY in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WY4TLZ in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_CZUCEE in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell ibias_gen_ov in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XZ4X25 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9S9FP in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_62W3XE in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EC8RE7 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_75AJMX in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9J9EP in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QZVU2P in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit sky130_ajc_ip__overvoltage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7JLQGA in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3DCHX4 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell schmitt_trigger_ov in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SCV3UK in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BZXTE7 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell comparator_ov in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_GLAJGT in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5H9LZ4 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3HV7M9 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T82T27 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_GG9S2Z in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8FRRWQ in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HZHY2Z in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_W8MWAU in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_LUWKLG in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W0p68L0p68 in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell overvoltage_dig in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_ef_sc_hd__decap_12 in circuit sky130_ajc_ip__overvoltage (0)(74 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_D5N54F in circuit sky130_ajc_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_53744R in circuit sky130_ajc_ip__overvoltage (0)(2 instances)

Cell sky130_ajc_ip__overvoltage (1) disconnected node: avdd
Cell sky130_ajc_ip__overvoltage (1) disconnected node: avss
Cell sky130_ajc_ip__overvoltage (1) disconnected node: dvdd
Cell sky130_ajc_ip__overvoltage (1) disconnected node: dvss
Cell sky130_ajc_ip__overvoltage (1) disconnected node: vbg_1v2
Cell sky130_ajc_ip__overvoltage (1) disconnected node: ovout
Cell sky130_ajc_ip__overvoltage (1) disconnected node: itest
Cell sky130_ajc_ip__overvoltage (1) disconnected node: otrip[3]
Cell sky130_ajc_ip__overvoltage (1) disconnected node: otrip[2]
Cell sky130_ajc_ip__overvoltage (1) disconnected node: otrip[1]
Cell sky130_ajc_ip__overvoltage (1) disconnected node: otrip[0]
Cell sky130_ajc_ip__overvoltage (1) disconnected node: vin
Cell sky130_ajc_ip__overvoltage (1) disconnected node: ena
Cell sky130_ajc_ip__overvoltage (1) disconnected node: isrc_sel
Cell sky130_ajc_ip__overvoltage (1) disconnected node: ibg_200n
Class sky130_ajc_ip__overvoltage (0):  Merged 469 parallel devices.
Class sky130_ajc_ip__overvoltage (0):  Merged 126 series devices.

Subcircuit pins:
Circuit 1: sky130_ajc_ip__overvoltage      |Circuit 2: sky130_ajc_ip__overvoltage      
-------------------------------------------|-------------------------------------------
avdd                                       |avdd                                       
dvdd                                       |dvdd                                       
vbg_1v2                                    |vbg_1v2                                    
ovout                                      |ovout                                      
itest                                      |itest                                      
otrip[3]                                   |otrip[3]                                   
otrip[2]                                   |otrip[2]                                   
otrip[1]                                   |otrip[1]                                   
otrip[0]                                   |otrip[0]                                   
vin                                        |vin                                        
ena                                        |ena                                        
isrc_sel                                   |isrc_sel                                   
ibg_200n                                   |ibg_200n                                   
avss                                       |avss                                       
dvss                                       |dvss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ajc_ip__overvoltage and sky130_ajc_ip__overvoltage are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_PXF6AN in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell brownout_dig in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_ef_sc_hd__decap_12 in circuit sky130_ajc_ip__brownout (0)(17 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_V6EN4F in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XTZQRT in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell brownout_ana in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell rstring_mux in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_K8JYEQ in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_4Z8MHY in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WY4TLZ in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_9VZRJ2 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell schmitt_trigger in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SCV3UK in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BZXTE7 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell rc_osc in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MA8JJJ in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_V6VPPZ in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LAUYMQ in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C64SS5 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_LUWKLG in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2XUZHN in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C68ZY6 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C6GQGA in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_9QCJ55 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MLERZ7 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell ibias_gen in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XZ4X25 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9S9FP in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_62W3XE in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EC8RE7 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9J9EP in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QZVU2P in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7JLQGA in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3DCHX4 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_75J6LY in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W0p68L0p68 in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell comparator in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5H9LZ4 in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3HV7M9 in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T82T27 in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5HVT2F in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_GG9S2Z in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HZHY2Z in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ZV8547 in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5HV9F5 in circuit sky130_ajc_ip__brownout (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_W8MWAU in circuit sky130_ajc_ip__brownout (0)(2 instances)

Cell sky130_ajc_ip__brownout (1) disconnected node: avdd
Cell sky130_ajc_ip__brownout (1) disconnected node: avss
Cell sky130_ajc_ip__brownout (1) disconnected node: outb
Cell sky130_ajc_ip__brownout (1) disconnected node: dvdd
Cell sky130_ajc_ip__brownout (1) disconnected node: osc_ck
Cell sky130_ajc_ip__brownout (1) disconnected node: dvss
Cell sky130_ajc_ip__brownout (1) disconnected node: dcomp
Cell sky130_ajc_ip__brownout (1) disconnected node: vbg_1v2
Cell sky130_ajc_ip__brownout (1) disconnected node: otrip[2]
Cell sky130_ajc_ip__brownout (1) disconnected node: otrip[1]
Cell sky130_ajc_ip__brownout (1) disconnected node: otrip[0]
Cell sky130_ajc_ip__brownout (1) disconnected node: itest
Cell sky130_ajc_ip__brownout (1) disconnected node: brout_filt
Cell sky130_ajc_ip__brownout (1) disconnected node: vtrip[2]
Cell sky130_ajc_ip__brownout (1) disconnected node: vtrip[1]
Cell sky130_ajc_ip__brownout (1) disconnected node: vtrip[0]
Cell sky130_ajc_ip__brownout (1) disconnected node: vin_brout
Cell sky130_ajc_ip__brownout (1) disconnected node: ena
Cell sky130_ajc_ip__brownout (1) disconnected node: force_ena_rc_osc
Cell sky130_ajc_ip__brownout (1) disconnected node: vin_vunder
Cell sky130_ajc_ip__brownout (1) disconnected node: force_dis_rc_osc
Cell sky130_ajc_ip__brownout (1) disconnected node: timed_out
Cell sky130_ajc_ip__brownout (1) disconnected node: vunder
Cell sky130_ajc_ip__brownout (1) disconnected node: force_short_oneshot
Cell sky130_ajc_ip__brownout (1) disconnected node: isrc_sel
Cell sky130_ajc_ip__brownout (1) disconnected node: ibg_200n
Flattening instances of sky130_fd_sc_hd__conb_1 in cell sky130_ajc_ip__brownout (0) makes a better match
Making another compare attempt.

Cell sky130_ajc_ip__brownout (1) disconnected node: avdd
Cell sky130_ajc_ip__brownout (1) disconnected node: avss
Cell sky130_ajc_ip__brownout (1) disconnected node: outb
Cell sky130_ajc_ip__brownout (1) disconnected node: dvdd
Cell sky130_ajc_ip__brownout (1) disconnected node: osc_ck
Cell sky130_ajc_ip__brownout (1) disconnected node: dvss
Cell sky130_ajc_ip__brownout (1) disconnected node: dcomp
Cell sky130_ajc_ip__brownout (1) disconnected node: vbg_1v2
Cell sky130_ajc_ip__brownout (1) disconnected node: otrip[2]
Cell sky130_ajc_ip__brownout (1) disconnected node: otrip[1]
Cell sky130_ajc_ip__brownout (1) disconnected node: otrip[0]
Cell sky130_ajc_ip__brownout (1) disconnected node: itest
Cell sky130_ajc_ip__brownout (1) disconnected node: brout_filt
Cell sky130_ajc_ip__brownout (1) disconnected node: vtrip[2]
Cell sky130_ajc_ip__brownout (1) disconnected node: vtrip[1]
Cell sky130_ajc_ip__brownout (1) disconnected node: vtrip[0]
Cell sky130_ajc_ip__brownout (1) disconnected node: vin_brout
Cell sky130_ajc_ip__brownout (1) disconnected node: ena
Cell sky130_ajc_ip__brownout (1) disconnected node: force_ena_rc_osc
Cell sky130_ajc_ip__brownout (1) disconnected node: vin_vunder
Cell sky130_ajc_ip__brownout (1) disconnected node: force_dis_rc_osc
Cell sky130_ajc_ip__brownout (1) disconnected node: timed_out
Cell sky130_ajc_ip__brownout (1) disconnected node: vunder
Cell sky130_ajc_ip__brownout (1) disconnected node: force_short_oneshot
Cell sky130_ajc_ip__brownout (1) disconnected node: isrc_sel
Cell sky130_ajc_ip__brownout (1) disconnected node: ibg_200n
Class sky130_ajc_ip__brownout (0):  Merged 519 parallel devices.
Class sky130_ajc_ip__brownout (0):  Merged 108 series devices.

Subcircuit pins:
Circuit 1: sky130_ajc_ip__brownout         |Circuit 2: sky130_ajc_ip__brownout         
-------------------------------------------|-------------------------------------------
avdd                                       |avdd                                       
outb                                       |outb                                       
dvdd                                       |dvdd                                       
osc_ck                                     |osc_ck                                     
dcomp                                      |dcomp                                      
vbg_1v2                                    |vbg_1v2                                    
otrip[2]                                   |otrip[2]                                   
otrip[1]                                   |otrip[1]                                   
otrip[0]                                   |otrip[0]                                   
itest                                      |itest                                      
brout_filt                                 |brout_filt                                 
vtrip[2]                                   |vtrip[2]                                   
vtrip[1]                                   |vtrip[1]                                   
vtrip[0]                                   |vtrip[0]                                   
vin_brout                                  |vin_brout                                  
ena                                        |ena                                        
force_ena_rc_osc                           |force_ena_rc_osc                           
vin_vunder                                 |vin_vunder                                 
force_dis_rc_osc                           |force_dis_rc_osc                           
timed_out                                  |timed_out                                  
vunder                                     |vunder                                     
force_short_oneshot                        |force_short_oneshot                        
isrc_sel                                   |isrc_sel                                   
ibg_200n                                   |ibg_200n                                   
avss                                       |avss                                       
dvss                                       |dvss                                       
brownout_ana_0/comparator_1/vt             |(no matching pin)                          
brownout_ana_0/comparator_0/vt             |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ajc_ip__brownout and sky130_ajc_ip__brownout are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_W75H7K in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CVG6CD in circuit sky130_td_ip__opamp_hp (0)(18 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WKXP7K in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6H2JYD in circuit sky130_td_ip__opamp_hp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CTEUHA in circuit sky130_td_ip__opamp_hp (0)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_HQ4STX in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UKVZ7J in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_USXRNR in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AUMBFF in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_25PWK4 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QL2RRT in circuit sky130_td_ip__opamp_hp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_U4BBJH in circuit sky130_td_ip__opamp_hp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QTY6KC in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_B3XH3Z in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QTY6H6 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_U73S5M in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PP2RNK in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_79TVLH in circuit sky130_td_ip__opamp_hp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_2B7385 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NT3TPY in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_5X2ZTR in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WK95DB in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3QL9S5 in circuit sky130_td_ip__opamp_hp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_PGZBW9 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U4Z9ZD in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QSKB8C in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QRKB8C in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_Z5XS7R in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_EVM3FM in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_DL2ZHN in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Q46EE6 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UGZTXE in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_XW23Q2 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HG2LSW in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_N64HU4 in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RMXH5H in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p69_XTGLEU in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_TT9EEV in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_BH2H9S in circuit sky130_td_ip__opamp_hp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NMXZ6U in circuit sky130_td_ip__opamp_hp (0)(1 instance)

Cell sky130_td_ip__opamp_hp (1) disconnected node: avdd
Cell sky130_td_ip__opamp_hp (1) disconnected node: vout
Cell sky130_td_ip__opamp_hp (1) disconnected node: ibias
Cell sky130_td_ip__opamp_hp (1) disconnected node: vinn
Cell sky130_td_ip__opamp_hp (1) disconnected node: vinp
Cell sky130_td_ip__opamp_hp (1) disconnected node: avss
Cell sky130_td_ip__opamp_hp (1) disconnected node: dvdd
Cell sky130_td_ip__opamp_hp (1) disconnected node: dvss
Cell sky130_td_ip__opamp_hp (1) disconnected node: ena
Class sky130_td_ip__opamp_hp (0):  Merged 672 parallel devices.
Class sky130_td_ip__opamp_hp (0):  Merged 2 series devices.

Subcircuit pins:
Circuit 1: sky130_td_ip__opamp_hp          |Circuit 2: sky130_td_ip__opamp_hp          
-------------------------------------------|-------------------------------------------
avdd                                       |avdd                                       
vout                                       |vout                                       
ibias                                      |ibias                                      
vinn                                       |vinn                                       
vinp                                       |vinp                                       
dvdd                                       |dvdd                                       
ena                                        |ena                                        
dvss                                       |dvss                                       
avss                                       |avss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_td_ip__opamp_hp and sky130_td_ip__opamp_hp are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_HTFGEA in circuit analog_mux_sel1v8 (0)(1 instance)

Subcircuit summary:
Circuit 1: analog_mux_sel1v8               |Circuit 2: analog_mux_sel1v8               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
sky130_fd_sc_hvl__inv_2 (1)                |sky130_fd_sc_hvl__inv_2 (1)                
sky130_fd_sc_hvl__lsbuflv2hv_1 (1)         |sky130_fd_sc_hvl__lsbuflv2hv_1 (1)         
isolated_switch (2)                        |isolated_switch (2)                        
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: analog_mux_sel1v8               |Circuit 2: analog_mux_sel1v8               
-------------------------------------------|-------------------------------------------
inA                                        |inA                                        
dvdd                                       |dvdd                                       
inB                                        |inB                                        
avdd                                       |avdd                                       
avss                                       |avss                                       
out                                        |out                                        
selA                                       |selA                                       
dvss                                       |dvss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes analog_mux_sel1v8 and analog_mux_sel1v8 are equivalent.
Flattening unmatched subcell power_gating in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell power_gating_ad in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KL7ZY6 in circuit sky130_ht_ip__hsxo_cpz1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CPEQJZ in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pd2nw_11v0_K4SERG in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell level_shifter_ad in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLAZY6 in circuit sky130_ht_ip__hsxo_cpz1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ2N in circuit sky130_ht_ip__hsxo_cpz1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_11v0_FT76RJ in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell power_gating_dd in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HNLS5R in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell level_shifter_dd in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XGS3BL in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_648S5X in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XGNZDL in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MPZGNS in circuit sky130_ht_ip__hsxo_cpz1 (0)(3 instances)
Flattening unmatched subcell schmitt_trigger_pullmid in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_33YP5M in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_METDPQ in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6QYSWZ in circuit sky130_ht_ip__hsxo_cpz1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_723X3M in circuit sky130_ht_ip__hsxo_cpz1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MPZGNS in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell vittoz_pierce_osc in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_JULQJE in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_844AHT in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_KDBUUD in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YNEQJ5 in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MJGQJ3 in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_E4ZTVH in circuit sky130_ht_ip__hsxo_cpz1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_86VAEW in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_NH48NT in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AQSVLT in circuit sky130_ht_ip__hsxo_cpz1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCTT89 in circuit sky130_ht_ip__hsxo_cpz1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MPZGNS in circuit sky130_ht_ip__hsxo_cpz1 (0)(4 instances)

Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: XOUT
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: XIN
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: ENA
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: STDBY
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: DOUT
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: AVDD
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: DVDD
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: AVSS
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: DVSS
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: IBIAS
Cell sky130_ht_ip__hsxo_cpz1 (1) disconnected node: GUARD
Class sky130_ht_ip__hsxo_cpz1 (0):  Merged 173 parallel devices.
Class sky130_ht_ip__hsxo_cpz1 (0):  Merged 13 series devices.

Subcircuit pins:
Circuit 1: sky130_ht_ip__hsxo_cpz1         |Circuit 2: sky130_ht_ip__hsxo_cpz1         
-------------------------------------------|-------------------------------------------
XOUT                                       |XOUT                                       
XIN                                        |XIN                                        
ENA                                        |ENA                                        
STDBY                                      |STDBY                                      
DOUT                                       |DOUT                                       
AVDD                                       |AVDD                                       
DVDD                                       |DVDD                                       
DVSS                                       |DVSS                                       
IBIAS                                      |IBIAS                                      
AVSS                                       |AVSS                                       
GUARD                                      |GUARD                                      
power_gating_0/EG_AVSS                     |(no matching pin)                          
power_gating_0/SG_AVSS                     |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ht_ip__hsxo_cpz1 and sky130_ht_ip__hsxo_cpz1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_HTFGEA in circuit isolated_switch_ena1v8 (0)(1 instance)

Subcircuit summary:
Circuit 1: isolated_switch_ena1v8          |Circuit 2: isolated_switch_ena1v8          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
sky130_fd_sc_hvl__lsbuflv2hv_1 (1)         |sky130_fd_sc_hvl__lsbuflv2hv_1 (1)         
isolated_switch (1)                        |isolated_switch (1)                        
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_ena1v8          |Circuit 2: isolated_switch_ena1v8          
-------------------------------------------|-------------------------------------------
avss                                       |avss                                       
out                                        |out                                        
in                                         |in                                         
dvdd                                       |dvdd                                       
on                                         |on                                         
avdd                                       |avdd                                       
dvss                                       |dvss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_ena1v8 and isolated_switch_ena1v8 are equivalent.
Flattening unmatched subcell voltage_divider in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_LV9PDH in circuit sky130_vbl_ip__overvoltage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_H3F4MM in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SB5CJ8 in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_F6RBXN in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell multiplexer in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_F6RBXN in circuit sky130_vbl_ip__overvoltage (0)(12 instances)
Flattening unmatched subcell trans_gate_m in circuit sky130_vbl_ip__overvoltage (0)(30 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6H9SQ3 in circuit sky130_vbl_ip__overvoltage (0)(30 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CY564Z in circuit sky130_vbl_ip__overvoltage (0)(30 instances)
Flattening unmatched subcell level_shifter in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_YHAZV5 in circuit sky130_vbl_ip__overvoltage (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_37RBXE in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EEVBR7 in circuit sky130_vbl_ip__overvoltage (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MG6U6H in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_J2L9Q3 in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell comp_hyst in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XTWSDC in circuit sky130_vbl_ip__overvoltage (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_7ZF23Z in circuit sky130_vbl_ip__overvoltage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_V433WY in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell trans_gate in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_69BJMM in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_E7V9VM in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C2YSV5 in circuit sky130_vbl_ip__overvoltage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_J2L9E5 in circuit sky130_vbl_ip__overvoltage (0)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_GGMWVD in circuit sky130_vbl_ip__overvoltage (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_CDT3CS in circuit sky130_vbl_ip__overvoltage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_F6RBXN in circuit sky130_vbl_ip__overvoltage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HBZVM in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_697RXD in circuit sky130_vbl_ip__overvoltage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_4T6WVE in circuit sky130_vbl_ip__overvoltage (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_6975WM in circuit sky130_vbl_ip__overvoltage (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_DEN7YK in circuit sky130_vbl_ip__overvoltage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_G3L97A in circuit sky130_vbl_ip__overvoltage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_C8TQ3N in circuit sky130_vbl_ip__overvoltage (0)(1 instance)

Cell sky130_vbl_ip__overvoltage (1) disconnected node: avdd
Cell sky130_vbl_ip__overvoltage (1) disconnected node: dvdd
Cell sky130_vbl_ip__overvoltage (1) disconnected node: ena
Cell sky130_vbl_ip__overvoltage (1) disconnected node: vtrip[3]
Cell sky130_vbl_ip__overvoltage (1) disconnected node: ibias
Cell sky130_vbl_ip__overvoltage (1) disconnected node: vtrip[2]
Cell sky130_vbl_ip__overvoltage (1) disconnected node: ovout
Cell sky130_vbl_ip__overvoltage (1) disconnected node: vbg
Cell sky130_vbl_ip__overvoltage (1) disconnected node: vtrip[1]
Cell sky130_vbl_ip__overvoltage (1) disconnected node: vtrip[0]
Cell sky130_vbl_ip__overvoltage (1) disconnected node: dvss
Cell sky130_vbl_ip__overvoltage (1) disconnected node: avss
Class sky130_vbl_ip__overvoltage (0):  Merged 153 parallel devices.
Class sky130_vbl_ip__overvoltage (0):  Merged 121 series devices.

Subcircuit pins:
Circuit 1: sky130_vbl_ip__overvoltage      |Circuit 2: sky130_vbl_ip__overvoltage      
-------------------------------------------|-------------------------------------------
avdd                                       |avdd                                       
dvdd                                       |dvdd                                       
ena                                        |ena                                        
vtrip[3]                                   |vtrip[3]                                   
ibias                                      |ibias                                      
vtrip[2]                                   |vtrip[2]                                   
ovout                                      |ovout                                      
vbg                                        |vbg                                        
vtrip[1]                                   |vtrip[1]                                   
vtrip[0]                                   |vtrip[0]                                   
dvss                                       |dvss                                       
avss                                       |avss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_vbl_ip__overvoltage and sky130_vbl_ip__overvoltage are equivalent.

Subcircuit summary:
Circuit 1: lvl_shift_invert                |Circuit 2: lvl_shift_invert                
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hvl__inv_2 (1)                |sky130_fd_sc_hvl__inv_2 (1)                
sky130_fd_sc_hvl__lsbuflv2hv_1 (1)         |sky130_fd_sc_hvl__lsbuflv2hv_1 (1)         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: lvl_shift_invert                |Circuit 2: lvl_shift_invert                
-------------------------------------------|-------------------------------------------
in1v8                                      |in1v8                                      
dvdd                                       |dvdd                                       
outb3v3                                    |outb3v3                                    
dvss                                       |dvss                                       
avdd                                       |avdd                                       
out3v3                                     |out3v3                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes lvl_shift_invert and lvl_shift_invert are equivalent.
Flattening unmatched subcell buffer in circuit sky130_od_ip__tempsensor_ext_vp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QXBCRM in circuit sky130_od_ip__tempsensor_ext_vp (0)(7 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_B5H3CA in circuit sky130_od_ip__tempsensor_ext_vp (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ in circuit sky130_od_ip__tempsensor_ext_vp (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W3p40L3p40 in circuit sky130_od_ip__tempsensor_ext_vp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_6VRZAW in circuit sky130_od_ip__tempsensor_ext_vp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_3VR9VM in circuit sky130_od_ip__tempsensor_ext_vp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HMWVM in circuit sky130_od_ip__tempsensor_ext_vp (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_69TQ3K in circuit sky130_od_ip__tempsensor_ext_vp (0)(2 instances)

Cell sky130_od_ip__tempsensor_ext_vp (1) disconnected node: vbe1_out
Cell sky130_od_ip__tempsensor_ext_vp (1) disconnected node: vdd
Cell sky130_od_ip__tempsensor_ext_vp (1) disconnected node: vss
Cell sky130_od_ip__tempsensor_ext_vp (1) disconnected node: vbg
Cell sky130_od_ip__tempsensor_ext_vp (1) disconnected node: ena
Cell sky130_od_ip__tempsensor_ext_vp (1) disconnected node: vbe2_out
Class sky130_od_ip__tempsensor_ext_vp (0):  Merged 4 parallel devices.

Subcircuit pins:
Circuit 1: sky130_od_ip__tempsensor_ext_vp |Circuit 2: sky130_od_ip__tempsensor_ext_vp 
-------------------------------------------|-------------------------------------------
vbe2_out                                   |vbe2_out                                   
vbe1_out                                   |vbe1_out                                   
ena                                        |ena                                        
vbg                                        |vbg                                        
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_od_ip__tempsensor_ext_vp and sky130_od_ip__tempsensor_ext_vp are equivalent.
Flattening unmatched subcell bias_basis_current in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bb__pmirr in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bbp__M5 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bbp__M6 in circuit sky130_cw_ip__bandgap (0)(2 instances)
Flattening unmatched subcell bbp__M4 in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bbp__M4_nc in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bb__nmirr in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bbn__M2 in circuit sky130_cw_ip__bandgap (0)(32 instances)
Flattening unmatched subcell bbn__M3 in circuit sky130_cw_ip__bandgap (0)(2 instances)
Flattening unmatched subcell bbn__M1 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bb__r1 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bb__M10 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bb__M9 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bb__M7 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bb__R2 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bb__M8 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bandgap_cw in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bg__cap in circuit sky130_cw_ip__bandgap (0)(11 instances)
Flattening unmatched subcell bg__res in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bg__trim in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgt__MN in circuit sky130_cw_ip__bandgap (0)(16 instances)
Flattening unmatched subcell bgt__res in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bg__startup in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgs__M3_M4 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgs__M5_M6 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgs__M7 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bg__M1_M2 in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bg__pnp_group in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgpg__pnp in circuit sky130_cw_ip__bandgap (0)(9 instances)
Flattening unmatched subcell bg__se_folded_cascode_p in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfc__pmirr in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfcpm__DUM in circuit sky130_cw_ip__bandgap (0)(32 instances)
Flattening unmatched subcell bgfcpm__M1 in circuit sky130_cw_ip__bandgap (0)(16 instances)
Flattening unmatched subcell bgfcpm__MB2 in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bgfcpm__MB3 in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bgfc__nmirr in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfcnm__M4 in circuit sky130_cw_ip__bandgap (0)(16 instances)
Flattening unmatched subcell bgfcnm__M5 in circuit sky130_cw_ip__bandgap (0)(16 instances)
Flattening unmatched subcell bgfcnm__MB5 in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bgfcnm__DUM in circuit sky130_cw_ip__bandgap (0)(44 instances)
Flattening unmatched subcell bgfc__casp_top in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfccpt__DUM in circuit sky130_cw_ip__bandgap (0)(24 instances)
Flattening unmatched subcell bgfccpt__M11 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfccpt__M10 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfc__casn_top in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfccnt__M6 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfccnt__DUM in circuit sky130_cw_ip__bandgap (0)(28 instances)
Flattening unmatched subcell bgfccnt__M7 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfccnt__MB4 in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bgfc__diffpair_p in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfcdpp__M3 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfcdpp__M2 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfcdpp__DUM in circuit sky130_cw_ip__bandgap (0)(4 instances)
Flattening unmatched subcell bgfc__casp_bot in circuit sky130_cw_ip__bandgap (0)(1 instance)
Flattening unmatched subcell bgfccpb__M8 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfccpb__M9 in circuit sky130_cw_ip__bandgap (0)(8 instances)
Flattening unmatched subcell bgfccpb__DUM in circuit sky130_cw_ip__bandgap (0)(28 instances)
Flattening unmatched subcell bgfccpb__MB1 in circuit sky130_cw_ip__bandgap (0)(4 instances)

Cell sky130_cw_ip__bandgap (0) disconnected node: vsub
Cell sky130_cw_ip__bandgap (1) disconnected node: vdd
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[15]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[14]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[13]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[12]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[11]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[10]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[9]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[8]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[7]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[6]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[5]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[4]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[3]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[2]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[1]
Cell sky130_cw_ip__bandgap (1) disconnected node: trim[0]
Cell sky130_cw_ip__bandgap (1) disconnected node: vbg
Cell sky130_cw_ip__bandgap (1) disconnected node: vss
Cell sky130_cw_ip__bandgap (1) disconnected node: vsub
Class sky130_cw_ip__bandgap (0):  Merged 342 parallel devices.
Class sky130_cw_ip__bandgap (0):  Merged 20 series devices.

Subcircuit pins:
Circuit 1: sky130_cw_ip__bandgap           |Circuit 2: sky130_cw_ip__bandgap           
-------------------------------------------|-------------------------------------------
trim[0]                                    |trim[0]                                    
trim[4]                                    |trim[4]                                    
trim[6]                                    |trim[6]                                    
trim[10]                                   |trim[10]                                   
trim[12]                                   |trim[12]                                   
trim[14]                                   |trim[14]                                   
trim[15]                                   |trim[15]                                   
trim[13]                                   |trim[13]                                   
trim[11]                                   |trim[11]                                   
trim[7]                                    |trim[7]                                    
trim[5]                                    |trim[5]                                    
trim[3]                                    |trim[3]                                    
trim[1]                                    |trim[1]                                    
trim[2]                                    |trim[2]                                    
vbg                                        |vbg                                        
trim[8]                                    |trim[8]                                    
trim[9]                                    |trim[9]                                    
vdd                                        |vdd                                        
vsub                                       |vsub                                       
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_cw_ip__bandgap and sky130_cw_ip__bandgap are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RBNV2H in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell por_ana in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell rstring_mux in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_K8JYEQ in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_4Z8MHY in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WY4TLZ in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_9VZRJ2 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell schmitt_trigger in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SCV3UK in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BZXTE7 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell rc_osc_por in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MA8JJJ in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_ZB8LT7 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LAUYMQ in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C64SS5 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_LUWKLG in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2XUZHN in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C68ZY6 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C6GQGA in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_9QCJ55 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MLERZ7 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell ibias_gen in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XZ4X25 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9S9FP in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_62W3XE in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EC8RE7 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9J9EP in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QZVU2P in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7JLQGA in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3DCHX4 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_75J6LY in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W0p68L0p68 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell comparator in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5H9LZ4 in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3HV7M9 in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T82T27 in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5HVT2F in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_GG9S2Z in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HZHY2Z in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ZV8547 in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5HV9F5 in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_W8MWAU in circuit sky130_ajc_ip__por (0)(2 instances)
Flattening unmatched subcell por_dig in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_ef_sc_hd__decap_12 in circuit sky130_ajc_ip__por (0)(23 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_X6E435 in circuit sky130_ajc_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MUZ6AA in circuit sky130_ajc_ip__por (0)(1 instance)

Cell sky130_ajc_ip__por (1) disconnected node: avdd
Cell sky130_ajc_ip__por (1) disconnected node: porb_h
Cell sky130_ajc_ip__por (1) disconnected node: porb
Cell sky130_ajc_ip__por (1) disconnected node: avss
Cell sky130_ajc_ip__por (1) disconnected node: dvdd
Cell sky130_ajc_ip__por (1) disconnected node: por
Cell sky130_ajc_ip__por (1) disconnected node: dvss
Cell sky130_ajc_ip__por (1) disconnected node: osc_ck
Cell sky130_ajc_ip__por (1) disconnected node: vbg_1v2
Cell sky130_ajc_ip__por (1) disconnected node: dcomp
Cell sky130_ajc_ip__por (1) disconnected node: otrip[2]
Cell sky130_ajc_ip__por (1) disconnected node: otrip[1]
Cell sky130_ajc_ip__por (1) disconnected node: otrip[0]
Cell sky130_ajc_ip__por (1) disconnected node: itest
Cell sky130_ajc_ip__por (1) disconnected node: force_pdn
Cell sky130_ajc_ip__por (1) disconnected node: pwup_filt
Cell sky130_ajc_ip__por (1) disconnected node: vin
Cell sky130_ajc_ip__por (1) disconnected node: force_ena_rc_osc
Cell sky130_ajc_ip__por (1) disconnected node: force_dis_rc_osc
Cell sky130_ajc_ip__por (1) disconnected node: startup_timed_out
Cell sky130_ajc_ip__por (1) disconnected node: por_timed_out
Cell sky130_ajc_ip__por (1) disconnected node: force_short_oneshot
Cell sky130_ajc_ip__por (1) disconnected node: isrc_sel
Cell sky130_ajc_ip__por (1) disconnected node: ibg_200n
Flattening instances of sky130_fd_sc_hd__conb_1 in cell sky130_ajc_ip__por (0) makes a better match
Making another compare attempt.

Cell sky130_ajc_ip__por (1) disconnected node: avdd
Cell sky130_ajc_ip__por (1) disconnected node: porb_h
Cell sky130_ajc_ip__por (1) disconnected node: porb
Cell sky130_ajc_ip__por (1) disconnected node: avss
Cell sky130_ajc_ip__por (1) disconnected node: dvdd
Cell sky130_ajc_ip__por (1) disconnected node: por
Cell sky130_ajc_ip__por (1) disconnected node: dvss
Cell sky130_ajc_ip__por (1) disconnected node: osc_ck
Cell sky130_ajc_ip__por (1) disconnected node: vbg_1v2
Cell sky130_ajc_ip__por (1) disconnected node: dcomp
Cell sky130_ajc_ip__por (1) disconnected node: otrip[2]
Cell sky130_ajc_ip__por (1) disconnected node: otrip[1]
Cell sky130_ajc_ip__por (1) disconnected node: otrip[0]
Cell sky130_ajc_ip__por (1) disconnected node: itest
Cell sky130_ajc_ip__por (1) disconnected node: force_pdn
Cell sky130_ajc_ip__por (1) disconnected node: pwup_filt
Cell sky130_ajc_ip__por (1) disconnected node: vin
Cell sky130_ajc_ip__por (1) disconnected node: force_ena_rc_osc
Cell sky130_ajc_ip__por (1) disconnected node: force_dis_rc_osc
Cell sky130_ajc_ip__por (1) disconnected node: startup_timed_out
Cell sky130_ajc_ip__por (1) disconnected node: por_timed_out
Cell sky130_ajc_ip__por (1) disconnected node: force_short_oneshot
Cell sky130_ajc_ip__por (1) disconnected node: isrc_sel
Cell sky130_ajc_ip__por (1) disconnected node: ibg_200n
Class sky130_ajc_ip__por (0):  Merged 529 parallel devices.
Class sky130_ajc_ip__por (0):  Merged 108 series devices.

Subcircuit pins:
Circuit 1: sky130_ajc_ip__por              |Circuit 2: sky130_ajc_ip__por              
-------------------------------------------|-------------------------------------------
avdd                                       |avdd                                       
dvdd                                       |dvdd                                       
vbg_1v2                                    |vbg_1v2                                    
otrip[2]                                   |otrip[2]                                   
otrip[1]                                   |otrip[1]                                   
otrip[0]                                   |otrip[0]                                   
force_pdn                                  |force_pdn                                  
force_ena_rc_osc                           |force_ena_rc_osc                           
force_short_oneshot                        |force_short_oneshot                        
isrc_sel                                   |isrc_sel                                   
ibg_200n                                   |ibg_200n                                   
vin                                        |vin                                        
porb_h                                     |porb_h                                     
porb                                       |porb                                       
por                                        |por                                        
osc_ck                                     |osc_ck                                     
pwup_filt                                  |pwup_filt                                  
itest                                      |itest                                      
startup_timed_out                          |startup_timed_out                          
por_timed_out                              |por_timed_out                              
force_dis_rc_osc                           |force_dis_rc_osc                           
dcomp                                      |dcomp                                      
avss                                       |avss                                       
dvss                                       |dvss                                       
por_ana_0/comparator_1/vt                  |(no matching pin)                          
por_ana_0/comparator_0/vt                  |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ajc_ip__por and sky130_ajc_ip__por are equivalent.
Flattening unmatched subcell level_shifter_up in circuit sky130_ak_ip__comparator (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_4V4BDM in circuit sky130_ak_ip__comparator (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8T5BGA in circuit sky130_ak_ip__comparator (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_C5EREZ in circuit sky130_ak_ip__comparator (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_S48KL6 in circuit sky130_ak_ip__comparator (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_RUG6CB in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_M7X63G in circuit sky130_ak_ip__comparator (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_REE66T in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_LUSSBJ in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_2p85_EP2UD7 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HHHAEV in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_TAUUP3 in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_RJSTGP in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8JQF8T in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PNRDLC in circuit sky130_ak_ip__comparator (0)(36 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_46Z5PG in circuit sky130_ak_ip__comparator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RRA4TL in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CRL9SD in circuit sky130_ak_ip__comparator (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_YTEHH6 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_8TUSME in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T8W2FW in circuit sky130_ak_ip__comparator (0)(34 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_AUB4P8 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HWT53N in circuit sky130_ak_ip__comparator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_EPRAC4 in circuit sky130_ak_ip__comparator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_LHNF5N in circuit sky130_ak_ip__comparator (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Q8UPKT in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_X332GA in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_4RA4DJ in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_GHE6BF in circuit sky130_ak_ip__comparator (0)(192 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WGHV7X in circuit sky130_ak_ip__comparator (0)(96 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_LURNA9 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RM8L2M in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HDHSEV in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_N8ANR9 in circuit sky130_ak_ip__comparator (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6UJQA2 in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CDNABP in circuit sky130_ak_ip__comparator (0)(96 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CS979Q in circuit sky130_ak_ip__comparator (0)(192 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_2CKAKF in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EEFBWQ in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9432CF in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_2432J2 in circuit sky130_ak_ip__comparator (0)(1 instance)

Cell sky130_ak_ip__comparator (0) disconnected node: hyst[1]
Cell sky130_ak_ip__comparator (0) disconnected node: hyst[0]
Cell sky130_ak_ip__comparator (1) disconnected node: DVDD
Cell sky130_ak_ip__comparator (1) disconnected node: AVDD
Cell sky130_ak_ip__comparator (1) disconnected node: AGND
Cell sky130_ak_ip__comparator (1) disconnected node: Vinp
Cell sky130_ak_ip__comparator (1) disconnected node: Vout
Cell sky130_ak_ip__comparator (1) disconnected node: Vinm
Cell sky130_ak_ip__comparator (1) disconnected node: en
Cell sky130_ak_ip__comparator (1) disconnected node: hyst[1]
Cell sky130_ak_ip__comparator (1) disconnected node: hyst[0]
Cell sky130_ak_ip__comparator (1) disconnected node: trim[5]
Cell sky130_ak_ip__comparator (1) disconnected node: trim[4]
Cell sky130_ak_ip__comparator (1) disconnected node: trim[3]
Cell sky130_ak_ip__comparator (1) disconnected node: trim[2]
Cell sky130_ak_ip__comparator (1) disconnected node: trim[1]
Cell sky130_ak_ip__comparator (1) disconnected node: trim[0]
Cell sky130_ak_ip__comparator (1) disconnected node: ibias
Cell sky130_ak_ip__comparator (1) disconnected node: DGND
Class sky130_ak_ip__comparator (0):  Merged 1383 parallel devices.
Class sky130_ak_ip__comparator (0):  Merged 8 series devices.

Subcircuit pins:
Circuit 1: sky130_ak_ip__comparator        |Circuit 2: sky130_ak_ip__comparator        
-------------------------------------------|-------------------------------------------
Vinp                                       |Vinp                                       
Vinm                                       |Vinm                                       
AVDD                                       |AVDD                                       
AGND                                       |AGND                                       
en                                         |en                                         
hyst[1]                                    |hyst[1]                                    
hyst[0]                                    |hyst[0]                                    
trim[5]                                    |trim[5]                                    
trim[4]                                    |trim[4]                                    
trim[3]                                    |trim[3]                                    
trim[2]                                    |trim[2]                                    
trim[1]                                    |trim[1]                                    
trim[0]                                    |trim[0]                                    
Vout                                       |Vout                                       
DVDD                                       |DVDD                                       
ibias                                      |ibias                                      
DGND                                       |DGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ak_ip__comparator and sky130_ak_ip__comparator are equivalent.
Flattening unmatched subcell lpopamp_slice in circuit sky130_rodovalho_ip__lpopamp (0)(2 instances)

Cell sky130_rodovalho_ip__lpopamp (0) disconnected node: vsub
Cell lpopamp (1) disconnected node: im
Cell lpopamp (1) disconnected node: ip
Cell lpopamp (1) disconnected node: o
Cell lpopamp (1) disconnected node: ib
Cell lpopamp (1) disconnected node: en
Cell lpopamp (1) disconnected node: enb
Cell lpopamp (1) disconnected node: avdd
Cell lpopamp (1) disconnected node: vsub
Cell lpopamp (1) disconnected node: avss
Class sky130_rodovalho_ip__lpopamp (0):  Merged 1098 parallel devices.

Subcircuit pins:
Circuit 1: sky130_rodovalho_ip__lpopamp    |Circuit 2: lpopamp                         
-------------------------------------------|-------------------------------------------
im                                         |im                                         
ip                                         |ip                                         
o                                          |o                                          
ib                                         |ib                                         
en                                         |en                                         
enb                                        |enb                                        
avdd                                       |avdd                                       
vsub                                       |vsub                                       
avss                                       |avss                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_rodovalho_ip__lpopamp and lpopamp are equivalent.

Cell chipalooza_testchip1 (0) disconnected node: gpio_analog[2]
Cell chipalooza_testchip1 (0) disconnected node: gpio_analog[3]
Cell chipalooza_testchip1 (0) disconnected node: gpio_analog[4]
Cell chipalooza_testchip1 (0) disconnected node: gpio_analog[7]
Cell chipalooza_testchip1 (0) disconnected node: gpio_analog[8]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[0]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[10]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[11]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[12]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[13]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[14]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[15]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[16]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[17]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[1]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[5]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[6]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[8]
Cell chipalooza_testchip1 (0) disconnected node: gpio_noesd[9]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[10]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[11]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[14]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[15]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[16]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[18]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[19]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[20]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[21]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[22]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[24]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[25]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[26]
Cell chipalooza_testchip1 (0) disconnected node: io_oeb[9]
Cell chipalooza_testchip1 (0) disconnected node: io_out[10]
Cell chipalooza_testchip1 (0) disconnected node: io_out[11]
Cell chipalooza_testchip1 (0) disconnected node: io_out[14]
Cell chipalooza_testchip1 (0) disconnected node: io_out[15]
Cell chipalooza_testchip1 (0) disconnected node: io_out[16]
Cell chipalooza_testchip1 (0) disconnected node: io_out[18]
Cell chipalooza_testchip1 (0) disconnected node: io_out[19]
Cell chipalooza_testchip1 (0) disconnected node: io_out[20]
Cell chipalooza_testchip1 (0) disconnected node: io_out[21]
Cell chipalooza_testchip1 (0) disconnected node: io_out[22]
Cell chipalooza_testchip1 (0) disconnected node: io_out[24]
Cell chipalooza_testchip1 (0) disconnected node: io_out[25]
Cell chipalooza_testchip1 (0) disconnected node: io_out[26]
Cell chipalooza_testchip1 (0) disconnected node: io_out[9]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[0]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[100]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[101]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[102]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[103]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[104]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[105]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[106]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[107]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[108]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[109]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[10]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[110]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[111]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[112]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[113]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[114]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[115]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[116]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[118]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[11]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[121]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[122]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[123]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[124]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[125]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[126]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[127]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[12]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[13]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[14]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[15]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[16]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[17]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[18]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[19]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[1]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[20]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[21]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[22]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[23]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[24]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[25]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[26]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[27]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[28]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[29]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[2]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[30]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[31]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[32]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[33]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[34]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[35]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[36]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[37]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[38]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[39]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[3]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[40]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[41]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[42]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[43]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[44]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[45]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[46]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[47]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[48]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[49]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[4]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[50]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[51]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[52]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[53]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[54]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[55]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[56]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[57]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[58]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[59]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[5]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[60]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[61]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[62]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[63]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[64]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[65]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[66]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[67]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[68]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[69]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[6]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[70]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[71]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[72]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[73]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[74]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[75]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[76]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[77]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[78]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[79]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[7]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[80]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[81]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[82]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[83]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[84]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[85]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[86]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[87]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[88]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[89]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[8]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[90]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[91]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[92]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[93]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[94]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[95]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[96]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[97]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[98]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[99]
Cell chipalooza_testchip1 (0) disconnected node: la_data_in[9]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[0]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[117]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[119]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[120]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[126]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[127]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[24]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[51]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[53]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[55]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[57]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[59]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[61]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[63]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[64]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[66]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[68]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[70]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[72]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[74]
Cell chipalooza_testchip1 (0) disconnected node: la_data_out[76]
Cell chipalooza_testchip1 (0) disconnected node: m2_224722_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_185716_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_35602_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_35586#
Cell chipalooza_testchip1 (0) disconnected node: m2_128980_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_522586_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_572230_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_106522_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_543862_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_86428_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_272394#
Cell chipalooza_testchip1 (0) disconnected node: m2_58060_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_508784#
Cell chipalooza_testchip1 (0) disconnected node: m2_29692_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_40330_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_157348_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_11962_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_217630_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_111250_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_178624_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_28510_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_466744#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_21256#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_7072#
Cell chipalooza_testchip1 (0) disconnected node: m2_91156_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_199900_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_515494_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_476488_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_62788_800#
Cell chipalooza_testchip1 (0) disconnected node: m4_319794_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_536770_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_79336_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_430390_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_497764_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_7234_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_391384_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_61606_800#
Cell chipalooza_testchip1 (0) disconnected node: m4_176694_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_238906_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_249652#
Cell chipalooza_testchip1 (0) disconnected node: m2_132526_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_5890#
Cell chipalooza_testchip1 (0) disconnected node: m2_565138_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_84064_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_153802_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_469396_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_480034_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_55696_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_587908#
Cell chipalooza_testchip1 (0) disconnected node: m2_33238_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_451666_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_76972_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_384292_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_4870_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_54514_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_92372#
Cell chipalooza_testchip1 (0) disconnected node: m2_472942_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_327594_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_104158_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_452882#
Cell chipalooza_testchip1 (0) disconnected node: m2_125434_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_558046_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_146710_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_529678_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_540316_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_579322_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_12982#
Cell chipalooza_testchip1 (0) disconnected node: m2_423298_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_511948_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_122030#
Cell chipalooza_testchip1 (0) disconnected node: m2_26146_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_444574_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_30874_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_69880_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_335896#
Cell chipalooza_testchip1 (0) disconnected node: m2_47422_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_465850_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_101794_800#
Cell chipalooza_testchip1 (0) disconnected node: m4_228394_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_584050_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_118342_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_293856#
Cell chipalooza_testchip1 (0) disconnected node: m2_100612_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_98248_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_533224_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_494218_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_80518_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_52150_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_504856_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_554500_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_19054_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_437482_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_23782_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_409642#
Cell chipalooza_testchip1 (0) disconnected node: m2_398476_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_14164#
Cell chipalooza_testchip1 (0) disconnected node: m2_123070_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_292096_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_380746_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_22600_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_139618_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_526132_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_95884_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_487126_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_73426_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_1324_800#
Cell chipalooza_testchip1 (0) disconnected node: m5_319794_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_458758_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_497304#
Cell chipalooza_testchip1 (0) disconnected node: m2_16690_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_94702_800#
Cell chipalooza_testchip1 (0) disconnected node: m4_166394_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_352378_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_412660_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_581686_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_373654_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_115978_800#
Cell chipalooza_testchip1 (0) disconnected node: m5_176694_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_394930_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_171694_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_580504_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_45058_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_547408_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_519040_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_88792_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_441028_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_66334_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_501310_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_462304_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_37966_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_87610_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_345286_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_15508_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_433936_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_366562_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_108886_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_423522#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_316816#
Cell chipalooza_testchip1 (0) disconnected node: m2_260182_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_174194_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_71062_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_107704_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_42694_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_465562#
Cell chipalooza_testchip1 (0) disconnected node: m2_20236_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_59242_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_63970_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_405568_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_363220#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_454064#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_4708#
Cell chipalooza_testchip1 (0) disconnected node: m2_455212_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_41512_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_79990#
Cell chipalooza_testchip1 (0) disconnected node: m2_338194_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_426844_800#
Cell chipalooza_testchip1 (0) disconnected node: m4_218094_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_299188_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_320464_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_387838_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_359470_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_112432_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_281458_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_253090_800#
Cell chipalooza_testchip1 (0) disconnected node: m5_228394_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_341740_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_92338_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_9598_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_223394_703100#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_337078#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_3526#
Cell chipalooza_testchip1 (0) disconnected node: m2_13144_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_8416_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_448120_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_34420_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_370108_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_17710#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_586726#
Cell chipalooza_testchip1 (0) disconnected node: m2_419752_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_313372_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_105340_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_274366_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_85246_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_245998_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_295642_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_56878_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_47714#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_36768#
Cell chipalooza_testchip1 (0) disconnected node: m2_160894_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_508402_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_10780_800#
Cell chipalooza_testchip1 (0) disconnected node: m4_330094_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_402022_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_9436#
Cell chipalooza_testchip1 (0) disconnected node: m2_363016_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_362038#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_273576#
Cell chipalooza_testchip1 (0) disconnected node: m5_166394_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_334648_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_509966#
Cell chipalooza_testchip1 (0) disconnected node: m2_306280_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_267274_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_355924_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_78154_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_82882_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_288550_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_6052_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_49786_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_60424_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_182170_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_22438#
Cell chipalooza_testchip1 (0) disconnected node: m2_99430_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_292674#
Cell chipalooza_testchip1 (0) disconnected node: m2_110068_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_270820_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_8254#
Cell chipalooza_testchip1 (0) disconnected node: m2_27328_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_81700_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_48604_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_102976_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_16528#
Cell chipalooza_testchip1 (0) disconnected node: m2_327556_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_408460#
Cell chipalooza_testchip1 (0) disconnected node: m2_377200_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_119524_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_221176_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_348832_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_32056_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_242452_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_75790_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_53332_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_498486#
Cell chipalooza_testchip1 (0) disconnected node: m2_24964_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_416206_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_124252_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_561592_800#
Cell chipalooza_testchip1 (0) disconnected node: m5_218094_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_331102_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_10618#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_93554#
Cell chipalooza_testchip1 (0) disconnected node: m2_214084_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_379118#
Cell chipalooza_testchip1 (0) disconnected node: m2_3688_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_302734_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_175078_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_325094_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_263728_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_235360_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_74608_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_196354_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_46240_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_206992_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_2506_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_167986_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_17872_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_409114_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_117160_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_123212#
Cell chipalooza_testchip1 (0) disconnected node: m2_582868_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_319794_703100#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_317998#
Cell chipalooza_testchip1 (0) disconnected node: m2_97066_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_324010_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_68698_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_11800#
Cell chipalooza_testchip1 (0) disconnected node: m2_285004_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_176694_703100#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_78808#
Cell chipalooza_testchip1 (0) disconnected node: m2_50968_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_256636_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_89974_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_422340#
Cell chipalooza_testchip1 (0) disconnected node: m2_150256_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_67516_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_189262_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_277912_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_121888_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_171532_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_380300#
Cell chipalooza_testchip1 (0) disconnected node: m5_330094_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_575776_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_120706_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_15346#
Cell chipalooza_testchip1 (0) disconnected node: m2_228268_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_72244_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_490672_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_316918_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_39148_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_210538_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_43876_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_249544_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_93520_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_143164_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_21418_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_231814_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_225894_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_114796_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_192808_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_164440_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_2344#
Cell chipalooza_testchip1 (0) disconnected node: m2_568684_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_113614_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_550954_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_800_250834#
Cell chipalooza_testchip1 (0) disconnected node: m2_65152_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_483580_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_309826_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_584320_48896#
Cell chipalooza_testchip1 (0) disconnected node: m2_203446_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_36784_800#
Cell chipalooza_testchip1 (0) disconnected node: m3_228394_703100#
Cell chipalooza_testchip1 (0) disconnected node: m2_14326_800#
Cell chipalooza_testchip1 (0) disconnected node: m2_136072_800#
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[26]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[25]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[24]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[22]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[21]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[20]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[19]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[18]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[16]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[15]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[14]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[11]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[10]
Cell chipalooza_testchip1 (1) disconnected node: io_oeb[9]
Cell chipalooza_testchip1 (1) disconnected node: io_out[26]
Cell chipalooza_testchip1 (1) disconnected node: io_out[25]
Cell chipalooza_testchip1 (1) disconnected node: io_out[24]
Cell chipalooza_testchip1 (1) disconnected node: io_out[22]
Cell chipalooza_testchip1 (1) disconnected node: io_out[21]
Cell chipalooza_testchip1 (1) disconnected node: io_out[20]
Cell chipalooza_testchip1 (1) disconnected node: io_out[19]
Cell chipalooza_testchip1 (1) disconnected node: io_out[18]
Cell chipalooza_testchip1 (1) disconnected node: io_out[16]
Cell chipalooza_testchip1 (1) disconnected node: io_out[15]
Cell chipalooza_testchip1 (1) disconnected node: io_out[14]
Cell chipalooza_testchip1 (1) disconnected node: io_out[11]
Cell chipalooza_testchip1 (1) disconnected node: io_out[10]
Cell chipalooza_testchip1 (1) disconnected node: io_out[9]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[17]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[16]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[15]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[14]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[13]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[12]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[11]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[10]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[9]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[8]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[6]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[5]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[1]
Cell chipalooza_testchip1 (1) disconnected node: gpio_noesd[0]
Cell chipalooza_testchip1 (1) disconnected node: gpio_analog[7]
Cell chipalooza_testchip1 (1) disconnected node: gpio_analog[4]
Cell chipalooza_testchip1 (1) disconnected node: gpio_analog[3]
Cell chipalooza_testchip1 (1) disconnected node: gpio_analog[2]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[127]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[126]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[120]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[119]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[117]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[76]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[74]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[72]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[70]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[68]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[66]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[64]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[63]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[61]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[59]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[57]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[55]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[53]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[51]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[24]
Cell chipalooza_testchip1 (1) disconnected node: la_data_out[0]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[127]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[126]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[125]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[124]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[123]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[122]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[121]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[118]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[116]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[115]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[114]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[113]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[112]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[111]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[110]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[109]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[108]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[107]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[106]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[105]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[104]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[103]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[102]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[101]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[100]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[99]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[98]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[97]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[96]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[95]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[94]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[93]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[92]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[91]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[90]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[89]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[88]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[87]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[86]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[85]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[84]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[83]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[82]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[81]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[80]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[79]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[78]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[77]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[76]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[75]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[74]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[73]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[72]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[71]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[70]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[69]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[68]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[67]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[66]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[65]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[64]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[63]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[62]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[61]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[60]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[59]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[58]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[57]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[56]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[55]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[54]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[53]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[52]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[51]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[50]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[49]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[48]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[47]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[46]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[45]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[44]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[43]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[42]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[41]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[40]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[39]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[38]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[37]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[36]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[35]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[34]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[33]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[32]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[31]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[30]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[29]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[28]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[27]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[26]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[25]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[24]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[23]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[22]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[21]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[20]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[19]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[18]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[17]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[16]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[15]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[14]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[13]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[12]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[11]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[10]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[9]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[8]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[7]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[6]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[5]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[4]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[3]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[2]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[1]
Cell chipalooza_testchip1 (1) disconnected node: la_data_in[0]
Subcircuit summary:
Circuit 1: chipalooza_testchip1            |Circuit 2: chipalooza_testchip1            
-------------------------------------------|-------------------------------------------
sky130_be_ip__lsxo (1)                     |sky130_be_ip__lsxo (1)                     
bias_nstack (440)                          |bias_nstack (440)                          
sky130_fd_pr__res_high_po_0p35 (2)         |sky130_fd_pr__res_high_po_0p35 (2)         
bias_pstack (440)                          |bias_pstack (440)                          
power_stage (14)                           |power_stage (14)                           
sky130_ajc_ip__overvoltage (1)             |sky130_ajc_ip__overvoltage (1)             
sky130_ajc_ip__brownout (1)                |sky130_ajc_ip__brownout (1)                
sky130_td_ip__opamp_hp (1)                 |sky130_td_ip__opamp_hp (1)                 
analog_mux_sel1v8 (6)                      |analog_mux_sel1v8 (6)                      
sky130_ht_ip__hsxo_cpz1 (1)                |sky130_ht_ip__hsxo_cpz1 (1)                
isolated_switch_ena1v8 (5)                 |isolated_switch_ena1v8 (5)                 
sky130_vbl_ip__overvoltage (1)             |sky130_vbl_ip__overvoltage (1)             
lvl_shift_invert (1)                       |lvl_shift_invert (1)                       
sky130_od_ip__tempsensor_ext_vp (1)        |sky130_od_ip__tempsensor_ext_vp (1)        
sky130_cw_ip__bandgap (1)                  |sky130_cw_ip__bandgap (1)                  
sky130_ajc_ip__por (1)                     |sky130_ajc_ip__por (1)                     
sky130_ak_ip__comparator (1)               |sky130_ak_ip__comparator (1)               
sky130_rodovalho_ip__lpopamp (1)           |lpopamp (1)                                
sky130_fd_pr__res_generic_m3 (13)          |sky130_fd_pr__res_generic_m3 (13)          
Number of devices: 932                     |Number of devices: 932                     
Number of nets: 1089                       |Number of nets: 1089                       
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 35 symmetries.

Subcircuit pins:
Circuit 1: chipalooza_testchip1            |Circuit 2: chipalooza_testchip1            
-------------------------------------------|-------------------------------------------
vssa2                                      |vssa2                                      
vssd2                                      |vssd2                                      
vccd2                                      |vccd2                                      
vdda1                                      |vdda1                                      
la_data_out[83]                            |la_data_out[83]                            
la_data_out[125]                           |la_data_out[125]                           
la_data_out[81]                            |la_data_out[81]                            
la_data_out[82]                            |la_data_out[82]                            
la_data_out[80]                            |la_data_out[80]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[45]                            |la_data_out[45]                            
vdda2                                      |vdda2                                      
la_data_out[46]                            |la_data_out[46]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[79]                            |la_data_out[79]                            
vssd1                                      |vssd1                                      
vssa1                                      |vssa1                                      
gpio_analog[17]                            |gpio_analog[17]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[60]                            |la_data_out[60]                            
la_data_out[56]                            |la_data_out[56]                            
la_data_out[54]                            |la_data_out[54]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[50]                            |la_data_out[50]                            
la_data_out[67]                            |la_data_out[67]                            
la_data_out[71]                            |la_data_out[71]                            
la_data_out[65]                            |la_data_out[65]                            
la_data_out[69]                            |la_data_out[69]                            
la_data_out[73]                            |la_data_out[73]                            
la_data_out[75]                            |la_data_out[75]                            
la_data_out[77]                            |la_data_out[77]                            
gpio_analog[13]                            |gpio_analog[13]                            
io_out[0]                                  |io_out[0]                                  
io_out[1]                                  |io_out[1]                                  
la_data_out[112]                           |la_data_out[112]                           
la_data_out[113]                           |la_data_out[113]                           
la_data_out[111]                           |la_data_out[111]                           
la_data_out[107]                           |la_data_out[107]                           
la_data_out[106]                           |la_data_out[106]                           
la_data_out[108]                           |la_data_out[108]                           
la_data_out[109]                           |la_data_out[109]                           
la_data_out[115]                           |la_data_out[115]                           
la_data_out[114]                           |la_data_out[114]                           
la_data_in[117]                            |la_data_in[117]                            
io_out[5]                                  |io_out[5]                                  
la_data_out[116]                           |la_data_out[116]                           
la_data_out[110]                           |la_data_out[110]                           
io_out[6]                                  |io_out[6]                                  
la_data_out[105]                           |la_data_out[105]                           
la_data_out[104]                           |la_data_out[104]                           
la_data_out[103]                           |la_data_out[103]                           
la_data_out[102]                           |la_data_out[102]                           
la_data_out[100]                           |la_data_out[100]                           
la_data_out[101]                           |la_data_out[101]                           
io_out[8]                                  |io_out[8]                                  
io_out[7]                                  |io_out[7]                                  
io_out[3]                                  |io_out[3]                                  
io_out[2]                                  |io_out[2]                                  
la_data_out[96]                            |la_data_out[96]                            
la_data_out[97]                            |la_data_out[97]                            
la_data_out[98]                            |la_data_out[98]                            
la_data_out[94]                            |la_data_out[94]                            
io_out[4]                                  |io_out[4]                                  
la_data_out[93]                            |la_data_out[93]                            
la_data_out[92]                            |la_data_out[92]                            
la_data_in[120]                            |la_data_in[120]                            
la_data_in[119]                            |la_data_in[119]                            
la_data_out[99]                            |la_data_out[99]                            
la_data_out[95]                            |la_data_out[95]                            
io_out[17]                                 |io_out[17]                                 
la_data_out[28]                            |la_data_out[28]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[30]                            |la_data_out[30]                            
la_data_out[25]                            |la_data_out[25]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[86]                            |la_data_out[86]                            
la_data_out[85]                            |la_data_out[85]                            
io_out[12]                                 |io_out[12]                                 
gpio_noesd[3]                              |gpio_noesd[3]                              
gpio_noesd[4]                              |gpio_noesd[4]                              
gpio_analog[15]                            |gpio_analog[15]                            
gpio_analog[14]                            |gpio_analog[14]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[20]                            |la_data_out[20]                            
io_out[23]                                 |io_out[23]                                 
gpio_noesd[7]                              |gpio_noesd[7]                              
la_data_out[37]                            |la_data_out[37]                            
la_data_out[91]                            |la_data_out[91]                            
la_data_out[87]                            |la_data_out[87]                            
la_data_out[88]                            |la_data_out[88]                            
io_out[13]                                 |io_out[13]                                 
la_data_out[89]                            |la_data_out[89]                            
la_data_out[90]                            |la_data_out[90]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[17]                            |la_data_out[17]                            
gpio_analog[10]                            |gpio_analog[10]                            
la_data_out[35]                            |la_data_out[35]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[36]                            |la_data_out[36]                            
gpio_analog[11]                            |gpio_analog[11]                            
gpio_analog[12]                            |gpio_analog[12]                            
gpio_analog[9]                             |gpio_analog[9]                             
analog_mux_sel1v8_1/out                    |gpio_analog[8] **Mismatch**                
la_data_out[123]                           |la_data_out[123]                           
gpio_analog[5]                             |gpio_analog[5]                             
la_data_out[122]                           |la_data_out[122]                           
gpio_noesd[2]                              |gpio_noesd[2]                              
la_data_out[121]                           |la_data_out[121]                           
gpio_analog[1]                             |gpio_analog[1]                             
la_data_out[124]                           |la_data_out[124]                           
la_data_out[118]                           |la_data_out[118]                           
gpio_analog[6]                             |gpio_analog[6]                             
gpio_analog[0]                             |gpio_analog[0]                             
la_data_out[18]                            |la_data_out[18]                            
gpio_analog[16]                            |gpio_analog[16]                            
io_oeb[0]                                  |io_oeb[0]                                  
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[23]                                 |io_oeb[23]                                 
la_data_out[9]                             |la_data_out[9]                             
la_data_out[8]                             |la_data_out[8]                             
la_data_out[10]                            |la_data_out[10]                            
la_data_out[7]                             |la_data_out[7]                             
la_data_out[11]                            |la_data_out[11]                            
la_data_out[6]                             |la_data_out[6]                             
la_data_out[12]                            |la_data_out[12]                            
la_data_out[5]                             |la_data_out[5]                             
la_data_out[13]                            |la_data_out[13]                            
la_data_out[4]                             |la_data_out[4]                             
la_data_out[14]                            |la_data_out[14]                            
la_data_out[3]                             |la_data_out[3]                             
la_data_out[15]                            |la_data_out[15]                            
la_data_out[2]                             |la_data_out[2]                             
la_data_out[16]                            |la_data_out[16]                            
la_data_out[1]                             |la_data_out[1]                             
sky130_be_ip__lsxo_0/avss_ip               |(no matching pin)                          
sky130_be_ip__lsxo_0/dvss_ip               |(no matching pin)                          
sky130_ajc_ip__brownout_0/brown            |(no matching pin)                          
sky130_ajc_ip__brownout_0/brown            |(no matching pin)                          
sky130_ht_ip__hsxo_cpz1_0/power            |(no matching pin)                          
sky130_ht_ip__hsxo_cpz1_0/power            |(no matching pin)                          
sky130_ajc_ip__por_0/por_ana_0/            |(no matching pin)                          
sky130_ajc_ip__por_0/por_ana_0/            |(no matching pin)                          
vccd1                                      |vccd1                                      
la_data_out[49]                            |la_data_out[49]                            
la_data_out[38]                            |la_data_out[38]                            
la_data_out[40]                            |la_data_out[40]                            
la_data_out[78]                            |la_data_out[78]                            
la_data_out[84]                            |la_data_out[84]                            
io_analog[10]                              |io_analog[10]                              
io_analog[9]                               |io_analog[9]                               
io_analog[8]                               |io_analog[8]                               
io_analog[7]                               |io_analog[7]                               
io_analog[6]                               |io_analog[6]                               
io_analog[5]                               |io_analog[5]                               
io_analog[4]                               |io_analog[4]                               
io_analog[3]                               |io_analog[3]                               
io_analog[2]                               |io_analog[2]                               
io_analog[1]                               |io_analog[1]                               
io_analog[0]                               |io_analog[0]                               
gpio_analog[2]                             |gpio_analog[2]                             
gpio_analog[3]                             |gpio_analog[3]                             
gpio_analog[4]                             |gpio_analog[4]                             
gpio_analog[7]                             |gpio_analog[7]                             
gpio_noesd[0]                              |gpio_noesd[0]                              
gpio_noesd[10]                             |gpio_noesd[10]                             
gpio_noesd[11]                             |gpio_noesd[11]                             
gpio_noesd[12]                             |gpio_noesd[12]                             
gpio_noesd[13]                             |gpio_noesd[13]                             
gpio_noesd[14]                             |gpio_noesd[14]                             
gpio_noesd[15]                             |gpio_noesd[15]                             
gpio_noesd[16]                             |gpio_noesd[16]                             
gpio_noesd[17]                             |gpio_noesd[17]                             
gpio_noesd[1]                              |gpio_noesd[1]                              
gpio_noesd[5]                              |gpio_noesd[5]                              
gpio_noesd[6]                              |gpio_noesd[6]                              
gpio_noesd[8]                              |gpio_noesd[8]                              
gpio_noesd[9]                              |gpio_noesd[9]                              
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[9]                                  |io_oeb[9]                                  
io_out[10]                                 |io_out[10]                                 
io_out[11]                                 |io_out[11]                                 
io_out[14]                                 |io_out[14]                                 
io_out[15]                                 |io_out[15]                                 
io_out[16]                                 |io_out[16]                                 
io_out[18]                                 |io_out[18]                                 
io_out[19]                                 |io_out[19]                                 
io_out[20]                                 |io_out[20]                                 
io_out[21]                                 |io_out[21]                                 
io_out[22]                                 |io_out[22]                                 
io_out[24]                                 |io_out[24]                                 
io_out[25]                                 |io_out[25]                                 
io_out[26]                                 |io_out[26]                                 
io_out[9]                                  |io_out[9]                                  
la_data_in[0]                              |la_data_in[0]                              
la_data_in[100]                            |la_data_in[100]                            
la_data_in[101]                            |la_data_in[101]                            
la_data_in[102]                            |la_data_in[102]                            
la_data_in[103]                            |la_data_in[103]                            
la_data_in[104]                            |la_data_in[104]                            
la_data_in[105]                            |la_data_in[105]                            
la_data_in[106]                            |la_data_in[106]                            
la_data_in[107]                            |la_data_in[107]                            
la_data_in[108]                            |la_data_in[108]                            
la_data_in[109]                            |la_data_in[109]                            
la_data_in[10]                             |la_data_in[10]                             
la_data_in[110]                            |la_data_in[110]                            
la_data_in[111]                            |la_data_in[111]                            
la_data_in[112]                            |la_data_in[112]                            
la_data_in[113]                            |la_data_in[113]                            
la_data_in[114]                            |la_data_in[114]                            
la_data_in[115]                            |la_data_in[115]                            
la_data_in[116]                            |la_data_in[116]                            
la_data_in[118]                            |la_data_in[118]                            
la_data_in[11]                             |la_data_in[11]                             
la_data_in[121]                            |la_data_in[121]                            
la_data_in[122]                            |la_data_in[122]                            
la_data_in[123]                            |la_data_in[123]                            
la_data_in[124]                            |la_data_in[124]                            
la_data_in[125]                            |la_data_in[125]                            
la_data_in[126]                            |la_data_in[126]                            
la_data_in[127]                            |la_data_in[127]                            
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[64]                             |la_data_in[64]                             
la_data_in[65]                             |la_data_in[65]                             
la_data_in[66]                             |la_data_in[66]                             
la_data_in[67]                             |la_data_in[67]                             
la_data_in[68]                             |la_data_in[68]                             
la_data_in[69]                             |la_data_in[69]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[70]                             |la_data_in[70]                             
la_data_in[71]                             |la_data_in[71]                             
la_data_in[72]                             |la_data_in[72]                             
la_data_in[73]                             |la_data_in[73]                             
la_data_in[74]                             |la_data_in[74]                             
la_data_in[75]                             |la_data_in[75]                             
la_data_in[76]                             |la_data_in[76]                             
la_data_in[77]                             |la_data_in[77]                             
la_data_in[78]                             |la_data_in[78]                             
la_data_in[79]                             |la_data_in[79]                             
la_data_in[7]                              |la_data_in[7]                              
la_data_in[80]                             |la_data_in[80]                             
la_data_in[81]                             |la_data_in[81]                             
la_data_in[82]                             |la_data_in[82]                             
la_data_in[83]                             |la_data_in[83]                             
la_data_in[84]                             |la_data_in[84]                             
la_data_in[85]                             |la_data_in[85]                             
la_data_in[86]                             |la_data_in[86]                             
la_data_in[87]                             |la_data_in[87]                             
la_data_in[88]                             |la_data_in[88]                             
la_data_in[89]                             |la_data_in[89]                             
la_data_in[8]                              |la_data_in[8]                              
la_data_in[90]                             |la_data_in[90]                             
la_data_in[91]                             |la_data_in[91]                             
la_data_in[92]                             |la_data_in[92]                             
la_data_in[93]                             |la_data_in[93]                             
la_data_in[94]                             |la_data_in[94]                             
la_data_in[95]                             |la_data_in[95]                             
la_data_in[96]                             |la_data_in[96]                             
la_data_in[97]                             |la_data_in[97]                             
la_data_in[98]                             |la_data_in[98]                             
la_data_in[99]                             |la_data_in[99]                             
la_data_in[9]                              |la_data_in[9]                              
la_data_out[0]                             |la_data_out[0]                             
la_data_out[117]                           |la_data_out[117]                           
la_data_out[119]                           |la_data_out[119]                           
la_data_out[120]                           |la_data_out[120]                           
la_data_out[126]                           |la_data_out[126]                           
la_data_out[127]                           |la_data_out[127]                           
la_data_out[24]                            |la_data_out[24]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[55]                            |la_data_out[55]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[64]                            |la_data_out[64]                            
la_data_out[66]                            |la_data_out[66]                            
la_data_out[68]                            |la_data_out[68]                            
la_data_out[70]                            |la_data_out[70]                            
la_data_out[72]                            |la_data_out[72]                            
la_data_out[74]                            |la_data_out[74]                            
la_data_out[76]                            |la_data_out[76]                            
gpio_analog[8]                             |(no matching pin)                          
m2_224722_800#                             |(no matching pin)                          
m2_185716_800#                             |(no matching pin)                          
m2_35602_800#                              |(no matching pin)                          
m3_800_35586#                              |(no matching pin)                          
m2_128980_800#                             |(no matching pin)                          
m2_522586_800#                             |(no matching pin)                          
m2_572230_800#                             |(no matching pin)                          
m2_106522_800#                             |(no matching pin)                          
m2_543862_800#                             |(no matching pin)                          
m2_86428_800#                              |(no matching pin)                          
m3_584320_272394#                          |(no matching pin)                          
m2_58060_800#                              |(no matching pin)                          
m3_800_508784#                             |(no matching pin)                          
m2_29692_800#                              |(no matching pin)                          
m2_40330_800#                              |(no matching pin)                          
m2_157348_800#                             |(no matching pin)                          
m2_11962_800#                              |(no matching pin)                          
m2_217630_800#                             |(no matching pin)                          
sky130_ht_ip__hsxo_cpz1_0/power_gating_0/S |(no matching pin)                          
m2_111250_800#                             |(no matching pin)                          
m2_178624_800#                             |(no matching pin)                          
m2_28510_800#                              |(no matching pin)                          
m3_800_466744#                             |(no matching pin)                          
m3_584320_21256#                           |(no matching pin)                          
m3_584320_7072#                            |(no matching pin)                          
m2_91156_800#                              |(no matching pin)                          
m2_199900_800#                             |(no matching pin)                          
m2_515494_800#                             |(no matching pin)                          
m2_476488_800#                             |(no matching pin)                          
m2_62788_800#                              |(no matching pin)                          
m4_319794_703100#                          |(no matching pin)                          
m2_536770_800#                             |(no matching pin)                          
m2_79336_800#                              |(no matching pin)                          
m2_430390_800#                             |(no matching pin)                          
m2_497764_800#                             |(no matching pin)                          
m2_7234_800#                               |(no matching pin)                          
m2_391384_800#                             |(no matching pin)                          
m2_61606_800#                              |(no matching pin)                          
m4_176694_703100#                          |(no matching pin)                          
m2_238906_800#                             |(no matching pin)                          
m3_800_249652#                             |(no matching pin)                          
m2_132526_800#                             |(no matching pin)                          
m3_800_5890#                               |(no matching pin)                          
m2_565138_800#                             |(no matching pin)                          
sky130_ajc_ip__brownout_0/brownout_ana_0/c |(no matching pin)                          
m2_84064_800#                              |(no matching pin)                          
m2_153802_800#                             |(no matching pin)                          
m2_469396_800#                             |(no matching pin)                          
m2_480034_800#                             |(no matching pin)                          
m2_55696_800#                              |(no matching pin)                          
m3_584320_587908#                          |(no matching pin)                          
m2_33238_800#                              |(no matching pin)                          
m2_451666_800#                             |(no matching pin)                          
m2_76972_800#                              |(no matching pin)                          
m2_384292_800#                             |(no matching pin)                          
m2_4870_800#                               |(no matching pin)                          
m2_54514_800#                              |(no matching pin)                          
m3_584320_92372#                           |(no matching pin)                          
m2_472942_800#                             |(no matching pin)                          
m3_327594_703100#                          |(no matching pin)                          
m2_104158_800#                             |(no matching pin)                          
m3_584320_452882#                          |(no matching pin)                          
m2_125434_800#                             |(no matching pin)                          
m2_558046_800#                             |(no matching pin)                          
m2_146710_800#                             |(no matching pin)                          
m2_529678_800#                             |(no matching pin)                          
m2_540316_800#                             |(no matching pin)                          
m2_579322_800#                             |(no matching pin)                          
m3_584320_12982#                           |(no matching pin)                          
m2_423298_800#                             |(no matching pin)                          
m2_511948_800#                             |(no matching pin)                          
m3_800_122030#                             |(no matching pin)                          
m2_26146_800#                              |(no matching pin)                          
m2_444574_800#                             |(no matching pin)                          
m2_30874_800#                              |(no matching pin)                          
m2_69880_800#                              |(no matching pin)                          
m3_800_335896#                             |(no matching pin)                          
m2_47422_800#                              |(no matching pin)                          
m2_465850_800#                             |(no matching pin)                          
m2_101794_800#                             |(no matching pin)                          
m4_228394_703100#                          |(no matching pin)                          
m2_584050_800#                             |(no matching pin)                          
sky130_ajc_ip__por_0/por_ana_0/comparator_ |(no matching pin)                          
m2_118342_800#                             |(no matching pin)                          
m3_800_293856#                             |(no matching pin)                          
m2_100612_800#                             |(no matching pin)                          
m2_98248_800#                              |(no matching pin)                          
m2_533224_800#                             |(no matching pin)                          
m2_494218_800#                             |(no matching pin)                          
m2_80518_800#                              |(no matching pin)                          
m2_52150_800#                              |(no matching pin)                          
m2_504856_800#                             |(no matching pin)                          
m2_554500_800#                             |(no matching pin)                          
m2_19054_800#                              |(no matching pin)                          
m2_437482_800#                             |(no matching pin)                          
m2_23782_800#                              |(no matching pin)                          
m3_584320_409642#                          |(no matching pin)                          
m2_398476_800#                             |(no matching pin)                          
m3_800_14164#                              |(no matching pin)                          
m2_123070_800#                             |(no matching pin)                          
m2_292096_800#                             |(no matching pin)                          
m2_380746_800#                             |(no matching pin)                          
m2_22600_800#                              |(no matching pin)                          
m2_139618_800#                             |(no matching pin)                          
m2_526132_800#                             |(no matching pin)                          
m2_95884_800#                              |(no matching pin)                          
m2_487126_800#                             |(no matching pin)                          
m2_73426_800#                              |(no matching pin)                          
m2_1324_800#                               |(no matching pin)                          
m5_319794_703100#                          |(no matching pin)                          
m2_458758_800#                             |(no matching pin)                          
m3_584320_497304#                          |(no matching pin)                          
m2_16690_800#                              |(no matching pin)                          
m2_94702_800#                              |(no matching pin)                          
m4_166394_703100#                          |(no matching pin)                          
m2_352378_800#                             |(no matching pin)                          
m2_412660_800#                             |(no matching pin)                          
m2_581686_800#                             |(no matching pin)                          
m2_373654_800#                             |(no matching pin)                          
m2_115978_800#                             |(no matching pin)                          
m5_176694_703100#                          |(no matching pin)                          
m2_394930_800#                             |(no matching pin)                          
m3_171694_703100#                          |(no matching pin)                          
m2_580504_800#                             |(no matching pin)                          
m2_45058_800#                              |(no matching pin)                          
m2_547408_800#                             |(no matching pin)                          
m2_519040_800#                             |(no matching pin)                          
m2_88792_800#                              |(no matching pin)                          
m2_441028_800#                             |(no matching pin)                          
m2_66334_800#                              |(no matching pin)                          
m2_501310_800#                             |(no matching pin)                          
m2_462304_800#                             |(no matching pin)                          
m2_37966_800#                              |(no matching pin)                          
m2_87610_800#                              |(no matching pin)                          
m2_345286_800#                             |(no matching pin)                          
m2_15508_800#                              |(no matching pin)                          
m2_433936_800#                             |(no matching pin)                          
sky130_ajc_ip__por_0/por_ana_0/comparator_ |(no matching pin)                          
m2_366562_800#                             |(no matching pin)                          
m2_108886_800#                             |(no matching pin)                          
m3_800_423522#                             |(no matching pin)                          
m3_584320_316816#                          |(no matching pin)                          
m2_260182_800#                             |(no matching pin)                          
m3_174194_703100#                          |(no matching pin)                          
m2_71062_800#                              |(no matching pin)                          
m2_107704_800#                             |(no matching pin)                          
m2_42694_800#                              |(no matching pin)                          
m3_800_465562#                             |(no matching pin)                          
m2_20236_800#                              |(no matching pin)                          
m2_59242_800#                              |(no matching pin)                          
m2_63970_800#                              |(no matching pin)                          
m2_405568_800#                             |(no matching pin)                          
m3_584320_363220#                          |(no matching pin)                          
m3_584320_454064#                          |(no matching pin)                          
m3_800_4708#                               |(no matching pin)                          
m2_455212_800#                             |(no matching pin)                          
m2_41512_800#                              |(no matching pin)                          
sky130_ajc_ip__brownout_0/brownout_ana_0/c |(no matching pin)                          
m3_800_79990#                              |(no matching pin)                          
m2_338194_800#                             |(no matching pin)                          
m2_426844_800#                             |(no matching pin)                          
m4_218094_703100#                          |(no matching pin)                          
m2_299188_800#                             |(no matching pin)                          
m2_320464_800#                             |(no matching pin)                          
m2_387838_800#                             |(no matching pin)                          
m2_359470_800#                             |(no matching pin)                          
m2_112432_800#                             |(no matching pin)                          
m2_281458_800#                             |(no matching pin)                          
m2_253090_800#                             |(no matching pin)                          
m5_228394_703100#                          |(no matching pin)                          
m2_341740_800#                             |(no matching pin)                          
m2_92338_800#                              |(no matching pin)                          
sky130_be_ip__lsxo_0/dvss_ip               |(no matching pin)                          
m2_9598_800#                               |(no matching pin)                          
m3_223394_703100#                          |(no matching pin)                          
m3_800_337078#                             |(no matching pin)                          
m3_584320_3526#                            |(no matching pin)                          
m2_13144_800#                              |(no matching pin)                          
m2_8416_800#                               |(no matching pin)                          
m2_448120_800#                             |(no matching pin)                          
sky130_be_ip__lsxo_0/avss_ip               |(no matching pin)                          
m2_34420_800#                              |(no matching pin)                          
m2_370108_800#                             |(no matching pin)                          
m3_584320_17710#                           |(no matching pin)                          
m3_584320_586726#                          |(no matching pin)                          
sky130_ht_ip__hsxo_cpz1_0/power_gating_0/E |(no matching pin)                          
m2_419752_800#                             |(no matching pin)                          
m2_313372_800#                             |(no matching pin)                          
m2_105340_800#                             |(no matching pin)                          
m2_274366_800#                             |(no matching pin)                          
m2_85246_800#                              |(no matching pin)                          
m2_245998_800#                             |(no matching pin)                          
m2_295642_800#                             |(no matching pin)                          
m2_56878_800#                              |(no matching pin)                          
m3_584320_47714#                           |(no matching pin)                          
m3_800_36768#                              |(no matching pin)                          
m2_160894_800#                             |(no matching pin)                          
m2_508402_800#                             |(no matching pin)                          
m2_10780_800#                              |(no matching pin)                          
m4_330094_703100#                          |(no matching pin)                          
m2_402022_800#                             |(no matching pin)                          
m3_800_9436#                               |(no matching pin)                          
m2_363016_800#                             |(no matching pin)                          
m3_584320_362038#                          |(no matching pin)                          
m3_584320_273576#                          |(no matching pin)                          
m5_166394_703100#                          |(no matching pin)                          
m2_334648_800#                             |(no matching pin)                          
m3_800_509966#                             |(no matching pin)                          
m2_306280_800#                             |(no matching pin)                          
m2_267274_800#                             |(no matching pin)                          
m2_355924_800#                             |(no matching pin)                          
m2_78154_800#                              |(no matching pin)                          
m2_82882_800#                              |(no matching pin)                          
m2_288550_800#                             |(no matching pin)                          
m2_6052_800#                               |(no matching pin)                          
m2_49786_800#                              |(no matching pin)                          
m2_60424_800#                              |(no matching pin)                          
m2_182170_800#                             |(no matching pin)                          
m3_584320_22438#                           |(no matching pin)                          
m2_99430_800#                              |(no matching pin)                          
m3_800_292674#                             |(no matching pin)                          
m2_110068_800#                             |(no matching pin)                          
m2_270820_800#                             |(no matching pin)                          
m3_584320_8254#                            |(no matching pin)                          
m2_27328_800#                              |(no matching pin)                          
m2_81700_800#                              |(no matching pin)                          
m2_48604_800#                              |(no matching pin)                          
m2_102976_800#                             |(no matching pin)                          
m3_584320_16528#                           |(no matching pin)                          
m2_327556_800#                             |(no matching pin)                          
m3_584320_408460#                          |(no matching pin)                          
m2_377200_800#                             |(no matching pin)                          
m2_119524_800#                             |(no matching pin)                          
m2_221176_800#                             |(no matching pin)                          
m2_348832_800#                             |(no matching pin)                          
m2_32056_800#                              |(no matching pin)                          
m2_242452_800#                             |(no matching pin)                          
m2_75790_800#                              |(no matching pin)                          
m2_53332_800#                              |(no matching pin)                          
m3_584320_498486#                          |(no matching pin)                          
m2_24964_800#                              |(no matching pin)                          
m2_416206_800#                             |(no matching pin)                          
m2_124252_800#                             |(no matching pin)                          
m2_561592_800#                             |(no matching pin)                          
m5_218094_703100#                          |(no matching pin)                          
m2_331102_800#                             |(no matching pin)                          
m3_800_10618#                              |(no matching pin)                          
m3_584320_93554#                           |(no matching pin)                          
m2_214084_800#                             |(no matching pin)                          
m3_800_379118#                             |(no matching pin)                          
m2_3688_800#                               |(no matching pin)                          
m2_302734_800#                             |(no matching pin)                          
m2_175078_800#                             |(no matching pin)                          
m3_325094_703100#                          |(no matching pin)                          
m2_263728_800#                             |(no matching pin)                          
m2_235360_800#                             |(no matching pin)                          
m2_74608_800#                              |(no matching pin)                          
m2_196354_800#                             |(no matching pin)                          
m2_46240_800#                              |(no matching pin)                          
m2_206992_800#                             |(no matching pin)                          
m2_2506_800#                               |(no matching pin)                          
m2_167986_800#                             |(no matching pin)                          
m2_17872_800#                              |(no matching pin)                          
m2_409114_800#                             |(no matching pin)                          
m2_117160_800#                             |(no matching pin)                          
m3_800_123212#                             |(no matching pin)                          
m2_582868_800#                             |(no matching pin)                          
m3_319794_703100#                          |(no matching pin)                          
m3_584320_317998#                          |(no matching pin)                          
m2_97066_800#                              |(no matching pin)                          
m2_324010_800#                             |(no matching pin)                          
m2_68698_800#                              |(no matching pin)                          
m3_584320_11800#                           |(no matching pin)                          
m2_285004_800#                             |(no matching pin)                          
m3_176694_703100#                          |(no matching pin)                          
m3_800_78808#                              |(no matching pin)                          
m2_50968_800#                              |(no matching pin)                          
m2_256636_800#                             |(no matching pin)                          
m2_89974_800#                              |(no matching pin)                          
m3_800_422340#                             |(no matching pin)                          
m2_150256_800#                             |(no matching pin)                          
m2_67516_800#                              |(no matching pin)                          
m2_189262_800#                             |(no matching pin)                          
m2_277912_800#                             |(no matching pin)                          
m2_121888_800#                             |(no matching pin)                          
m2_171532_800#                             |(no matching pin)                          
m3_800_380300#                             |(no matching pin)                          
m5_330094_703100#                          |(no matching pin)                          
m2_575776_800#                             |(no matching pin)                          
m2_120706_800#                             |(no matching pin)                          
m3_800_15346#                              |(no matching pin)                          
m2_228268_800#                             |(no matching pin)                          
m2_72244_800#                              |(no matching pin)                          
m2_490672_800#                             |(no matching pin)                          
m2_316918_800#                             |(no matching pin)                          
m2_39148_800#                              |(no matching pin)                          
m2_210538_800#                             |(no matching pin)                          
m2_43876_800#                              |(no matching pin)                          
m2_249544_800#                             |(no matching pin)                          
m2_93520_800#                              |(no matching pin)                          
m2_143164_800#                             |(no matching pin)                          
m2_21418_800#                              |(no matching pin)                          
m2_231814_800#                             |(no matching pin)                          
m3_225894_703100#                          |(no matching pin)                          
m2_114796_800#                             |(no matching pin)                          
m2_192808_800#                             |(no matching pin)                          
m2_164440_800#                             |(no matching pin)                          
m3_584320_2344#                            |(no matching pin)                          
m2_568684_800#                             |(no matching pin)                          
m2_113614_800#                             |(no matching pin)                          
m2_550954_800#                             |(no matching pin)                          
m3_800_250834#                             |(no matching pin)                          
m2_65152_800#                              |(no matching pin)                          
m2_483580_800#                             |(no matching pin)                          
m2_309826_800#                             |(no matching pin)                          
m3_584320_48896#                           |(no matching pin)                          
m2_203446_800#                             |(no matching pin)                          
m2_36784_800#                              |(no matching pin)                          
m3_228394_703100#                          |(no matching pin)                          
m2_14326_800#                              |(no matching pin)                          
m2_136072_800#                             |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for chipalooza_testchip1 and chipalooza_testchip1 altered to match.
Device classes chipalooza_testchip1 and chipalooza_testchip1 are equivalent.
  Flattening non-matched subcircuits chipalooza_testchip1 chipalooza_testchip1

Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[9]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[10]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[11]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (0) disconnected node: io_out[10]
Cell user_analog_project_wrapper (0) disconnected node: io_out[11]
Cell user_analog_project_wrapper (0) disconnected node: io_out[14]
Cell user_analog_project_wrapper (0) disconnected node: io_out[15]
Cell user_analog_project_wrapper (0) disconnected node: io_out[16]
Cell user_analog_project_wrapper (0) disconnected node: io_out[18]
Cell user_analog_project_wrapper (0) disconnected node: io_out[19]
Cell user_analog_project_wrapper (0) disconnected node: io_out[20]
Cell user_analog_project_wrapper (0) disconnected node: io_out[21]
Cell user_analog_project_wrapper (0) disconnected node: io_out[22]
Cell user_analog_project_wrapper (0) disconnected node: io_out[24]
Cell user_analog_project_wrapper (0) disconnected node: io_out[25]
Cell user_analog_project_wrapper (0) disconnected node: io_out[26]
Cell user_analog_project_wrapper (0) disconnected node: io_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (0) disconnected node: user_clock2
Cell user_analog_project_wrapper (0) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (0) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (0) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (1) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (1) disconnected node: io_out[26]
Cell user_analog_project_wrapper (1) disconnected node: io_out[25]
Cell user_analog_project_wrapper (1) disconnected node: io_out[24]
Cell user_analog_project_wrapper (1) disconnected node: io_out[22]
Cell user_analog_project_wrapper (1) disconnected node: io_out[21]
Cell user_analog_project_wrapper (1) disconnected node: io_out[20]
Cell user_analog_project_wrapper (1) disconnected node: io_out[19]
Cell user_analog_project_wrapper (1) disconnected node: io_out[18]
Cell user_analog_project_wrapper (1) disconnected node: io_out[16]
Cell user_analog_project_wrapper (1) disconnected node: io_out[15]
Cell user_analog_project_wrapper (1) disconnected node: io_out[14]
Cell user_analog_project_wrapper (1) disconnected node: io_out[11]
Cell user_analog_project_wrapper (1) disconnected node: io_out[10]
Cell user_analog_project_wrapper (1) disconnected node: io_out[9]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[11]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[10]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (1) disconnected node: user_clock2
Cell user_analog_project_wrapper (1) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[0]
Subcircuit summary:
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     
-------------------------------------------|-------------------------------------------
sky130_be_ip__lsxo (1)                     |sky130_be_ip__lsxo (1)                     
bias_nstack (440)                          |bias_nstack (440)                          
sky130_fd_pr__res_high_po_0p35 (2)         |sky130_fd_pr__res_high_po_0p35 (2)         
bias_pstack (440)                          |bias_pstack (440)                          
power_stage (14)                           |power_stage (14)                           
sky130_ajc_ip__overvoltage (1)             |sky130_ajc_ip__overvoltage (1)             
sky130_ajc_ip__brownout (1)                |sky130_ajc_ip__brownout (1)                
sky130_td_ip__opamp_hp (1)                 |sky130_td_ip__opamp_hp (1)                 
analog_mux_sel1v8 (6)                      |analog_mux_sel1v8 (6)                      
sky130_ht_ip__hsxo_cpz1 (1)                |sky130_ht_ip__hsxo_cpz1 (1)                
isolated_switch_ena1v8 (5)                 |isolated_switch_ena1v8 (5)                 
sky130_vbl_ip__overvoltage (1)             |sky130_vbl_ip__overvoltage (1)             
lvl_shift_invert (1)                       |lvl_shift_invert (1)                       
sky130_od_ip__tempsensor_ext_vp (1)        |sky130_od_ip__tempsensor_ext_vp (1)        
sky130_cw_ip__bandgap (1)                  |sky130_cw_ip__bandgap (1)                  
sky130_ajc_ip__por (1)                     |sky130_ajc_ip__por (1)                     
sky130_ak_ip__comparator (1)               |sky130_ak_ip__comparator (1)               
sky130_rodovalho_ip__lpopamp (1)           |lpopamp (1)                                
sky130_fd_pr__res_generic_m3 (13)          |sky130_fd_pr__res_generic_m3 (13)          
Number of devices: 932                     |Number of devices: 932                     
Number of nets: 1089                       |Number of nets: 1089                       
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 35 symmetries.

Subcircuit pins:
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     
-------------------------------------------|-------------------------------------------
vssd1                                      |vssd1                                      
vssa1                                      |vssa1                                      
vssd2                                      |vssd2                                      
vssa2                                      |vssa2                                      
vdda1                                      |vdda1                                      
vccd2                                      |vccd2                                      
vccd1                                      |vccd1                                      
la_data_out[83]                            |la_data_out[83]                            
la_data_out[81]                            |la_data_out[81]                            
la_data_out[82]                            |la_data_out[82]                            
la_data_out[80]                            |la_data_out[80]                            
la_data_out[79]                            |la_data_out[79]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[46]                            |la_data_out[46]                            
vdda2                                      |vdda2                                      
la_data_out[45]                            |la_data_out[45]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[125]                           |la_data_out[125]                           
io_analog[10]                              |io_analog[10]                              
io_analog[9]                               |io_analog[9]                               
io_analog[8]                               |io_analog[8]                               
io_analog[7]                               |io_analog[7]                               
io_analog[6]                               |io_analog[6]                               
io_analog[5]                               |io_analog[5]                               
io_analog[4]                               |io_analog[4]                               
io_analog[3]                               |io_analog[3]                               
io_analog[2]                               |io_analog[2]                               
io_analog[1]                               |io_analog[1]                               
io_analog[0]                               |io_analog[0]                               
la_data_out[84]                            |la_data_out[84]                            
la_data_out[78]                            |la_data_out[78]                            
la_data_out[49]                            |la_data_out[49]                            
la_data_out[40]                            |la_data_out[40]                            
la_data_out[38]                            |la_data_out[38]                            
io_oeb[23]                                 |io_oeb[23]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[0]                                  |io_oeb[0]                                  
io_out[23]                                 |io_out[23]                                 
io_out[17]                                 |io_out[17]                                 
io_out[13]                                 |io_out[13]                                 
io_out[12]                                 |io_out[12]                                 
io_out[8]                                  |io_out[8]                                  
io_out[7]                                  |io_out[7]                                  
io_out[6]                                  |io_out[6]                                  
io_out[5]                                  |io_out[5]                                  
io_out[4]                                  |io_out[4]                                  
io_out[3]                                  |io_out[3]                                  
io_out[2]                                  |io_out[2]                                  
io_out[1]                                  |io_out[1]                                  
io_out[0]                                  |io_out[0]                                  
gpio_noesd[7]                              |gpio_noesd[7]                              
gpio_noesd[4]                              |gpio_noesd[4]                              
gpio_noesd[3]                              |gpio_noesd[3]                              
gpio_noesd[2]                              |gpio_noesd[2]                              
gpio_analog[17]                            |gpio_analog[17]                            
gpio_analog[16]                            |gpio_analog[16]                            
gpio_analog[15]                            |gpio_analog[15]                            
gpio_analog[14]                            |gpio_analog[14]                            
gpio_analog[13]                            |gpio_analog[13]                            
gpio_analog[10]                            |gpio_analog[10]                            
gpio_analog[9]                             |gpio_analog[9]                             
gpio_analog[8]                             |gpio_analog[8]                             
gpio_analog[12]                            |gpio_analog[12]                            
gpio_analog[11]                            |gpio_analog[11]                            
gpio_analog[5]                             |gpio_analog[5]                             
gpio_analog[1]                             |gpio_analog[1]                             
gpio_analog[6]                             |gpio_analog[6]                             
gpio_analog[0]                             |gpio_analog[0]                             
la_data_out[123]                           |la_data_out[123]                           
la_data_out[122]                           |la_data_out[122]                           
la_data_out[121]                           |la_data_out[121]                           
la_data_out[124]                           |la_data_out[124]                           
la_data_out[118]                           |la_data_out[118]                           
la_data_out[116]                           |la_data_out[116]                           
la_data_out[115]                           |la_data_out[115]                           
la_data_out[114]                           |la_data_out[114]                           
la_data_out[113]                           |la_data_out[113]                           
la_data_out[112]                           |la_data_out[112]                           
la_data_out[111]                           |la_data_out[111]                           
la_data_out[110]                           |la_data_out[110]                           
la_data_out[109]                           |la_data_out[109]                           
la_data_out[108]                           |la_data_out[108]                           
la_data_out[107]                           |la_data_out[107]                           
la_data_out[106]                           |la_data_out[106]                           
la_data_out[105]                           |la_data_out[105]                           
la_data_out[104]                           |la_data_out[104]                           
la_data_out[103]                           |la_data_out[103]                           
la_data_out[102]                           |la_data_out[102]                           
la_data_out[101]                           |la_data_out[101]                           
la_data_out[100]                           |la_data_out[100]                           
la_data_out[99]                            |la_data_out[99]                            
la_data_out[98]                            |la_data_out[98]                            
la_data_out[97]                            |la_data_out[97]                            
la_data_out[96]                            |la_data_out[96]                            
la_data_out[95]                            |la_data_out[95]                            
la_data_out[94]                            |la_data_out[94]                            
la_data_out[93]                            |la_data_out[93]                            
la_data_out[92]                            |la_data_out[92]                            
la_data_out[91]                            |la_data_out[91]                            
la_data_out[90]                            |la_data_out[90]                            
la_data_out[89]                            |la_data_out[89]                            
la_data_out[88]                            |la_data_out[88]                            
la_data_out[87]                            |la_data_out[87]                            
la_data_out[86]                            |la_data_out[86]                            
la_data_out[85]                            |la_data_out[85]                            
la_data_out[71]                            |la_data_out[71]                            
la_data_out[67]                            |la_data_out[67]                            
la_data_out[77]                            |la_data_out[77]                            
la_data_out[75]                            |la_data_out[75]                            
la_data_out[73]                            |la_data_out[73]                            
la_data_out[69]                            |la_data_out[69]                            
la_data_out[65]                            |la_data_out[65]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[60]                            |la_data_out[60]                            
la_data_out[56]                            |la_data_out[56]                            
la_data_out[54]                            |la_data_out[54]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[50]                            |la_data_out[50]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[37]                            |la_data_out[37]                            
la_data_out[35]                            |la_data_out[35]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[30]                            |la_data_out[30]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[28]                            |la_data_out[28]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[25]                            |la_data_out[25]                            
la_data_out[36]                            |la_data_out[36]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[20]                            |la_data_out[20]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[18]                            |la_data_out[18]                            
la_data_out[17]                            |la_data_out[17]                            
la_data_out[16]                            |la_data_out[16]                            
la_data_out[15]                            |la_data_out[15]                            
la_data_out[14]                            |la_data_out[14]                            
la_data_out[13]                            |la_data_out[13]                            
la_data_out[12]                            |la_data_out[12]                            
la_data_out[11]                            |la_data_out[11]                            
la_data_out[10]                            |la_data_out[10]                            
la_data_out[9]                             |la_data_out[9]                             
la_data_out[8]                             |la_data_out[8]                             
la_data_out[7]                             |la_data_out[7]                             
la_data_out[6]                             |la_data_out[6]                             
la_data_out[5]                             |la_data_out[5]                             
la_data_out[4]                             |la_data_out[4]                             
la_data_out[3]                             |la_data_out[3]                             
la_data_out[2]                             |la_data_out[2]                             
la_data_out[1]                             |la_data_out[1]                             
la_data_in[120]                            |la_data_in[120]                            
la_data_in[119]                            |la_data_in[119]                            
la_data_in[117]                            |la_data_in[117]                            
gpio_analog[2]                             |gpio_analog[2]                             
gpio_analog[3]                             |gpio_analog[3]                             
gpio_analog[4]                             |gpio_analog[4]                             
gpio_analog[7]                             |gpio_analog[7]                             
gpio_noesd[0]                              |gpio_noesd[0]                              
gpio_noesd[10]                             |gpio_noesd[10]                             
gpio_noesd[11]                             |gpio_noesd[11]                             
gpio_noesd[12]                             |gpio_noesd[12]                             
gpio_noesd[13]                             |gpio_noesd[13]                             
gpio_noesd[14]                             |gpio_noesd[14]                             
gpio_noesd[15]                             |gpio_noesd[15]                             
gpio_noesd[16]                             |gpio_noesd[16]                             
gpio_noesd[17]                             |gpio_noesd[17]                             
gpio_noesd[1]                              |gpio_noesd[1]                              
gpio_noesd[5]                              |gpio_noesd[5]                              
gpio_noesd[6]                              |gpio_noesd[6]                              
gpio_noesd[8]                              |gpio_noesd[8]                              
gpio_noesd[9]                              |gpio_noesd[9]                              
io_clamp_high[0]                           |io_clamp_high[0]                           
io_clamp_high[1]                           |io_clamp_high[1]                           
io_clamp_high[2]                           |io_clamp_high[2]                           
io_clamp_low[0]                            |io_clamp_low[0]                            
io_clamp_low[1]                            |io_clamp_low[1]                            
io_clamp_low[2]                            |io_clamp_low[2]                            
io_in[0]                                   |io_in[0]                                   
io_in[10]                                  |io_in[10]                                  
io_in[11]                                  |io_in[11]                                  
io_in[12]                                  |io_in[12]                                  
io_in[13]                                  |io_in[13]                                  
io_in[14]                                  |io_in[14]                                  
io_in[15]                                  |io_in[15]                                  
io_in[16]                                  |io_in[16]                                  
io_in[17]                                  |io_in[17]                                  
io_in[18]                                  |io_in[18]                                  
io_in[19]                                  |io_in[19]                                  
io_in[1]                                   |io_in[1]                                   
io_in[20]                                  |io_in[20]                                  
io_in[21]                                  |io_in[21]                                  
io_in[22]                                  |io_in[22]                                  
io_in[23]                                  |io_in[23]                                  
io_in[24]                                  |io_in[24]                                  
io_in[25]                                  |io_in[25]                                  
io_in[26]                                  |io_in[26]                                  
io_in[2]                                   |io_in[2]                                   
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
io_in[6]                                   |io_in[6]                                   
io_in[7]                                   |io_in[7]                                   
io_in[8]                                   |io_in[8]                                   
io_in[9]                                   |io_in[9]                                   
io_in_3v3[0]                               |io_in_3v3[0]                               
io_in_3v3[10]                              |io_in_3v3[10]                              
io_in_3v3[11]                              |io_in_3v3[11]                              
io_in_3v3[12]                              |io_in_3v3[12]                              
io_in_3v3[13]                              |io_in_3v3[13]                              
io_in_3v3[14]                              |io_in_3v3[14]                              
io_in_3v3[15]                              |io_in_3v3[15]                              
io_in_3v3[16]                              |io_in_3v3[16]                              
io_in_3v3[17]                              |io_in_3v3[17]                              
io_in_3v3[18]                              |io_in_3v3[18]                              
io_in_3v3[19]                              |io_in_3v3[19]                              
io_in_3v3[1]                               |io_in_3v3[1]                               
io_in_3v3[20]                              |io_in_3v3[20]                              
io_in_3v3[21]                              |io_in_3v3[21]                              
io_in_3v3[22]                              |io_in_3v3[22]                              
io_in_3v3[23]                              |io_in_3v3[23]                              
io_in_3v3[24]                              |io_in_3v3[24]                              
io_in_3v3[25]                              |io_in_3v3[25]                              
io_in_3v3[26]                              |io_in_3v3[26]                              
io_in_3v3[2]                               |io_in_3v3[2]                               
io_in_3v3[3]                               |io_in_3v3[3]                               
io_in_3v3[4]                               |io_in_3v3[4]                               
io_in_3v3[5]                               |io_in_3v3[5]                               
io_in_3v3[6]                               |io_in_3v3[6]                               
io_in_3v3[7]                               |io_in_3v3[7]                               
io_in_3v3[8]                               |io_in_3v3[8]                               
io_in_3v3[9]                               |io_in_3v3[9]                               
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[9]                                  |io_oeb[9]                                  
io_out[10]                                 |io_out[10]                                 
io_out[11]                                 |io_out[11]                                 
io_out[14]                                 |io_out[14]                                 
io_out[15]                                 |io_out[15]                                 
io_out[16]                                 |io_out[16]                                 
io_out[18]                                 |io_out[18]                                 
io_out[19]                                 |io_out[19]                                 
io_out[20]                                 |io_out[20]                                 
io_out[21]                                 |io_out[21]                                 
io_out[22]                                 |io_out[22]                                 
io_out[24]                                 |io_out[24]                                 
io_out[25]                                 |io_out[25]                                 
io_out[26]                                 |io_out[26]                                 
io_out[9]                                  |io_out[9]                                  
la_data_in[0]                              |la_data_in[0]                              
la_data_in[100]                            |la_data_in[100]                            
la_data_in[101]                            |la_data_in[101]                            
la_data_in[102]                            |la_data_in[102]                            
la_data_in[103]                            |la_data_in[103]                            
la_data_in[104]                            |la_data_in[104]                            
la_data_in[105]                            |la_data_in[105]                            
la_data_in[106]                            |la_data_in[106]                            
la_data_in[107]                            |la_data_in[107]                            
la_data_in[108]                            |la_data_in[108]                            
la_data_in[109]                            |la_data_in[109]                            
la_data_in[10]                             |la_data_in[10]                             
la_data_in[110]                            |la_data_in[110]                            
la_data_in[111]                            |la_data_in[111]                            
la_data_in[112]                            |la_data_in[112]                            
la_data_in[113]                            |la_data_in[113]                            
la_data_in[114]                            |la_data_in[114]                            
la_data_in[115]                            |la_data_in[115]                            
la_data_in[116]                            |la_data_in[116]                            
la_data_in[118]                            |la_data_in[118]                            
la_data_in[11]                             |la_data_in[11]                             
la_data_in[121]                            |la_data_in[121]                            
la_data_in[122]                            |la_data_in[122]                            
la_data_in[123]                            |la_data_in[123]                            
la_data_in[124]                            |la_data_in[124]                            
la_data_in[125]                            |la_data_in[125]                            
la_data_in[126]                            |la_data_in[126]                            
la_data_in[127]                            |la_data_in[127]                            
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[64]                             |la_data_in[64]                             
la_data_in[65]                             |la_data_in[65]                             
la_data_in[66]                             |la_data_in[66]                             
la_data_in[67]                             |la_data_in[67]                             
la_data_in[68]                             |la_data_in[68]                             
la_data_in[69]                             |la_data_in[69]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[70]                             |la_data_in[70]                             
la_data_in[71]                             |la_data_in[71]                             
la_data_in[72]                             |la_data_in[72]                             
la_data_in[73]                             |la_data_in[73]                             
la_data_in[74]                             |la_data_in[74]                             
la_data_in[75]                             |la_data_in[75]                             
la_data_in[76]                             |la_data_in[76]                             
la_data_in[77]                             |la_data_in[77]                             
la_data_in[78]                             |la_data_in[78]                             
la_data_in[79]                             |la_data_in[79]                             
la_data_in[7]                              |la_data_in[7]                              
la_data_in[80]                             |la_data_in[80]                             
la_data_in[81]                             |la_data_in[81]                             
la_data_in[82]                             |la_data_in[82]                             
la_data_in[83]                             |la_data_in[83]                             
la_data_in[84]                             |la_data_in[84]                             
la_data_in[85]                             |la_data_in[85]                             
la_data_in[86]                             |la_data_in[86]                             
la_data_in[87]                             |la_data_in[87]                             
la_data_in[88]                             |la_data_in[88]                             
la_data_in[89]                             |la_data_in[89]                             
la_data_in[8]                              |la_data_in[8]                              
la_data_in[90]                             |la_data_in[90]                             
la_data_in[91]                             |la_data_in[91]                             
la_data_in[92]                             |la_data_in[92]                             
la_data_in[93]                             |la_data_in[93]                             
la_data_in[94]                             |la_data_in[94]                             
la_data_in[95]                             |la_data_in[95]                             
la_data_in[96]                             |la_data_in[96]                             
la_data_in[97]                             |la_data_in[97]                             
la_data_in[98]                             |la_data_in[98]                             
la_data_in[99]                             |la_data_in[99]                             
la_data_in[9]                              |la_data_in[9]                              
la_data_out[0]                             |la_data_out[0]                             
la_data_out[117]                           |la_data_out[117]                           
la_data_out[119]                           |la_data_out[119]                           
la_data_out[120]                           |la_data_out[120]                           
la_data_out[126]                           |la_data_out[126]                           
la_data_out[127]                           |la_data_out[127]                           
la_data_out[24]                            |la_data_out[24]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[55]                            |la_data_out[55]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[64]                            |la_data_out[64]                            
la_data_out[66]                            |la_data_out[66]                            
la_data_out[68]                            |la_data_out[68]                            
la_data_out[70]                            |la_data_out[70]                            
la_data_out[72]                            |la_data_out[72]                            
la_data_out[74]                            |la_data_out[74]                            
la_data_out[76]                            |la_data_out[76]                            
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[100]                               |la_oenb[100]                               
la_oenb[101]                               |la_oenb[101]                               
la_oenb[102]                               |la_oenb[102]                               
la_oenb[103]                               |la_oenb[103]                               
la_oenb[104]                               |la_oenb[104]                               
la_oenb[105]                               |la_oenb[105]                               
la_oenb[106]                               |la_oenb[106]                               
la_oenb[107]                               |la_oenb[107]                               
la_oenb[108]                               |la_oenb[108]                               
la_oenb[109]                               |la_oenb[109]                               
la_oenb[10]                                |la_oenb[10]                                
la_oenb[110]                               |la_oenb[110]                               
la_oenb[111]                               |la_oenb[111]                               
la_oenb[112]                               |la_oenb[112]                               
la_oenb[113]                               |la_oenb[113]                               
la_oenb[114]                               |la_oenb[114]                               
la_oenb[115]                               |la_oenb[115]                               
la_oenb[116]                               |la_oenb[116]                               
la_oenb[117]                               |la_oenb[117]                               
la_oenb[118]                               |la_oenb[118]                               
la_oenb[119]                               |la_oenb[119]                               
la_oenb[11]                                |la_oenb[11]                                
la_oenb[120]                               |la_oenb[120]                               
la_oenb[121]                               |la_oenb[121]                               
la_oenb[122]                               |la_oenb[122]                               
la_oenb[123]                               |la_oenb[123]                               
la_oenb[124]                               |la_oenb[124]                               
la_oenb[125]                               |la_oenb[125]                               
la_oenb[126]                               |la_oenb[126]                               
la_oenb[127]                               |la_oenb[127]                               
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[64]                                |la_oenb[64]                                
la_oenb[65]                                |la_oenb[65]                                
la_oenb[66]                                |la_oenb[66]                                
la_oenb[67]                                |la_oenb[67]                                
la_oenb[68]                                |la_oenb[68]                                
la_oenb[69]                                |la_oenb[69]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[70]                                |la_oenb[70]                                
la_oenb[71]                                |la_oenb[71]                                
la_oenb[72]                                |la_oenb[72]                                
la_oenb[73]                                |la_oenb[73]                                
la_oenb[74]                                |la_oenb[74]                                
la_oenb[75]                                |la_oenb[75]                                
la_oenb[76]                                |la_oenb[76]                                
la_oenb[77]                                |la_oenb[77]                                
la_oenb[78]                                |la_oenb[78]                                
la_oenb[79]                                |la_oenb[79]                                
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[80]                                |la_oenb[80]                                
la_oenb[81]                                |la_oenb[81]                                
la_oenb[82]                                |la_oenb[82]                                
la_oenb[83]                                |la_oenb[83]                                
la_oenb[84]                                |la_oenb[84]                                
la_oenb[85]                                |la_oenb[85]                                
la_oenb[86]                                |la_oenb[86]                                
la_oenb[87]                                |la_oenb[87]                                
la_oenb[88]                                |la_oenb[88]                                
la_oenb[89]                                |la_oenb[89]                                
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[90]                                |la_oenb[90]                                
la_oenb[91]                                |la_oenb[91]                                
la_oenb[92]                                |la_oenb[92]                                
la_oenb[93]                                |la_oenb[93]                                
la_oenb[94]                                |la_oenb[94]                                
la_oenb[95]                                |la_oenb[95]                                
la_oenb[96]                                |la_oenb[96]                                
la_oenb[97]                                |la_oenb[97]                                
la_oenb[98]                                |la_oenb[98]                                
la_oenb[99]                                |la_oenb[99]                                
la_oenb[9]                                 |la_oenb[9]                                 
user_clock2                                |user_clock2                                
user_irq[0]                                |user_irq[0]                                
user_irq[1]                                |user_irq[1]                                
user_irq[2]                                |user_irq[2]                                
wb_clk_i                                   |wb_clk_i                                   
wb_rst_i                                   |wb_rst_i                                   
wbs_ack_o                                  |wbs_ack_o                                  
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[16]                              |wbs_dat_o[16]                              
wbs_dat_o[17]                              |wbs_dat_o[17]                              
wbs_dat_o[18]                              |wbs_dat_o[18]                              
wbs_dat_o[19]                              |wbs_dat_o[19]                              
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_dat_o[20]                              |wbs_dat_o[20]                              
wbs_dat_o[21]                              |wbs_dat_o[21]                              
wbs_dat_o[22]                              |wbs_dat_o[22]                              
wbs_dat_o[23]                              |wbs_dat_o[23]                              
wbs_dat_o[24]                              |wbs_dat_o[24]                              
wbs_dat_o[25]                              |wbs_dat_o[25]                              
wbs_dat_o[26]                              |wbs_dat_o[26]                              
wbs_dat_o[27]                              |wbs_dat_o[27]                              
wbs_dat_o[28]                              |wbs_dat_o[28]                              
wbs_dat_o[29]                              |wbs_dat_o[29]                              
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[30]                              |wbs_dat_o[30]                              
wbs_dat_o[31]                              |wbs_dat_o[31]                              
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
wbs_dat_o[8]                               |wbs_dat_o[8]                               
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_we_i                                   |wbs_we_i                                   
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_analog_project_wrapper and user_analog_project_wrapper are equivalent.

Final result: Circuits match uniquely.
.
