//-----------------------------------------------------------------------------
// Title      : 10/100/1G Ethernet FIFO for 8-bit Client Interface
// Project    : Virtex-6 Embedded Tri-Mode Ethernet MAC Wrapper
// File       : eth_fifo_8.v
// Version    : 1.5
//-----------------------------------------------------------------------------
//
// (c) Copyright 2009-2011 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
//------------------------------------------------------------------------
// Description: This is the top-level wrapper for the 10/100/1G Ethernet
//              FIFO. The top level wrapper consists of individual FIFOs
//              on the transmitter path and on the receiver path.
//
//              Each path consists of an 8-bit LocalLink-to-8-bit
//              client-interface FIFO.
//------------------------------------------------------------------------

`timescale 1ps / 1ps

module eth_fifo_8 (
   // Transmit FIFO MAC TX Interface
   tx_clk,              // MAC transmit clock
   tx_reset,            // Synchronous reset (tx_clk)
   tx_enable,           // Clock enable for tx_clk
   tx_data,             // Data to MAC transmitter
   tx_data_valid,       // Valid signal to MAC transmitter
   tx_ack,              // Ack signal from MAC transmitter
   tx_underrun,         // Underrun signal to MAC transmitter
   tx_collision,        // Collsion signal from MAC transmitter
   tx_retransmit,       // Retransmit signal from MAC transmitter

   // Transmit FIFO LocalLink Interface
   tx_ll_clock,         // Local link write clock
   tx_ll_reset,         // synchronous reset (tx_ll_clock)
   tx_ll_data_in,       // Data to Tx FIFO
   tx_ll_sof_in_n,      // sof indicator to FIFO
   tx_ll_eof_in_n,      // eof indicator to FIFO
   tx_ll_src_rdy_in_n,  // src ready indicator to FIFO
   tx_ll_dst_rdy_out_n, // dst ready indicator from FIFO
   tx_fifo_status,      // FIFO memory status
   tx_overflow,         // FIFO overflow indicator from FIFO

   // Receive FIFO MAC RX Interface
   rx_clk,              // MAC receive clock
   rx_reset,            // Synchronous reset (rx_clk)
   rx_enable,           // Clock enable for rx_clk
   rx_data,             // Data from MAC receiver
   rx_data_valid,       // Valid signal from MAC receiver
   rx_good_frame,       // Good frame indicator from MAC receiver
   rx_bad_frame,        // Bad frame indicator from MAC receiver
   rx_overflow,         // FIFO overflow indicator from FIFO

   // Receive FIFO LocalLink Interface
   rx_ll_clock,         // Local link read clock
   rx_ll_reset,         // synchronous reset (rx_ll_clock)
   rx_ll_data_out,      // Data from Rx FIFO
   rx_ll_sof_out_n,     // sof indicator from FIFO
   rx_ll_eof_out_n,     // eof indicator from FIFO
   rx_ll_src_rdy_out_n, // src ready indicator from FIFO
   rx_ll_dst_rdy_in_n,  // dst ready indicator to FIFO
   rx_fifo_status       // FIFO memory status
   );


   //---------------------------------------------------------------------------
   // Define Interface Signals
   //---------------------------------------------------------------------------

   parameter FULL_DUPLEX_ONLY = 0;

   // Transmit FIFO MAC TX Interface
   input        tx_clk;
   input        tx_reset;
   input        tx_enable;
   output [7:0] tx_data;
   output       tx_data_valid;
   input        tx_ack;
   output       tx_underrun;
   input        tx_collision;
   input        tx_retransmit;

   // Transmit FIFO LocalLink Interface
   input        tx_ll_clock;
   input        tx_ll_reset;
   input  [7:0] tx_ll_data_in;
   input        tx_ll_sof_in_n;
   input        tx_ll_eof_in_n;
   input        tx_ll_src_rdy_in_n;
   output       tx_ll_dst_rdy_out_n;
   output [3:0] tx_fifo_status;
   output       tx_overflow;

   // Receive FIFO MAC RX Interface
   input        rx_clk;
   input        rx_reset;
   input        rx_enable;
   input [7:0]  rx_data;
   input        rx_data_valid;
   input        rx_good_frame;
   input        rx_bad_frame;
   output       rx_overflow;

   // Receive FIFO LocalLink Interface
   input        rx_ll_clock;
   input        rx_ll_reset;
   output [7:0] rx_ll_data_out;
   output       rx_ll_sof_out_n;
   output       rx_ll_eof_out_n;
   output       rx_ll_src_rdy_out_n;
   input        rx_ll_dst_rdy_in_n;
   output [3:0] rx_fifo_status;

   assign tx_underrun = 1'b0;

   // Transmitter FIFO
   tx_client_fifo_8 #(
      .FULL_DUPLEX_ONLY (FULL_DUPLEX_ONLY)
   )
   tx_fifo_i (
      .rd_clk          (tx_clk),
      .rd_sreset       (tx_reset),
      .rd_enable       (tx_enable),
      .tx_data         (tx_data),
      .tx_data_valid   (tx_data_valid),
      .tx_ack          (tx_ack),
      .tx_collision    (tx_collision),
      .tx_retransmit   (tx_retransmit),
      .overflow        (tx_overflow),
      .wr_clk          (tx_ll_clock),
      .wr_sreset       (tx_ll_reset),
      .wr_data         (tx_ll_data_in),
      .wr_sof_n        (tx_ll_sof_in_n),
      .wr_eof_n        (tx_ll_eof_in_n),
      .wr_src_rdy_n    (tx_ll_src_rdy_in_n),
      .wr_dst_rdy_n    (tx_ll_dst_rdy_out_n),
      .wr_fifo_status  (tx_fifo_status)
   );

   // Receiver FIFO
   rx_client_fifo_8 rx_fifo_i (
      .wr_clk          (rx_clk),
      .wr_enable       (rx_enable),
      .wr_sreset       (rx_reset),
      .rx_data         (rx_data),
      .rx_data_valid   (rx_data_valid),
      .rx_good_frame   (rx_good_frame),
      .rx_bad_frame    (rx_bad_frame),
      .overflow        (rx_overflow),
      .rd_clk          (rx_ll_clock),
      .rd_sreset       (rx_ll_reset),
      .rd_data_out     (rx_ll_data_out),
      .rd_sof_n        (rx_ll_sof_out_n),
      .rd_eof_n        (rx_ll_eof_out_n),
      .rd_src_rdy_n    (rx_ll_src_rdy_out_n),
      .rd_dst_rdy_n    (rx_ll_dst_rdy_in_n),
      .rx_fifo_status  (rx_fifo_status)
   );

endmodule
