TimeQuest Timing Analyzer report for Labx10
Sat Nov 18 18:24:17 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50MHz'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50MHz'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50MHz'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50MHz'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50MHz'
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. MTBF Summary
 21. Synchronizer Summary
 22. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 23. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'CLOCK_50MHz'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50MHz'
 32. Slow 1200mV 0C Model Recovery: 'CLOCK_50MHz'
 33. Slow 1200mV 0C Model Removal: 'CLOCK_50MHz'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50MHz'
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'CLOCK_50MHz'
 47. Fast 1200mV 0C Model Hold: 'CLOCK_50MHz'
 48. Fast 1200mV 0C Model Recovery: 'CLOCK_50MHz'
 49. Fast 1200mV 0C Model Removal: 'CLOCK_50MHz'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50MHz'
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. MTBF Summary
 54. Synchronizer Summary
 55. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 57. Multicorner Timing Analysis Summary
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Labx10                                             ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE30F23C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Labx10.sdc    ; OK     ; Sat Nov 18 18:24:14 2023 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; CLOCK_50MHz ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50MHz } ;
+-------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 128.65 MHz ; 128.65 MHz      ; CLOCK_50MHz ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50MHz ; 12.227 ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50MHz ; 0.410 ; 0.000         ;
+-------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50MHz ; 14.625 ; 0.000           ;
+-------------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; CLOCK_50MHz ; 0.975 ; 0.000           ;
+-------------+-------+-----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+-------+-----------------------------+
; Clock       ; Slack ; End Point TNS               ;
+-------------+-------+-----------------------------+
; CLOCK_50MHz ; 9.755 ; 0.000                       ;
+-------------+-------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50MHz'                                                                                                     ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 12.227 ; flag_rd                          ; word~30                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.227 ; flag_rd                          ; word~27                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.227 ; flag_rd                          ; word~26                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.227 ; flag_rd                          ; word~25                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.227 ; flag_rd                          ; word~24                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.227 ; flag_rd                          ; word~28                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.227 ; flag_rd                          ; word~23                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.686      ;
; 12.240 ; flag_rd                          ; word~46                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.240 ; flag_rd                          ; word~43                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.240 ; flag_rd                          ; word~42                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.240 ; flag_rd                          ; word~41                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.240 ; flag_rd                          ; word~40                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.240 ; flag_rd                          ; word~44                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.240 ; flag_rd                          ; word~39                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.673      ;
; 12.306 ; flag_rd                          ; word~110                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.306 ; flag_rd                          ; word~107                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.306 ; flag_rd                          ; word~106                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.306 ; flag_rd                          ; word~105                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.306 ; flag_rd                          ; word~104                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.306 ; flag_rd                          ; word~109                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.306 ; flag_rd                          ; word~103                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.608      ;
; 12.387 ; lcd_top:inst_lcd_top|cnt_data[2] ; lcd_top:inst_lcd_top|data[0] ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.537      ;
; 12.401 ; flag_rd                          ; word~302                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.516      ;
; 12.401 ; flag_rd                          ; word~299                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.516      ;
; 12.401 ; flag_rd                          ; word~297                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.516      ;
; 12.401 ; flag_rd                          ; word~300                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.516      ;
; 12.401 ; flag_rd                          ; word~301                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.516      ;
; 12.404 ; flag_rd                          ; word~430                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.513      ;
; 12.404 ; flag_rd                          ; word~427                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.513      ;
; 12.404 ; flag_rd                          ; word~425                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.513      ;
; 12.404 ; flag_rd                          ; word~428                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.513      ;
; 12.404 ; flag_rd                          ; word~429                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.081     ; 7.513      ;
; 12.416 ; flag_rd                          ; word~510                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~507                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~506                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~505                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~504                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~508                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~509                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.416 ; flag_rd                          ; word~503                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.083     ; 7.499      ;
; 12.480 ; flag_rd                          ; word~123                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.480 ; flag_rd                          ; word~122                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.480 ; flag_rd                          ; word~121                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.480 ; flag_rd                          ; word~120                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.480 ; flag_rd                          ; word~124                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.480 ; flag_rd                          ; word~125                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.480 ; flag_rd                          ; word~119                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.433      ;
; 12.481 ; flag_rd                          ; word~126                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.430      ;
; 12.483 ; flag_rd                          ; word~29                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.429      ;
; 12.511 ; flag_rd                          ; word~45                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.403      ;
; 12.518 ; flag_rd                          ; word~94                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~91                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~90                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~89                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~88                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~92                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~93                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.518 ; flag_rd                          ; word~87                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.395      ;
; 12.574 ; flag_rd                          ; word~270                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.574 ; flag_rd                          ; word~267                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.574 ; flag_rd                          ; word~266                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.574 ; flag_rd                          ; word~265                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.574 ; flag_rd                          ; word~264                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.574 ; flag_rd                          ; word~269                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.574 ; flag_rd                          ; word~263                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~222                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~219                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~218                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~217                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~216                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~220                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~221                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; flag_rd                          ; word~215                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.086     ; 7.337      ;
; 12.582 ; flag_rd                          ; word~173                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.084     ; 7.332      ;
; 12.606 ; flag_rd                          ; word~58                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.307      ;
; 12.606 ; flag_rd                          ; word~57                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.307      ;
; 12.606 ; flag_rd                          ; word~56                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.307      ;
; 12.606 ; flag_rd                          ; word~60                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.307      ;
; 12.606 ; flag_rd                          ; word~55                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.307      ;
; 12.638 ; flag_rd                          ; word~366                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~363                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~362                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~361                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~360                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~364                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~365                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.638 ; flag_rd                          ; word~359                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.275      ;
; 12.639 ; flag_rd                          ; word~62                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.274      ;
; 12.639 ; flag_rd                          ; word~59                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.274      ;
; 12.639 ; flag_rd                          ; word~61                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.274      ;
; 12.647 ; flag_rd                          ; word~238                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~235                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~234                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~233                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~232                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~236                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~237                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.647 ; flag_rd                          ; word~231                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.087     ; 7.264      ;
; 12.698 ; flag_rd                          ; word~350                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.215      ;
; 12.698 ; flag_rd                          ; word~347                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.085     ; 7.215      ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50MHz'                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; uart:uart_inst|rx_valid_start                         ; uart:uart_inst|rx_valid_start                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; uart:uart_inst|rx_valid_stop                          ; uart:uart_inst|rx_valid_stop                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; uart:uart_inst|count_bit_rx[3]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; uart:uart_inst|count_bit_rx[1]                        ; uart:uart_inst|count_bit_rx[1]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; uart:uart_inst|count_bit_rx[2]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|cmd[1]                           ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|cmd[0]                           ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|clr_st                           ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|ptr[0]                           ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_top:inst_lcd_top|EA.BOOT                          ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; flag_rd                                               ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; uart:uart_inst|rx_busy                                ; uart:uart_inst|rx_busy                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; uart:uart_inst|falling_serial_rx                      ; uart:uart_inst|falling_serial_rx                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; uart:uart_inst|new_byte                               ; uart:uart_inst|new_byte                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 0.669      ;
; 0.415 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[0]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.674      ;
; 0.416 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.674      ;
; 0.436 ; uart:uart_inst|serial_rx_int                          ; uart:uart_inst|serial_rx_ff                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.695      ;
; 0.436 ; uart:uart_inst|new_byte                               ; uart:uart_inst|rx_busy                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.694      ;
; 0.438 ; uart:uart_inst|buffer_rx[0]                           ; uart:uart_inst|data_read[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.697      ;
; 0.439 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0        ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.698      ;
; 0.443 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.701      ;
; 0.443 ; uart:uart_inst|buffer_rx[4]                           ; uart:uart_inst|buffer_rx[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.702      ;
; 0.443 ; uart:uart_inst|buffer_rx[6]                           ; uart:uart_inst|buffer_rx[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.702      ;
; 0.443 ; uart:uart_inst|count_baud_rx[8]                       ; uart:uart_inst|count_baud_rx[8]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.702      ;
; 0.443 ; uart:uart_inst|count_baud_rx[8]                       ; uart:uart_inst|clock_baud_rx                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.702      ;
; 0.444 ; uart:uart_inst|buffer_rx[1]                           ; uart:uart_inst|buffer_rx[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.703      ;
; 0.444 ; uart:uart_inst|buffer_rx[2]                           ; uart:uart_inst|data_read[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.703      ;
; 0.444 ; uart:uart_inst|buffer_rx[3]                           ; uart:uart_inst|buffer_rx[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.703      ;
; 0.444 ; uart:uart_inst|buffer_rx[3]                           ; uart:uart_inst|data_read[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.703      ;
; 0.444 ; uart:uart_inst|buffer_rx[6]                           ; uart:uart_inst|data_read[6]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.703      ;
; 0.445 ; uart:uart_inst|buffer_rx[1]                           ; uart:uart_inst|data_read[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.704      ;
; 0.445 ; uart:uart_inst|buffer_rx[2]                           ; uart:uart_inst|buffer_rx[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.704      ;
; 0.445 ; uart:uart_inst|buffer_rx[4]                           ; uart:uart_inst|data_read[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.704      ;
; 0.447 ; uart:uart_inst|enable_1mhz                            ; uart:uart_inst|new_byte                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.705      ;
; 0.450 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.709      ;
; 0.453 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.712      ;
; 0.458 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.716      ;
; 0.458 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.716      ;
; 0.462 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.720      ;
; 0.462 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.720      ;
; 0.462 ; uart:uart_inst|rx_busy                                ; uart:uart_inst|falling_serial_rx                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.720      ;
; 0.464 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.723      ;
; 0.465 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[1]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.724      ;
; 0.466 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.725      ;
; 0.467 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.726      ;
; 0.467 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.726      ;
; 0.481 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.739      ;
; 0.584 ; uart:uart_inst|serial_rx_ff                           ; uart:uart_inst|rising_new_byte                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.843      ;
; 0.585 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|clk_en    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 0.842      ;
; 0.588 ; uart:uart_inst|div_clock[5]                           ; uart:uart_inst|enable_1mhz                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.846      ;
; 0.592 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.867      ;
; 0.617 ; uart:uart_inst|buffer_rx[5]                           ; uart:uart_inst|data_read[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.876      ;
; 0.621 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.879      ;
; 0.630 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.102      ; 0.918      ;
; 0.633 ; uart:uart_inst|serial_rx_ff                           ; uart:uart_inst|rx_valid_stop                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.892      ;
; 0.640 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.102      ; 0.928      ;
; 0.640 ; count_2[11]                                           ; count_2[11]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.898      ;
; 0.641 ; count_2[1]                                            ; count_2[1]                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.899      ;
; 0.642 ; count_2[13]                                           ; count_2[13]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.900      ;
; 0.644 ; count_2[21]                                           ; count_2[21]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.902      ;
; 0.646 ; count_2[14]                                           ; count_2[14]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.904      ;
; 0.646 ; count_2[6]                                            ; count_2[6]                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.904      ;
; 0.647 ; count_2[22]                                           ; count_2[22]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.905      ;
; 0.649 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.907      ;
; 0.656 ; uart:uart_inst|div_clock[2]                           ; uart:uart_inst|div_clock[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.914      ;
; 0.657 ; uart:uart_inst|count_baud_rx[5]                       ; uart:uart_inst|count_baud_rx[5]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.916      ;
; 0.658 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.916      ;
; 0.658 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.916      ;
; 0.658 ; uart:uart_inst|buffer_rx[5]                           ; uart:uart_inst|buffer_rx[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.917      ;
; 0.658 ; uart:uart_inst|count_baud_rx[1]                       ; uart:uart_inst|count_baud_rx[1]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.917      ;
; 0.659 ; uart:uart_inst|count_baud_rx[2]                       ; uart:uart_inst|count_baud_rx[2]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.918      ;
; 0.661 ; uart:uart_inst|count_baud_rx[7]                       ; uart:uart_inst|count_baud_rx[7]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.920      ;
; 0.662 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.920      ;
; 0.663 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.921      ;
; 0.664 ; uart:uart_inst|count_baud_rx[6]                       ; uart:uart_inst|count_baud_rx[6]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.923      ;
; 0.666 ; uart:uart_inst|count_baud_rx[3]                       ; uart:uart_inst|count_baud_rx[3]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.925      ;
; 0.666 ; uart:uart_inst|count_baud_rx[4]                       ; uart:uart_inst|count_baud_rx[4]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.925      ;
; 0.670 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.928      ;
; 0.672 ; uart:uart_inst|count_bit_rx[2]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.931      ;
; 0.673 ; uart:uart_inst|count_bit_rx[1]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 0.932      ;
; 0.675 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.933      ;
; 0.675 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.933      ;
; 0.676 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.934      ;
; 0.676 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.934      ;
; 0.678 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.936      ;
; 0.679 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 0.937      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50MHz'                                                                                                                                         ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.625 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.099     ; 5.274      ;
; 14.935 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.IDLE                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.099     ; 4.964      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.543 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.120     ; 3.335      ;
; 16.605 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.119     ; 3.274      ;
; 16.605 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.119     ; 3.274      ;
; 17.508 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.103     ; 2.387      ;
; 17.508 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.103     ; 2.387      ;
; 17.508 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.103     ; 2.387      ;
; 17.508 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.103     ; 2.387      ;
; 17.508 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.103     ; 2.387      ;
; 17.508 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.103     ; 2.387      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.677 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.219      ;
; 17.680 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[2]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.070     ; 2.248      ;
; 17.680 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[1]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.070     ; 2.248      ;
; 17.680 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[3]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.070     ; 2.248      ;
; 17.680 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[5]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.070     ; 2.248      ;
; 17.680 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[4]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.070     ; 2.248      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.725 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.171      ;
; 17.729 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[4]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 2.198      ;
; 17.729 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[3]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 2.198      ;
; 17.729 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[2]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 2.198      ;
; 17.729 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[1]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 2.198      ;
; 17.729 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[5]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 2.198      ;
; 17.729 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 2.198      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.TESTWORD                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.CLRLCD                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.753 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 2.172      ;
; 17.754 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.142      ;
; 17.754 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.142      ;
; 17.754 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.142      ;
; 17.754 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.142      ;
; 17.754 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.142      ;
; 17.754 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.102     ; 2.142      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[0]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[7]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[4]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[3]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[2]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[1]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.043 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[5]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.882      ;
; 18.052 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 1.875      ;
; 18.052 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 1.875      ;
; 18.052 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 1.875      ;
; 18.052 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 1.875      ;
; 18.052 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 1.875      ;
; 18.052 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.071     ; 1.875      ;
; 18.565 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[6]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.360      ;
; 18.565 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.360      ;
; 18.565 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.360      ;
; 18.565 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.360      ;
; 18.565 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 1.360      ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50MHz'                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.975 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[6]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.234      ;
; 0.975 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.234      ;
; 0.975 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.234      ;
; 0.975 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.234      ;
; 0.975 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.234      ;
; 1.475 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 1.736      ;
; 1.475 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 1.736      ;
; 1.475 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 1.736      ;
; 1.475 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 1.736      ;
; 1.475 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 1.736      ;
; 1.475 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 1.736      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[0]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[7]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[4]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[3]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[2]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[1]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[5]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 1.747      ;
; 1.736 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.003      ;
; 1.736 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.003      ;
; 1.736 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.003      ;
; 1.736 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.003      ;
; 1.736 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.003      ;
; 1.736 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.003      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.760 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.027      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.TESTWORD                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.CLRLCD                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.774 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.073      ; 2.033      ;
; 1.800 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[4]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.074      ; 2.060      ;
; 1.800 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[3]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.074      ; 2.060      ;
; 1.800 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[2]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.074      ; 2.060      ;
; 1.800 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[1]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.074      ; 2.060      ;
; 1.800 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[5]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.074      ; 2.060      ;
; 1.800 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.074      ; 2.060      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.081      ; 2.068      ;
; 1.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[2]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.076      ; 2.093      ;
; 1.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[1]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.076      ; 2.093      ;
; 1.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[3]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.076      ; 2.093      ;
; 1.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[5]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.076      ; 2.093      ;
; 1.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[4]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.076      ; 2.093      ;
; 1.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.080      ; 2.252      ;
; 1.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.080      ; 2.252      ;
; 1.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.080      ; 2.252      ;
; 1.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.080      ; 2.252      ;
; 1.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.080      ; 2.252      ;
; 1.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.080      ; 2.252      ;
; 2.886 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.135      ;
; 2.886 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.135      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 2.940 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.063      ; 3.189      ;
; 4.459 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.IDLE                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.085      ; 4.730      ;
; 4.748 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.084      ; 5.018      ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50MHz'                                                                                   ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[13]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[14]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[16]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[17]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[18]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[21]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[22]                                           ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[0]                      ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[1]                      ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[2]                      ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[3]                      ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[4]                      ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[5]                      ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|clk_en    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~151                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~152                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~153                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~154                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~155                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~156                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~157                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~158                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~183                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~184                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~185                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~186                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~187                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~189                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~215                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~216                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~217                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~218                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~219                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~220                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~221                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~222                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~29                                               ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~327                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~328                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~329                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~330                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~331                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~332                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~333                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~334                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~393                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~394                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~396                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~398                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~407                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~408                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~409                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~410                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~411                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~412                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~413                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~414                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~439                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~440                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~441                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~442                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~443                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~444                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~445                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~446                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~471                                              ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~472                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 7.521 ;    ;    ; 7.844 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 7.273 ;    ;    ; 7.581 ;
+------------+---------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.963 ns




+---------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                          ;
+-------------+------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                           ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+------------------------------------------------+----------------------+-------------------------+
; UART_RXD    ; uart:uart_inst|serial_rx_int                   ; Not Calculated       ; No                      ;
; KEY[11]     ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0 ; Not Calculated       ; No                      ;
+-------------+------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------+
; Chain Summary                                          ;
+-------------------------+------------------------------+
; Property                ; Value                        ;
+-------------------------+------------------------------+
; Source Node             ; UART_RXD                     ;
; Synchronization Node    ; uart:uart_inst|serial_rx_int ;
; Typical MTBF (years)    ; Not Calculated               ;
; Included in Design MTBF ; No                           ;
+-------------------------+------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 35.963         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50MHz                                                              ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  UART_RXD                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  uart:uart_inst|serial_rx_int                                             ;                ;              ;                  ; 19.137       ;
;  uart:uart_inst|serial_rx_ff                                              ;                ;              ;                  ; 16.826       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------+
; Chain Summary                                                            ;
+-------------------------+------------------------------------------------+
; Property                ; Value                                          ;
+-------------------------+------------------------------------------------+
; Source Node             ; KEY[11]                                        ;
; Synchronization Node    ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0 ;
; Typical MTBF (years)    ; Not Calculated                                 ;
; Included in Design MTBF ; No                                             ;
+-------------------------+------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 52.825         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50MHz                                                              ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  KEY[11]                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_0                           ;                ;              ;                  ; 19.133       ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_1                           ;                ;              ;                  ; 18.957       ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_2                           ;                ;              ;                  ; 14.735       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+-----------+-----------------+-------------+------+
; Fmax      ; Restricted Fmax ; Clock Name  ; Note ;
+-----------+-----------------+-------------+------+
; 138.1 MHz ; 138.1 MHz       ; CLOCK_50MHz ;      ;
+-----------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50MHz ; 12.759 ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50MHz ; 0.360 ; 0.000         ;
+-------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; CLOCK_50MHz ; 14.971 ; 0.000          ;
+-------------+--------+----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; CLOCK_50MHz ; 0.877 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+-------+----------------------------+
; Clock       ; Slack ; End Point TNS              ;
+-------------+-------+----------------------------+
; CLOCK_50MHz ; 9.771 ; 0.000                      ;
+-------------+-------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50MHz'                                                                                                      ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 12.759 ; flag_rd                          ; word~30                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.759 ; flag_rd                          ; word~27                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.759 ; flag_rd                          ; word~26                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.759 ; flag_rd                          ; word~25                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.759 ; flag_rd                          ; word~24                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.759 ; flag_rd                          ; word~28                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.759 ; flag_rd                          ; word~23                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.164      ;
; 12.772 ; flag_rd                          ; word~46                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.772 ; flag_rd                          ; word~43                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.772 ; flag_rd                          ; word~42                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.772 ; flag_rd                          ; word~41                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.772 ; flag_rd                          ; word~40                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.772 ; flag_rd                          ; word~44                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.772 ; flag_rd                          ; word~39                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 7.151      ;
; 12.816 ; flag_rd                          ; word~110                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.816 ; flag_rd                          ; word~107                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.816 ; flag_rd                          ; word~106                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.816 ; flag_rd                          ; word~105                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.816 ; flag_rd                          ; word~104                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.816 ; flag_rd                          ; word~109                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.816 ; flag_rd                          ; word~103                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.074     ; 7.109      ;
; 12.903 ; flag_rd                          ; word~430                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~427                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~425                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~428                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~429                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~302                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~299                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~297                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~300                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.903 ; flag_rd                          ; word~301                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 7.024      ;
; 12.923 ; flag_rd                          ; word~510                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~507                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~506                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~505                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~504                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~508                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~509                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.923 ; flag_rd                          ; word~503                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.073     ; 7.003      ;
; 12.997 ; flag_rd                          ; word~29                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.926      ;
; 13.011 ; flag_rd                          ; word~45                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.913      ;
; 13.013 ; flag_rd                          ; word~126                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.909      ;
; 13.015 ; flag_rd                          ; word~123                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.015 ; flag_rd                          ; word~122                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.015 ; flag_rd                          ; word~121                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.015 ; flag_rd                          ; word~120                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.015 ; flag_rd                          ; word~124                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.015 ; flag_rd                          ; word~125                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.015 ; flag_rd                          ; word~119                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.908      ;
; 13.050 ; flag_rd                          ; word~94                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~91                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~90                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~89                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~88                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~92                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~93                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.050 ; flag_rd                          ; word~87                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.874      ;
; 13.075 ; flag_rd                          ; word~173                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.849      ;
; 13.077 ; flag_rd                          ; word~270                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.077 ; flag_rd                          ; word~267                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.077 ; flag_rd                          ; word~266                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.077 ; flag_rd                          ; word~265                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.077 ; flag_rd                          ; word~264                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.077 ; flag_rd                          ; word~269                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.077 ; flag_rd                          ; word~263                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.078     ; 6.844      ;
; 13.085 ; flag_rd                          ; word~222                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~219                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~218                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~217                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~216                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~220                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~221                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.085 ; flag_rd                          ; word~215                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.838      ;
; 13.087 ; lcd_top:inst_lcd_top|cnt_data[2] ; lcd_top:inst_lcd_top|data[0] ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.068     ; 6.844      ;
; 13.110 ; flag_rd                          ; word~58                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.813      ;
; 13.110 ; flag_rd                          ; word~57                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.813      ;
; 13.110 ; flag_rd                          ; word~56                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.813      ;
; 13.110 ; flag_rd                          ; word~60                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.813      ;
; 13.110 ; flag_rd                          ; word~55                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.813      ;
; 13.136 ; flag_rd                          ; word~366                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~363                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~362                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~361                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~360                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~364                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~365                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.136 ; flag_rd                          ; word~359                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.075     ; 6.788      ;
; 13.140 ; flag_rd                          ; word~238                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~235                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~234                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~233                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~232                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~236                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~237                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~231                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.077     ; 6.782      ;
; 13.140 ; flag_rd                          ; word~62                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.783      ;
; 13.140 ; flag_rd                          ; word~59                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.783      ;
; 13.140 ; flag_rd                          ; word~61                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.076     ; 6.783      ;
; 13.195 ; flag_rd                          ; word~462                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.079     ; 6.725      ;
; 13.195 ; flag_rd                          ; word~459                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.079     ; 6.725      ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50MHz'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; flag_rd                                               ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|rx_valid_start                         ; uart:uart_inst|rx_valid_start                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|rx_valid_stop                          ; uart:uart_inst|rx_valid_stop                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|count_bit_rx[3]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|count_bit_rx[1]                        ; uart:uart_inst|count_bit_rx[1]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|count_bit_rx[2]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|rx_busy                                ; uart:uart_inst|rx_busy                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|cmd[1]                           ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|cmd[0]                           ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|clr_st                           ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|ptr[0]                           ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_top:inst_lcd_top|EA.BOOT                          ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|falling_serial_rx                      ; uart:uart_inst|falling_serial_rx                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; uart:uart_inst|new_byte                               ; uart:uart_inst|new_byte                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.597      ;
; 0.362 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.064      ; 0.597      ;
; 0.371 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[0]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.608      ;
; 0.371 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.608      ;
; 0.399 ; uart:uart_inst|count_baud_rx[8]                       ; uart:uart_inst|clock_baud_rx                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.636      ;
; 0.400 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.636      ;
; 0.400 ; uart:uart_inst|count_baud_rx[8]                       ; uart:uart_inst|count_baud_rx[8]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.637      ;
; 0.401 ; uart:uart_inst|serial_rx_int                          ; uart:uart_inst|serial_rx_ff                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.638      ;
; 0.401 ; uart:uart_inst|new_byte                               ; uart:uart_inst|rx_busy                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.638      ;
; 0.403 ; uart:uart_inst|enable_1mhz                            ; uart:uart_inst|new_byte                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.640      ;
; 0.404 ; uart:uart_inst|buffer_rx[0]                           ; uart:uart_inst|data_read[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.640      ;
; 0.405 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0        ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.642      ;
; 0.406 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.643      ;
; 0.408 ; uart:uart_inst|buffer_rx[4]                           ; uart:uart_inst|buffer_rx[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.644      ;
; 0.409 ; uart:uart_inst|buffer_rx[1]                           ; uart:uart_inst|buffer_rx[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.645      ;
; 0.409 ; uart:uart_inst|buffer_rx[2]                           ; uart:uart_inst|data_read[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.645      ;
; 0.409 ; uart:uart_inst|buffer_rx[6]                           ; uart:uart_inst|buffer_rx[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.645      ;
; 0.409 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.646      ;
; 0.410 ; uart:uart_inst|buffer_rx[2]                           ; uart:uart_inst|buffer_rx[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.646      ;
; 0.410 ; uart:uart_inst|buffer_rx[3]                           ; uart:uart_inst|buffer_rx[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.646      ;
; 0.410 ; uart:uart_inst|buffer_rx[3]                           ; uart:uart_inst|data_read[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.646      ;
; 0.410 ; uart:uart_inst|buffer_rx[6]                           ; uart:uart_inst|data_read[6]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.646      ;
; 0.411 ; uart:uart_inst|buffer_rx[1]                           ; uart:uart_inst|data_read[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.647      ;
; 0.411 ; uart:uart_inst|buffer_rx[4]                           ; uart:uart_inst|data_read[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.647      ;
; 0.413 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.649      ;
; 0.414 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.651      ;
; 0.416 ; uart:uart_inst|rx_busy                                ; uart:uart_inst|falling_serial_rx                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.653      ;
; 0.418 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.655      ;
; 0.418 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.655      ;
; 0.419 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[1]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.656      ;
; 0.419 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.656      ;
; 0.421 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.658      ;
; 0.429 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.666      ;
; 0.429 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.666      ;
; 0.434 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.670      ;
; 0.528 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|clk_en    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.064      ; 0.763      ;
; 0.534 ; uart:uart_inst|div_clock[5]                           ; uart:uart_inst|enable_1mhz                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.771      ;
; 0.535 ; uart:uart_inst|serial_rx_ff                           ; uart:uart_inst|rising_new_byte                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.772      ;
; 0.541 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.064      ; 0.776      ;
; 0.554 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.791      ;
; 0.564 ; uart:uart_inst|buffer_rx[5]                           ; uart:uart_inst|data_read[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.800      ;
; 0.567 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.803      ;
; 0.581 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.091      ; 0.843      ;
; 0.583 ; count_2[11]                                           ; count_2[11]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.820      ;
; 0.584 ; count_2[1]                                            ; count_2[1]                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.821      ;
; 0.587 ; count_2[13]                                           ; count_2[13]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.823      ;
; 0.589 ; count_2[21]                                           ; count_2[21]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.825      ;
; 0.589 ; count_2[6]                                            ; count_2[6]                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.826      ;
; 0.590 ; count_2[14]                                           ; count_2[14]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.826      ;
; 0.591 ; count_2[22]                                           ; count_2[22]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.827      ;
; 0.591 ; uart:uart_inst|serial_rx_ff                           ; uart:uart_inst|rx_valid_stop                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.828      ;
; 0.594 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.830      ;
; 0.598 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.091      ; 0.860      ;
; 0.598 ; uart:uart_inst|div_clock[2]                           ; uart:uart_inst|div_clock[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.835      ;
; 0.599 ; uart:uart_inst|count_baud_rx[5]                       ; uart:uart_inst|count_baud_rx[5]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.836      ;
; 0.600 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.836      ;
; 0.600 ; uart:uart_inst|buffer_rx[5]                           ; uart:uart_inst|buffer_rx[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.836      ;
; 0.600 ; uart:uart_inst|count_baud_rx[1]                       ; uart:uart_inst|count_baud_rx[1]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.837      ;
; 0.602 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.838      ;
; 0.602 ; uart:uart_inst|count_baud_rx[2]                       ; uart:uart_inst|count_baud_rx[2]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.839      ;
; 0.604 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.840      ;
; 0.604 ; uart:uart_inst|count_baud_rx[7]                       ; uart:uart_inst|count_baud_rx[7]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.841      ;
; 0.605 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.841      ;
; 0.606 ; uart:uart_inst|count_baud_rx[6]                       ; uart:uart_inst|count_baud_rx[6]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.843      ;
; 0.607 ; uart:uart_inst|count_baud_rx[4]                       ; uart:uart_inst|count_baud_rx[4]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.844      ;
; 0.609 ; uart:uart_inst|count_baud_rx[3]                       ; uart:uart_inst|count_baud_rx[3]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.846      ;
; 0.611 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.847      ;
; 0.614 ; uart:uart_inst|count_bit_rx[2]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.851      ;
; 0.615 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.851      ;
; 0.616 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.852      ;
; 0.616 ; uart:uart_inst|count_bit_rx[1]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.853      ;
; 0.617 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.853      ;
; 0.617 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.853      ;
; 0.619 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.065      ; 0.855      ;
; 0.619 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|enable_1mhz                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.856      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50MHz'                                                                                                                                          ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.971 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.089     ; 4.939      ;
; 15.260 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.IDLE                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.088     ; 4.651      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.804 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.109     ; 3.086      ;
; 16.859 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.108     ; 3.032      ;
; 16.859 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.108     ; 3.032      ;
; 17.747 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.092     ; 2.160      ;
; 17.747 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.092     ; 2.160      ;
; 17.747 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.092     ; 2.160      ;
; 17.747 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.092     ; 2.160      ;
; 17.747 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.092     ; 2.160      ;
; 17.747 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.092     ; 2.160      ;
; 17.916 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[2]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.063     ; 2.020      ;
; 17.916 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[1]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.063     ; 2.020      ;
; 17.916 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[3]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.063     ; 2.020      ;
; 17.916 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[5]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.063     ; 2.020      ;
; 17.916 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[4]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.063     ; 2.020      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.918 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.990      ;
; 17.956 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[4]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.979      ;
; 17.956 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[3]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.979      ;
; 17.956 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[2]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.979      ;
; 17.956 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[1]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.979      ;
; 17.956 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[5]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.979      ;
; 17.956 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.979      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.958 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.950      ;
; 17.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.922      ;
; 17.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.922      ;
; 17.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.922      ;
; 17.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.922      ;
; 17.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.922      ;
; 17.986 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.091     ; 1.922      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.TESTWORD                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.CLRLCD                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 17.988 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.945      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[0]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[7]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[4]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[3]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[2]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[1]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.241 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[5]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.692      ;
; 18.246 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.689      ;
; 18.246 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.689      ;
; 18.246 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.689      ;
; 18.246 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.689      ;
; 18.246 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.689      ;
; 18.246 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.064     ; 1.689      ;
; 18.703 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[6]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.230      ;
; 18.703 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.230      ;
; 18.703 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.230      ;
; 18.703 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.230      ;
; 18.703 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.066     ; 1.230      ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50MHz'                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.877 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[6]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.114      ;
; 0.877 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.114      ;
; 0.877 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.114      ;
; 0.877 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.114      ;
; 0.877 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.114      ;
; 1.350 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.589      ;
; 1.350 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.589      ;
; 1.350 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.589      ;
; 1.350 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.589      ;
; 1.350 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.589      ;
; 1.350 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.589      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[0]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[7]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[4]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[3]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[2]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[1]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.364 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[5]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.601      ;
; 1.597 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.597 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.597 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.597 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.597 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.597 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.618 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.861      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.TESTWORD                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.CLRLCD                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.626 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 1.863      ;
; 1.650 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[4]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.889      ;
; 1.650 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[3]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.889      ;
; 1.650 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[2]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.889      ;
; 1.650 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[1]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.889      ;
; 1.650 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[5]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.889      ;
; 1.650 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.068      ; 1.889      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.659 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.072      ; 1.902      ;
; 1.681 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[2]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.069      ; 1.921      ;
; 1.681 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[1]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.069      ; 1.921      ;
; 1.681 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[3]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.069      ; 1.921      ;
; 1.681 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[5]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.069      ; 1.921      ;
; 1.681 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[4]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.069      ; 1.921      ;
; 1.809 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 2.051      ;
; 1.809 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 2.051      ;
; 1.809 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 2.051      ;
; 1.809 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 2.051      ;
; 1.809 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 2.051      ;
; 1.809 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.071      ; 2.051      ;
; 2.599 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.824      ;
; 2.599 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.824      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 2.651 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 2.876      ;
; 4.004 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.IDLE                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.076      ; 4.251      ;
; 4.264 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.075      ; 4.510      ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50MHz'                                                                                    ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.AWAIT                         ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.BOOT                          ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.CLRLCD                        ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.TESTWORD                      ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.WRLCD                         ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|clr_st                           ;
; 9.771 ; 9.957        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cmd[0]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count[1]                                              ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count[2]                                              ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count[3]                                              ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count[4]                                              ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count[5]                                              ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[0]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[10]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[11]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[12]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[15]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[19]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[1]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[20]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[23]                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[2]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[3]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[4]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[5]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[6]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[7]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[8]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; count_2[9]                                            ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; flag_rd                                               ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.IDLE                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.LINE1                         ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.LINE2                         ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cmd[1]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[0]                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[1]                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[2]                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[3]                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[4]                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cnt_data[5]                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[0]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[1]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[2]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[3]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[4]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[5]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[6]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[7]                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|line_st                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|ptr[0]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|ptr[1]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|ptr[2]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|ptr[3]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|ptr[4]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|ptr[5]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0        ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2        ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; start_lcd                                             ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[0]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[1]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[2]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[3]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[4]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[5]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[6]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[7]                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|clock_baud_rx                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[0]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[1]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[2]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[3]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[4]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[5]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[6]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[7]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_baud_rx[8]                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_bit_rx[0]                        ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 6.703 ;    ;    ; 6.918 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 6.468 ;    ;    ; 6.670 ;
+------------+---------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.334 ns




+---------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                          ;
+-------------+------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                           ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+------------------------------------------------+----------------------+-------------------------+
; UART_RXD    ; uart:uart_inst|serial_rx_int                   ; Not Calculated       ; No                      ;
; KEY[11]     ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0 ; Not Calculated       ; No                      ;
+-------------+------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------+
; Chain Summary                                          ;
+-------------------------+------------------------------+
; Property                ; Value                        ;
+-------------------------+------------------------------+
; Source Node             ; UART_RXD                     ;
; Synchronization Node    ; uart:uart_inst|serial_rx_int ;
; Typical MTBF (years)    ; Not Calculated               ;
; Included in Design MTBF ; No                           ;
+-------------------------+------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 36.334         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50MHz                                                              ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  UART_RXD                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  uart:uart_inst|serial_rx_int                                             ;                ;              ;                  ; 19.224       ;
;  uart:uart_inst|serial_rx_ff                                              ;                ;              ;                  ; 17.110       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------+
; Chain Summary                                                            ;
+-------------------------+------------------------------------------------+
; Property                ; Value                                          ;
+-------------------------+------------------------------------------------+
; Source Node             ; KEY[11]                                        ;
; Synchronization Node    ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0 ;
; Typical MTBF (years)    ; Not Calculated                                 ;
; Included in Design MTBF ; No                                             ;
+-------------------------+------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 53.338         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50MHz                                                              ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  KEY[11]                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_0                           ;                ;              ;                  ; 19.220       ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_1                           ;                ;              ;                  ; 19.049       ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_2                           ;                ;              ;                  ; 15.069       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50MHz ; 15.902 ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50MHz ; 0.185 ; 0.000         ;
+-------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; CLOCK_50MHz ; 17.080 ; 0.000          ;
+-------------+--------+----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; CLOCK_50MHz ; 0.476 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+-------+----------------------------+
; Clock       ; Slack ; End Point TNS              ;
+-------------+-------+----------------------------+
; CLOCK_50MHz ; 9.445 ; 0.000                      ;
+-------------+-------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50MHz'                                                                                                      ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 15.902 ; flag_rd                          ; word~46                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.902 ; flag_rd                          ; word~43                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.902 ; flag_rd                          ; word~42                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.902 ; flag_rd                          ; word~41                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.902 ; flag_rd                          ; word~40                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.902 ; flag_rd                          ; word~44                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.902 ; flag_rd                          ; word~39                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.039      ;
; 15.913 ; flag_rd                          ; word~30                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.913 ; flag_rd                          ; word~27                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.913 ; flag_rd                          ; word~26                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.913 ; flag_rd                          ; word~25                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.913 ; flag_rd                          ; word~24                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.913 ; flag_rd                          ; word~28                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.913 ; flag_rd                          ; word~23                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 4.028      ;
; 15.925 ; flag_rd                          ; word~110                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.925 ; flag_rd                          ; word~107                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.925 ; flag_rd                          ; word~106                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.925 ; flag_rd                          ; word~105                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.925 ; flag_rd                          ; word~104                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.925 ; flag_rd                          ; word~109                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.925 ; flag_rd                          ; word~103                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 4.017      ;
; 15.978 ; flag_rd                          ; word~510                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~507                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~506                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~505                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~504                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~508                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~509                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.978 ; flag_rd                          ; word~503                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.044     ; 3.965      ;
; 15.997 ; flag_rd                          ; word~430                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.948      ;
; 15.997 ; flag_rd                          ; word~427                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.948      ;
; 15.997 ; flag_rd                          ; word~425                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.948      ;
; 15.997 ; flag_rd                          ; word~428                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.948      ;
; 15.997 ; flag_rd                          ; word~429                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.948      ;
; 16.006 ; flag_rd                          ; word~302                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.939      ;
; 16.006 ; flag_rd                          ; word~299                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.939      ;
; 16.006 ; flag_rd                          ; word~297                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.939      ;
; 16.006 ; flag_rd                          ; word~300                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.939      ;
; 16.006 ; flag_rd                          ; word~301                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.042     ; 3.939      ;
; 16.012 ; flag_rd                          ; word~126                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.926      ;
; 16.015 ; flag_rd                          ; word~123                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.015 ; flag_rd                          ; word~122                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.015 ; flag_rd                          ; word~121                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.015 ; flag_rd                          ; word~120                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.015 ; flag_rd                          ; word~124                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.015 ; flag_rd                          ; word~125                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.015 ; flag_rd                          ; word~119                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.925      ;
; 16.018 ; flag_rd                          ; word~45                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.923      ;
; 16.031 ; flag_rd                          ; word~29                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.909      ;
; 16.047 ; flag_rd                          ; word~94                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~91                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~90                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~89                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~88                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~92                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~93                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.047 ; flag_rd                          ; word~87                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.895      ;
; 16.069 ; flag_rd                          ; word~222                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~219                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~218                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~217                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~216                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~220                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~221                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.069 ; flag_rd                          ; word~215                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.047     ; 3.871      ;
; 16.078 ; flag_rd                          ; word~270                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.078 ; flag_rd                          ; word~267                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.078 ; flag_rd                          ; word~266                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.078 ; flag_rd                          ; word~265                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.078 ; flag_rd                          ; word~264                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.078 ; flag_rd                          ; word~269                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.078 ; flag_rd                          ; word~263                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.860      ;
; 16.081 ; flag_rd                          ; word~173                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.860      ;
; 16.101 ; lcd_top:inst_lcd_top|cnt_data[2] ; lcd_top:inst_lcd_top|data[0] ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.040     ; 3.846      ;
; 16.111 ; flag_rd                          ; word~366                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~363                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~362                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~361                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~360                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~364                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~365                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.111 ; flag_rd                          ; word~359                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.045     ; 3.831      ;
; 16.123 ; flag_rd                          ; word~238                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~235                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~234                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~233                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~232                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~236                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~237                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.123 ; flag_rd                          ; word~231                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.049     ; 3.815      ;
; 16.130 ; flag_rd                          ; word~58                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; flag_rd                          ; word~57                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; flag_rd                          ; word~56                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; flag_rd                          ; word~60                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; flag_rd                          ; word~55                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.811      ;
; 16.133 ; flag_rd                          ; word~62                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.808      ;
; 16.133 ; flag_rd                          ; word~59                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.808      ;
; 16.133 ; flag_rd                          ; word~61                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.808      ;
; 16.143 ; flag_rd                          ; word~350                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.798      ;
; 16.143 ; flag_rd                          ; word~347                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.046     ; 3.798      ;
+--------+----------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50MHz'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; flag_rd                                               ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|rx_valid_start                         ; uart:uart_inst|rx_valid_start                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|rx_valid_stop                          ; uart:uart_inst|rx_valid_stop                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|count_bit_rx[3]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|count_bit_rx[1]                        ; uart:uart_inst|count_bit_rx[1]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|count_bit_rx[2]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|cmd[1]                           ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:inst_lcd_top|ptr[0]                           ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_inst|rx_busy                                ; uart:uart_inst|rx_busy                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|cmd[0]                           ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|clr_st                           ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:inst_lcd_top|EA.BOOT                          ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_inst|falling_serial_rx                      ; uart:uart_inst|falling_serial_rx                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_inst|new_byte                               ; uart:uart_inst|new_byte                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[0]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; uart:uart_inst|new_byte                               ; uart:uart_inst|rx_busy                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; uart:uart_inst|serial_rx_int                          ; uart:uart_inst|serial_rx_ff                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart:uart_inst|buffer_rx[0]                           ; uart:uart_inst|data_read[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0        ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.316      ;
; 0.196 ; uart:uart_inst|buffer_rx[1]                           ; uart:uart_inst|buffer_rx[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; uart:uart_inst|buffer_rx[4]                           ; uart:uart_inst|buffer_rx[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; uart:uart_inst|buffer_rx[6]                           ; uart:uart_inst|buffer_rx[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; uart:uart_inst|buffer_rx[2]                           ; uart:uart_inst|buffer_rx[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; uart:uart_inst|buffer_rx[2]                           ; uart:uart_inst|data_read[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; uart:uart_inst|buffer_rx[3]                           ; uart:uart_inst|buffer_rx[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; uart:uart_inst|buffer_rx[3]                           ; uart:uart_inst|data_read[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; uart:uart_inst|buffer_rx[6]                           ; uart:uart_inst|data_read[6]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; uart:uart_inst|buffer_rx[1]                           ; uart:uart_inst|data_read[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; uart:uart_inst|buffer_rx[4]                           ; uart:uart_inst|data_read[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; uart:uart_inst|count_baud_rx[8]                       ; uart:uart_inst|count_baud_rx[8]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.321      ;
; 0.204 ; uart:uart_inst|count_baud_rx[8]                       ; uart:uart_inst|clock_baud_rx                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.327      ;
; 0.207 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.329      ;
; 0.208 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.331      ;
; 0.209 ; uart:uart_inst|enable_1mhz                            ; uart:uart_inst|new_byte                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; lcd_top:inst_lcd_top|line_st                          ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.333      ;
; 0.211 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[1]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.333      ;
; 0.211 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[2]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.333      ;
; 0.212 ; uart:uart_inst|rx_busy                                ; uart:uart_inst|falling_serial_rx                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; uart:uart_inst|count_bit_rx[0]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.335      ;
; 0.217 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; uart:uart_inst|div_clock[4]                           ; uart:uart_inst|div_clock[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.339      ;
; 0.220 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.342      ;
; 0.266 ; uart:uart_inst|serial_rx_ff                           ; uart:uart_inst|rising_new_byte                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.388      ;
; 0.268 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|clk_en    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.389      ;
; 0.273 ; uart:uart_inst|buffer_rx[5]                           ; uart:uart_inst|data_read[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; uart:uart_inst|div_clock[5]                           ; uart:uart_inst|enable_1mhz                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.395      ;
; 0.281 ; uart:uart_inst|serial_rx_ff                           ; uart:uart_inst|rx_valid_stop                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.404      ;
; 0.287 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 0.425      ;
; 0.289 ; count_2[11]                                           ; count_2[11]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.411      ;
; 0.290 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.054      ; 0.428      ;
; 0.291 ; count_2[13]                                           ; count_2[13]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.413      ;
; 0.291 ; count_2[1]                                            ; count_2[1]                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.413      ;
; 0.292 ; count_2[21]                                           ; count_2[21]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.414      ;
; 0.293 ; count_2[14]                                           ; count_2[14]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; count_2[6]                                            ; count_2[6]                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; count_2[22]                                           ; count_2[22]                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.416      ;
; 0.298 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart:uart_inst|div_clock[2]                           ; uart:uart_inst|div_clock[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.422      ;
; 0.300 ; uart:uart_inst|count_baud_rx[5]                       ; uart:uart_inst|count_baud_rx[5]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.422      ;
; 0.301 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; uart:uart_inst|count_baud_rx[1]                       ; uart:uart_inst|count_baud_rx[1]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; uart:uart_inst|count_baud_rx[7]                       ; uart:uart_inst|count_baud_rx[7]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; uart:uart_inst|buffer_rx[5]                           ; uart:uart_inst|buffer_rx[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart:uart_inst|count_baud_rx[2]                       ; uart:uart_inst|count_baud_rx[2]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; uart:uart_inst|count_baud_rx[6]                       ; uart:uart_inst|count_baud_rx[6]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; uart:uart_inst|count_baud_rx[4]                       ; uart:uart_inst|count_baud_rx[4]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; uart:uart_inst|count_baud_rx[3]                       ; uart:uart_inst|count_baud_rx[3]                       ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart:uart_inst|count_bit_rx[2]                        ; uart:uart_inst|count_bit_rx[3]                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.431      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50MHz'                                                                                                                                          ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.080 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.052     ; 2.855      ;
; 17.251 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.IDLE                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.051     ; 2.685      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.146 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.769      ;
; 18.178 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.737      ;
; 18.178 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.072     ; 1.737      ;
; 18.709 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.223      ;
; 18.709 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.223      ;
; 18.709 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.223      ;
; 18.709 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.223      ;
; 18.709 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.223      ;
; 18.709 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.223      ;
; 18.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[2]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.034     ; 1.152      ;
; 18.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[1]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.034     ; 1.152      ;
; 18.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[3]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.034     ; 1.152      ;
; 18.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[5]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.034     ; 1.152      ;
; 18.801 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[4]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.034     ; 1.152      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.802 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.828 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.055     ; 1.104      ;
; 18.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[4]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 1.120      ;
; 18.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[3]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 1.120      ;
; 18.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[2]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 1.120      ;
; 18.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[1]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 1.120      ;
; 18.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[5]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 1.120      ;
; 18.831 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 1.120      ;
; 18.844 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.054     ; 1.089      ;
; 18.844 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.054     ; 1.089      ;
; 18.844 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.054     ; 1.089      ;
; 18.844 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.054     ; 1.089      ;
; 18.844 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.054     ; 1.089      ;
; 18.844 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.054     ; 1.089      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.TESTWORD                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.CLRLCD                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 18.858 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.037     ; 1.092      ;
; 19.005 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 0.946      ;
; 19.005 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 0.946      ;
; 19.005 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 0.946      ;
; 19.005 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 0.946      ;
; 19.005 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 0.946      ;
; 19.005 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.036     ; 0.946      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[0]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[7]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[4]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[3]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[2]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[1]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.010 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[5]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.939      ;
; 19.290 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[6]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.659      ;
; 19.290 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.659      ;
; 19.290 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.659      ;
; 19.290 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.659      ;
; 19.290 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 20.000       ; -0.038     ; 0.659      ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50MHz'                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[6]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.598      ;
; 0.476 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.598      ;
; 0.476 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|line_st                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.598      ;
; 0.476 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE2                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.598      ;
; 0.476 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.LINE1                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.598      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[0]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[7]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[4]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[3]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[2]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[1]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|data[5]                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.828      ;
; 0.708 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[5]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[4]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[1]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[2]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|ptr[3]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.832      ;
; 0.829 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.956      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cmd[0]                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.TESTWORD                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|clr_st                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.AWAIT                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WRLCD                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.CLRLCD                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.BOOT                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.038      ; 0.955      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.841 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.968      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.854 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.043      ; 0.981      ;
; 0.856 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[4]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.980      ;
; 0.856 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[3]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.980      ;
; 0.856 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[2]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.980      ;
; 0.856 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[1]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.980      ;
; 0.856 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[5]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.980      ;
; 0.856 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|cnt_data[0]                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.040      ; 0.980      ;
; 0.880 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[2]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.041      ; 1.005      ;
; 0.880 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[1]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.041      ; 1.005      ;
; 0.880 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[3]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.041      ; 1.005      ;
; 0.880 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[5]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.041      ; 1.005      ;
; 0.880 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; count[4]                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.041      ; 1.005      ;
; 0.945 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[0]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.042      ; 1.071      ;
; 0.945 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[6]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.042      ; 1.071      ;
; 0.945 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[1]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.042      ; 1.071      ;
; 0.945 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[3]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.042      ; 1.071      ;
; 0.945 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[4]   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.042      ; 1.071      ;
; 0.945 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[2]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.042      ; 1.071      ;
; 1.398 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[0]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.025      ; 1.507      ;
; 1.398 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[6]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.025      ; 1.507      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 1.418 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.024      ; 1.526      ;
; 2.187 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; lcd_top:inst_lcd_top|EA.IDLE                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.046      ; 2.317      ;
; 2.332 ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2 ; flag_rd                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.046      ; 2.462      ;
+-------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50MHz'                                                                                    ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.AWAIT                         ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.BOOT                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.CLRLCD                        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.LINE1                         ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.LINE2                         ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.TESTWORD                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.WAITLCD1                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.WAITLCD2                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|EA.WRLCD                         ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|clr_st                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cmd[0]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|cmd[1]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[0]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[1]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[2]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[3]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[4]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[5]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[6]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|data[7]                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.AWAIT  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.BOOT   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CADDR  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.CLRLCD ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.IDLE   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.INIT   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|EA.WRLCD  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[1]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[2]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[3]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[4]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[5]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[7]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|cnt[8]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[0]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[10] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[1]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[2]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[3]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[4]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[5]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[6]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[7]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[8]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|count[9]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[2]   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[5]   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|data[7]   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[0]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[1]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|index[3]  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|lcd_ctrl:lcd_ctrl_inst|ready_o   ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; lcd_top:inst_lcd_top|line_st                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_1        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_2        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[0]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[1]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[2]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[3]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[4]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[5]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[6]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|buffer_rx[7]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_bit_rx[0]                        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_bit_rx[1]                        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_bit_rx[2]                        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|count_bit_rx[3]                        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[0]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[1]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[2]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[3]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[4]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[5]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[6]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|data_read[7]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|div_clock[0]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|div_clock[1]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|div_clock[2]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|div_clock[3]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|div_clock[4]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|div_clock[5]                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|enable_1mhz                            ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|falling_serial_rx                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|new_byte                               ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|rising_new_byte                        ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|rx_busy                                ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|rx_valid_start                         ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|rx_valid_stop                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|serial_rx_ff                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; uart:uart_inst|serial_rx_int                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~108                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~126                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~188                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~190                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~199                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~200                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~201                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~202                                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50MHz ; Rise       ; word~203                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 3.997 ;    ;    ; 4.602 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 3.865 ;    ;    ; 4.462 ;
+------------+---------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.987 ns




+---------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                          ;
+-------------+------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                           ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+------------------------------------------------+----------------------+-------------------------+
; UART_RXD    ; uart:uart_inst|serial_rx_int                   ; Not Calculated       ; No                      ;
; KEY[11]     ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0 ; Not Calculated       ; No                      ;
+-------------+------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------+
; Chain Summary                                          ;
+-------------------------+------------------------------+
; Property                ; Value                        ;
+-------------------------+------------------------------+
; Source Node             ; UART_RXD                     ;
; Synchronization Node    ; uart:uart_inst|serial_rx_int ;
; Typical MTBF (years)    ; Not Calculated               ;
; Included in Design MTBF ; No                           ;
+-------------------------+------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 37.987         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50MHz                                                              ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  UART_RXD                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  uart:uart_inst|serial_rx_int                                             ;                ;              ;                  ; 19.577       ;
;  uart:uart_inst|serial_rx_ff                                              ;                ;              ;                  ; 18.410       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------+
; Chain Summary                                                            ;
+-------------------------+------------------------------------------------+
; Property                ; Value                                          ;
+-------------------------+------------------------------------------------+
; Source Node             ; KEY[11]                                        ;
; Synchronization Node    ; reset_sync:reset_synch_50mhz_inst|r_rst_sync_0 ;
; Typical MTBF (years)    ; Not Calculated                                 ;
; Included in Design MTBF ; No                                             ;
+-------------------------+------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 56.263         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50MHz                                                              ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  KEY[11]                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_0                           ;                ;              ;                  ; 19.573       ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_1                           ;                ;              ;                  ; 19.510       ;
;  reset_sync:reset_synch_50mhz_inst|r_rst_sync_2                           ;                ;              ;                  ; 17.180       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 12.227 ; 0.185 ; 14.625   ; 0.476   ; 9.445               ;
;  CLOCK_50MHz     ; 12.227 ; 0.185 ; 14.625   ; 0.476   ; 9.445               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50MHz     ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 7.521 ;    ;    ; 7.844 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; SW[3]      ; LCD_BACKLIGHT ; 3.865 ;    ;    ; 4.462 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_RS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BACKLIGHT ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50MHz             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.178 V                              ; 0.07 V                               ; 2.92e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.178 V                             ; 0.07 V                              ; 2.92e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BACKLIGHT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_D[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_D[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_D[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_D[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; LCD_D[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.37 V              ; -0.0165 V           ; 0.189 V                              ; 0.04 V                               ; 5e-10 s                     ; 5.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.37 V             ; -0.0165 V          ; 0.189 V                             ; 0.04 V                              ; 5e-10 s                    ; 5.07e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.178 V                              ; 0.07 V                               ; 2.92e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.178 V                             ; 0.07 V                              ; 2.92e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; LCD_D[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.37 V              ; -0.0165 V           ; 0.189 V                              ; 0.04 V                               ; 5e-10 s                     ; 5.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.37 V             ; -0.0165 V          ; 0.189 V                             ; 0.04 V                              ; 5e-10 s                    ; 5.07e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.79e-09 V                   ; 2.37 V              ; -0.0226 V           ; 0.146 V                              ; 0.053 V                              ; 4.8e-10 s                   ; 4.31e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.79e-09 V                  ; 2.37 V             ; -0.0226 V          ; 0.146 V                             ; 0.053 V                             ; 4.8e-10 s                  ; 4.31e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.36 V              ; -0.00431 V          ; 0.132 V                              ; 0.013 V                              ; 6.77e-10 s                  ; 8.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.36 V             ; -0.00431 V         ; 0.132 V                             ; 0.013 V                             ; 6.77e-10 s                 ; 8.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.33 V              ; -0.00266 V          ; 0.11 V                               ; 0.064 V                              ; 3.55e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.33 V             ; -0.00266 V         ; 0.11 V                              ; 0.064 V                             ; 3.55e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BACKLIGHT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.35 V              ; -0.00786 V          ; 0.123 V                              ; 0.034 V                              ; 6.66e-10 s                  ; 6.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.35 V             ; -0.00786 V         ; 0.123 V                             ; 0.034 V                             ; 6.66e-10 s                 ; 6.45e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.33 V              ; -0.00266 V          ; 0.11 V                               ; 0.064 V                              ; 3.55e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.33 V             ; -0.00266 V         ; 0.11 V                              ; 0.064 V                             ; 3.55e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; LCD_D[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.35 V              ; -0.00786 V          ; 0.123 V                              ; 0.034 V                              ; 6.66e-10 s                  ; 6.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.35 V             ; -0.00786 V         ; 0.123 V                             ; 0.034 V                             ; 6.66e-10 s                 ; 6.45e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.7e-07 V                    ; 2.35 V              ; -0.00826 V          ; 0.089 V                              ; 0.034 V                              ; 6.08e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.7e-07 V                   ; 2.35 V             ; -0.00826 V         ; 0.089 V                             ; 0.034 V                             ; 6.08e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.08e-07 V                   ; 2.34 V              ; -0.00367 V          ; 0.099 V                              ; 0.024 V                              ; 7.72e-10 s                  ; 1.04e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.08e-07 V                  ; 2.34 V             ; -0.00367 V         ; 0.099 V                             ; 0.024 V                             ; 7.72e-10 s                 ; 1.04e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; LCD_BACKLIGHT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; LCD_D[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; LCD_D[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; LCD_D[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50MHz ; CLOCK_50MHz ; 8460     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50MHz ; CLOCK_50MHz ; 8460     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50MHz ; CLOCK_50MHz ; 80       ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50MHz ; CLOCK_50MHz ; 80       ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Nov 18 18:24:13 2023
Info: Command: quartus_sta Labx10 -c Labx10
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Labx10.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.227               0.000 CLOCK_50MHz 
Info (332146): Worst-case hold slack is 0.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.410               0.000 CLOCK_50MHz 
Info (332146): Worst-case recovery slack is 14.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.625               0.000 CLOCK_50MHz 
Info (332146): Worst-case removal slack is 0.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.975               0.000 CLOCK_50MHz 
Info (332146): Worst-case minimum pulse width slack is 9.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.755               0.000 CLOCK_50MHz 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.963 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.759               0.000 CLOCK_50MHz 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 CLOCK_50MHz 
Info (332146): Worst-case recovery slack is 14.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.971               0.000 CLOCK_50MHz 
Info (332146): Worst-case removal slack is 0.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.877               0.000 CLOCK_50MHz 
Info (332146): Worst-case minimum pulse width slack is 9.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.771               0.000 CLOCK_50MHz 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.334 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.902               0.000 CLOCK_50MHz 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 CLOCK_50MHz 
Info (332146): Worst-case recovery slack is 17.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.080               0.000 CLOCK_50MHz 
Info (332146): Worst-case removal slack is 0.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.476               0.000 CLOCK_50MHz 
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.445               0.000 CLOCK_50MHz 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.987 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4656 megabytes
    Info: Processing ended: Sat Nov 18 18:24:17 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


