{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611907931244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611907931245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 16:12:11 2021 " "Processing started: Fri Jan 29 16:12:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611907931245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611907931245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc -c soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611907931245 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1611907931422 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1611907931422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1611907931557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_COLOR osd_color osd.v(31) " "Verilog HDL Declaration information at osd.v(31): object \"OSD_COLOR\" differs only in case from object \"osd_color\" in the same scope" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1611907931602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd.v 1 1 " "Found 1 design units, including 1 entities, in source file osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/sdram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931981 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "T80_Reg.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_Reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931984 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "T80_Reg.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_Reg.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80_Pack.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "T80_MCode.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_MCode.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931991 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "T80_MCode.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_MCode.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "T80_ALU.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_ALU.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931994 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "T80_ALU.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80_ALU.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931998 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907931998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907931998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907932001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907932001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907932004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907932004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hs HS vga.v(23) " "Verilog HDL Declaration information at vga.v(23): object \"hs\" differs only in case from object \"HS\" in the same scope" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/vga.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1611907932006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vs VS vga.v(24) " "Verilog HDL Declaration information at vga.v(24): object \"vs\" differs only in case from object \"VS\" in the same scope" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/vga.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1611907932006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/vga.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907932006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907932006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file boot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_rom " "Found entity 1: boot_rom" {  } { { "boot_rom.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/boot_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907932009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907932009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611907932067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io\"" {  } { { "soc.v" "user_io" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932085 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_sck user_io.v(88) " "Verilog HDL warning at user_io.v(88): assignments to spi_sck create a combinational loop" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 88 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(162) " "Verilog HDL assignment warning at user_io.v(162): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(227) " "Verilog HDL assignment warning at user_io.v(227): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(292) " "Verilog HDL assignment warning at user_io.v(292): truncated value with size 32 to match size of target (6)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(303) " "Verilog HDL assignment warning at user_io.v(303): truncated value with size 32 to match size of target (6)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(355) " "Verilog HDL assignment warning at user_io.v(355): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(361) " "Verilog HDL assignment warning at user_io.v(361): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932110 "|soc|user_io:user_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:osd " "Elaborating entity \"osd\" for hierarchy \"osd:osd\"" {  } { { "soc.v" "osd" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(146) " "Verilog HDL assignment warning at osd.v(146): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(147) " "Verilog HDL assignment warning at osd.v(147): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(148) " "Verilog HDL assignment warning at osd.v(148): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(149) " "Verilog HDL assignment warning at osd.v(149): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 osd.v(165) " "Verilog HDL assignment warning at osd.v(165): truncated value with size 10 to match size of target (8)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 osd.v(166) " "Verilog HDL assignment warning at osd.v(166): truncated value with size 10 to match size of target (7)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 osd.v(174) " "Verilog HDL assignment warning at osd.v(174): truncated value with size 32 to match size of target (3)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611907932130 "|soc|osd:osd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "soc.v" "vga" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram\"" {  } { { "soc.v" "sdram" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:T80s " "Elaborating entity \"T80s\" for hierarchy \"T80s:T80s\"" {  } { { "soc.v" "T80s" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:T80s\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:T80s\|T80:u0\"" {  } { { "T80s.vhd" "u0" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:T80s\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:T80s\|T80:u0\|T80_MCode:mcode\"" {  } { { "T80.vhd" "mcode" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:T80s\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:T80s\|T80:u0\|T80_ALU:alu\"" {  } { { "T80.vhd" "alu" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:T80s\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:T80s\|T80:u0\|T80_Reg:Regs\"" {  } { { "T80.vhd" "Regs" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_rom boot_rom:boot_rom " "Elaborating entity \"boot_rom\" for hierarchy \"boot_rom:boot_rom\"" {  } { { "soc.v" "boot_rom" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram boot_rom:boot_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"boot_rom:boot_rom\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "altsyncram_component" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/boot_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boot_rom:boot_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"boot_rom:boot_rom\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/boot_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907932357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boot_rom:boot_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"boot_rom:boot_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file boot_rom.hex " "Parameter \"init_file\" = \"boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932358 ""}  } { { "boot_rom.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/boot_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611907932358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09a1 " "Found entity 1: altsyncram_09a1" {  } { { "db/altsyncram_09a1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/altsyncram_09a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907932421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907932421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09a1 boot_rom:boot_rom\|altsyncram:altsyncram_component\|altsyncram_09a1:auto_generated " "Elaborating entity \"altsyncram_09a1\" for hierarchy \"boot_rom:boot_rom\|altsyncram:altsyncram_component\|altsyncram_09a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "soc.v" "pll" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 27 " "Parameter \"clk1_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 27 " "Parameter \"clk2_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 32 " "Parameter \"clk2_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2500 " "Parameter \"clk2_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932463 ""}  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611907932463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907932526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907932526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907932528 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "user_io:user_io\|spi_sck~synth " "Found clock multiplexer user_io:user_io\|spi_sck~synth" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 88 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1611907933311 "|soc|user_io:user_io|spi_sck"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1611907933311 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga:vga\|vmem_rtl_0 " "Inferred dual-clock RAM node \"vga:vga\|vmem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1611907933352 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "osd:osd\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"osd:osd\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1611907933352 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:vga\|vmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:vga\|vmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16000 " "Parameter NUMWORDS_A set to 16000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16000 " "Parameter NUMWORDS_B set to 16000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1611907935525 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1611907935525 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1611907935525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga\|altsyncram:vmem_rtl_0 " "Elaborated megafunction instantiation \"vga:vga\|altsyncram:vmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga\|altsyncram:vmem_rtl_0 " "Instantiated megafunction \"vga:vga\|altsyncram:vmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16000 " "Parameter \"NUMWORDS_A\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16000 " "Parameter \"NUMWORDS_B\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935548 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611907935548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8d1 " "Found entity 1: altsyncram_u8d1" {  } { { "db/altsyncram_u8d1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/altsyncram_u8d1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907935609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907935609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907935679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907935679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907935736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907935736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907935795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907935795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611907935806 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611907935806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66d1 " "Found entity 1: altsyncram_66d1" {  } { { "db/altsyncram_66d1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/altsyncram_66d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611907935864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611907935864 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1611907936339 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 982 -1 0 } } { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80.vhd" 357 -1 0 } } { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80s.vhd" 90 -1 0 } } { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/T80s.vhd" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1611907936456 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1611907936457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[12\] GND " "Pin \"SDRAM_A\[12\]\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_DQML"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611907940470 "|soc|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1611907940470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1611907940702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1611907947524 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[5\] " "Logic cell \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "user_io.v" "serial_out_byte\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[6\] " "Logic cell \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "user_io.v" "serial_out_byte\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[7\] " "Logic cell \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "user_io.v" "serial_out_byte\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[4\] " "Logic cell \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "user_io.v" "serial_out_byte\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[1\] " "Logic cell \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "user_io.v" "serial_out_byte\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[2\] " "Logic cell \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "user_io.v" "serial_out_byte\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[3\] " "Logic cell \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "user_io.v" "serial_out_byte\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[0\] " "Logic cell \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "user_io.v" "serial_out_byte\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[7\] " "Logic cell \"user_io:user_io\|spi_sck_D\[7\]\"" {  } { { "user_io.v" "spi_sck_D\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[6\] " "Logic cell \"user_io:user_io\|spi_sck_D\[6\]\"" {  } { { "user_io.v" "spi_sck_D\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[5\] " "Logic cell \"user_io:user_io\|spi_sck_D\[5\]\"" {  } { { "user_io.v" "spi_sck_D\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[4\] " "Logic cell \"user_io:user_io\|spi_sck_D\[4\]\"" {  } { { "user_io.v" "spi_sck_D\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[3\] " "Logic cell \"user_io:user_io\|spi_sck_D\[3\]\"" {  } { { "user_io.v" "spi_sck_D\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[2\] " "Logic cell \"user_io:user_io\|spi_sck_D\[2\]\"" {  } { { "user_io.v" "spi_sck_D\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[1\] " "Logic cell \"user_io:user_io\|spi_sck_D\[1\]\"" {  } { { "user_io.v" "spi_sck_D\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[0\] " "Logic cell \"user_io:user_io\|spi_sck_D\[0\]\"" {  } { { "user_io.v" "spi_sck_D\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947537 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1611907947537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1611907947637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1611907947812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947978 "|soc|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS2 " "No output dependent on input pin \"SPI_SS2\"" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947978 "|soc|SPI_SS2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS4 " "No output dependent on input pin \"SPI_SS4\"" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907947978 "|soc|SPI_SS4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1611907947978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2893 " "Implemented 2893 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611907947980 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611907947980 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1611907947980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2792 " "Implemented 2792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611907947980 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1611907947980 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1611907947980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611907947980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611907948008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 16:12:28 2021 " "Processing ended: Fri Jan 29 16:12:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611907948008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611907948008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611907948008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611907948008 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1611907949380 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1611907949380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611907949381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611907949382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 16:12:28 2021 " "Processing started: Fri Jan 29 16:12:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611907949382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611907949382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc -c soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611907949382 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1611907949463 ""}
{ "Info" "0" "" "Project  = soc" {  } {  } 0 0 "Project  = soc" 0 0 "Fitter" 0 0 1611907949463 ""}
{ "Info" "0" "" "Revision = soc" {  } {  } 0 0 "Revision = soc" 0 0 "Fitter" 0 0 1611907949463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1611907949532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc EP4CE22F17I7 " "Selected device EP4CE22F17I7 for design \"soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611907949600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611907949639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611907949639 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1611907949692 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 77 65 0 0 " "Implementing clock multiplication of 77, clock division of 65, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1611907949692 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 77 65 -29 -2555 " "Implementing clock multiplication of 77, clock division of 65, and phase shift of -29 degrees (-2555 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1611907949692 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1611907949692 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611907949735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17A7 " "Device EP4CE10F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C7 " "Device EP4CE10F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I7 " "Device EP4CE10F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17A7 " "Device EP4CE6F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C7 " "Device EP4CE6F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I7 " "Device EP4CE6F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17A7 " "Device EP4CE15F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C7 " "Device EP4CE15F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I7 " "Device EP4CE15F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17A7 " "Device EP4CE22F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C7 " "Device EP4CE22F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611907949948 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611907949948 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 4990 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611907949952 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611907949952 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611907949952 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611907949953 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1611907949958 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 68 " "No exact pin location assignment(s) for 6 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1611907950400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1611907950400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1611907950400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1611907950400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1611907950400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1611907950400 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1611907950400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "soc.sdc " "Synopsys Design Constraints File file not found: 'soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611907952390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611907952391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611907952398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|combout " "Node \"user_io\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907952402 ""} { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|datac " "Node \"user_io\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907952402 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611907952402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611907952417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611907952418 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1611907952419 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1611907952419 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   clk_div\[2\] " "   1.000   clk_div\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037  CLOCK_27\[0\] " "  37.037  CLOCK_27\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.682 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.682 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      SPI_SCK " "   1.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   vga:vga\|hs " "   1.000   vga:vga\|hs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611907952419 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1611907952419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952581 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 80 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952581 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 80 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 80 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_SCK~input (placed in PIN R1 (DQS3L/CQ3L#,CDPCLK1)) " "Automatically promoted node SPI_SCK~input (placed in PIN R1 (DQS3L/CQ3L#,CDPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|spi_sck_D\[0\] " "Destination node user_io:user_io\|spi_sck_D\[0\]" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 87 -1 0 } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_io:user_io\|spi_sck_D\[0\]" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 4981 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div\[2\]  " "Automatically promoted node clk_div\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|q\[0\]~0 " "Destination node sdram:sdram\|q\[0\]~0" {  } { { "sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/sdram.v" 67 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram:sdram|q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|q\[1\]~1 " "Destination node sdram:sdram\|q\[1\]~1" {  } { { "sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/sdram.v" 67 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram:sdram|q[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|q\[2\]~2 " "Destination node sdram:sdram\|q\[2\]~2" {  } { { "sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/sdram.v" 67 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram:sdram|q[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div\[2\]~0 " "Destination node clk_div\[2\]~0" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 189 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 189 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io\|spi_sck~0  " "Automatically promoted node user_io:user_io\|spi_sck~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|spi_sck~0 " "Destination node user_io:user_io\|spi_sck~0" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 88 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 3299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611907952582 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 88 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 3299 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vga\|hs  " "Automatically promoted node vga:vga\|hs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga\|hs~0 " "Destination node vga:vga\|hs~0" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/vga.v" 23 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|hs~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1807 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd\|h_osd_active~5 " "Destination node osd:osd\|h_osd_active~5" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 151 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:osd|h_osd_active~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1851 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd\|h_osd_active~8 " "Destination node osd:osd\|h_osd_active~8" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 151 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:osd|h_osd_active~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd\|hsD " "Destination node osd:osd\|hsD" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/osd.v" 89 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:osd|hsD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Destination node VGA_HS~output" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 4942 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611907952583 ""}  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/vga.v" 23 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|hs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~2  " "Automatically promoted node Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611907952583 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 112 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611907952583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611907953135 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611907953137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611907953138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611907953141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611907953144 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611907953146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611907953147 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611907953149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611907953775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1611907953778 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611907953778 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1611907953788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1611907953788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1611907953788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 20 5 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 16 2 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1611907953789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1611907953789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1611907953789 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] SDRAM_CLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/pll.v" 102 0 0 } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 201 0 0 } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1611907953823 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_L " "Node \"AUDIO_L\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_R " "Node \"AUDIO_R\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50\[0\] " "Node \"CLOCK_50\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50\[1\] " "Node \"CLOCK_50\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1611907953855 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1611907953855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611907953856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611907955085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611907955682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611907955708 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611907956764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611907956764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611907957484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1611907959961 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611907959961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611907961169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.05 " "Total time spent on timing analysis during the Fitter is 2.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1611907961233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611907961286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611907962104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611907962165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611907962742 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611907963488 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1611907963915 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[1\] 3.3-V LVTTL T9 " "Pin CLOCK_27\[1\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_27[1] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 5 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL L7 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL P3 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS4 3.3-V LVTTL R3 " "Pin SPI_SS4 uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SS4 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL R16 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL P15 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL P16 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL N15 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL N16 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL L14 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL L15 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL L16 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL K15 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL K16 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL J15 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL J16 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL J14 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL G16 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL G15 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL F16 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[0\] 3.3-V LVTTL R9 " "Pin CLOCK_27\[0\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_27[0] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 5 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL N3 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL T3 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL R1 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963936 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1611907963936 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL H2 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1611907963939 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1611907963939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.fit.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611907964158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611907965919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 16:12:45 2021 " "Processing ended: Fri Jan 29 16:12:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611907965919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611907965919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611907965919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611907965919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611907967808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611907967808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 16:12:47 2021 " "Processing started: Fri Jan 29 16:12:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611907967808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611907967808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc -c soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611907967808 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611907968881 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611907969022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611907969373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 16:12:49 2021 " "Processing ended: Fri Jan 29 16:12:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611907969373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611907969373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611907969373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611907969373 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611907974792 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1611907975552 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1611907975552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611907975553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611907975554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 16:12:55 2021 " "Processing started: Fri Jan 29 16:12:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611907975554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611907975554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc -c soc " "Command: quartus_sta soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611907975554 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1611907975661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1611907975856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611907975908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611907975909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "soc.sdc " "Synopsys Design Constraints File file not found: 'soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1611907976473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1611907976473 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976480 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976480 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976480 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976480 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1611907976480 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|hs vga:vga\|hs " "create_clock -period 1.000 -name vga:vga\|hs vga:vga\|hs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCK SPI_SCK " "create_clock -period 1.000 -name SPI_SCK SPI_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div\[2\] clk_div\[2\] " "create_clock -period 1.000 -name clk_div\[2\] clk_div\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976481 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|combout " "Node \"user_io\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907976484 ""} { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|datab " "Node \"user_io\|spi_sck~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611907976484 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson5/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611907976484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1611907976628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976629 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1611907976630 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1611907976640 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1611907976785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611907976785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.150 " "Worst-case setup slack is -12.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.150     -3332.031 clk_div\[2\]  " "  -12.150     -3332.031 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.249       -35.878 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.249       -35.878 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.233      -262.786 SPI_SCK  " "   -7.233      -262.786 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.690       -22.722 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.690       -22.722 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996       -46.942 vga:vga\|hs  " "   -1.996       -46.942 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907976810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.356 " "Worst-case hold slack is -1.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356        -1.356 vga:vga\|hs  " "   -1.356        -1.356 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356        -0.356 SPI_SCK  " "   -0.356        -0.356 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.672 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.209        -0.672 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204        -0.204 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.204        -0.204 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 clk_div\[2\]  " "    0.392         0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907977162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.970 " "Worst-case recovery slack is -3.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970       -23.802 SPI_SCK  " "   -3.970       -23.802 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.734      -643.753 clk_div\[2\]  " "   -3.734      -643.753 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907977166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.580 " "Worst-case removal slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -9.445 SPI_SCK  " "   -1.580        -9.445 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.535         0.000 clk_div\[2\]  " "    3.535         0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907977170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -536.617 SPI_SCK  " "   -3.000      -536.617 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693      -591.071 clk_div\[2\]  " "   -2.693      -591.071 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -41.120 vga:vga\|hs  " "   -1.285       -41.120 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.346         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.346         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.326         0.000 CLOCK_27\[0\]  " "   18.326         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.556         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.556         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907977172 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1611907977551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1611907977592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1611907980078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1611907980337 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611907980337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.032 " "Worst-case setup slack is -11.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.032     -3018.683 clk_div\[2\]  " "  -11.032     -3018.683 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.267       -32.272 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.267       -32.272 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.720      -236.199 SPI_SCK  " "   -6.720      -236.199 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.987       -20.006 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.987       -20.006 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730       -39.856 vga:vga\|hs  " "   -1.730       -39.856 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907980342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.187 " "Worst-case hold slack is -1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187        -1.187 vga:vga\|hs  " "   -1.187        -1.187 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291        -0.985 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.291        -0.985 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286        -0.286 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.286        -0.286 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.198 SPI_SCK  " "   -0.198        -0.198 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 clk_div\[2\]  " "    0.363         0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907980354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.689 " "Worst-case recovery slack is -3.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.689       -22.119 SPI_SCK  " "   -3.689       -22.119 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.275      -564.317 clk_div\[2\]  " "   -3.275      -564.317 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907980362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.269 " "Worst-case removal slack is -1.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269        -7.564 SPI_SCK  " "   -1.269        -7.564 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.183         0.000 clk_div\[2\]  " "    3.183         0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907980369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -492.418 SPI_SCK  " "   -3.000      -492.418 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649      -588.783 clk_div\[2\]  " "   -2.649      -588.783 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -41.120 vga:vga\|hs  " "   -1.285       -41.120 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.345         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.345         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.311         0.000 CLOCK_27\[0\]  " "   18.311         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.555         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.555         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907980375 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1611907980666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1611907980942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1611907980952 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611907980952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.569 " "Worst-case setup slack is -5.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.569     -1472.894 clk_div\[2\]  " "   -5.569     -1472.894 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217       -19.050 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.217       -19.050 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.616       -12.953 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.616       -12.953 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.810       -89.707 SPI_SCK  " "   -2.810       -89.707 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424        -7.303 vga:vga\|hs  " "   -0.424        -7.303 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907981042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.975 " "Worst-case hold slack is -0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975        -0.975 vga:vga\|hs  " "   -0.975        -0.975 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651        -2.433 SPI_SCK  " "   -0.651        -2.433 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.003         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.005         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 clk_div\[2\]  " "    0.163         0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907981183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.392 " "Worst-case recovery slack is -1.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392      -239.109 clk_div\[2\]  " "   -1.392      -239.109 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936        -5.606 SPI_SCK  " "   -0.936        -5.606 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907981334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.170 " "Worst-case removal slack is -1.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170        -7.010 SPI_SCK  " "   -1.170        -7.010 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797         0.000 clk_div\[2\]  " "    1.797         0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907981375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -259.864 SPI_SCK  " "   -3.000      -259.864 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -403.000 clk_div\[2\]  " "   -1.000      -403.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 vga:vga\|hs  " "   -1.000       -32.000 vga:vga\|hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.414         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.414         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.935         0.000 CLOCK_27\[0\]  " "   17.935         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.595         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.595         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611907981408 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611907983001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611907983002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611907983344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 16:13:03 2021 " "Processing ended: Fri Jan 29 16:13:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611907983344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611907983344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611907983344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611907983344 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611907988077 ""}
