
ARM_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001798  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080018a4  080018a4  000118a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018d4  080018d4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080018d4  080018d4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018d4  080018d4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018d4  080018d4  000118d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018d8  080018d8  000118d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080018dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  080018e8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  080018e8  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006905  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014bb  00000000  00000000  0002697d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000648  00000000  00000000  00027e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004c5  00000000  00000000  00028480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015faa  00000000  00000000  00028945  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007d31  00000000  00000000  0003e8ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007e732  00000000  00000000  00046620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001814  00000000  00000000  000c4d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000c6568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800188c 	.word	0x0800188c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800188c 	.word	0x0800188c

0800014c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000150:	f3bf 8f4f 	dsb	sy
}
 8000154:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000156:	4b06      	ldr	r3, [pc, #24]	; (8000170 <__NVIC_SystemReset+0x24>)
 8000158:	68db      	ldr	r3, [r3, #12]
 800015a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800015e:	4904      	ldr	r1, [pc, #16]	; (8000170 <__NVIC_SystemReset+0x24>)
 8000160:	4b04      	ldr	r3, [pc, #16]	; (8000174 <__NVIC_SystemReset+0x28>)
 8000162:	4313      	orrs	r3, r2
 8000164:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000166:	f3bf 8f4f 	dsb	sy
}
 800016a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800016c:	bf00      	nop
 800016e:	e7fd      	b.n	800016c <__NVIC_SystemReset+0x20>
 8000170:	e000ed00 	.word	0xe000ed00
 8000174:	05fa0004 	.word	0x05fa0004

08000178 <Bootloader_Init>:


Bootloader_Params_t BootLoader ;

void Bootloader_Init(void)
{
 8000178:	b480      	push	{r7}
 800017a:	af00      	add	r7, sp, #0
	/*FPEC unlock sequence */
	FPEC_REGISTER->FLASH_KEYR = KEY1 ;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <Bootloader_Init+0x18>)
 800017e:	4a05      	ldr	r2, [pc, #20]	; (8000194 <Bootloader_Init+0x1c>)
 8000180:	605a      	str	r2, [r3, #4]
	FPEC_REGISTER->FLASH_KEYR = KEY2 ;
 8000182:	4b03      	ldr	r3, [pc, #12]	; (8000190 <Bootloader_Init+0x18>)
 8000184:	4a04      	ldr	r2, [pc, #16]	; (8000198 <Bootloader_Init+0x20>)
 8000186:	605a      	str	r2, [r3, #4]

}
 8000188:	bf00      	nop
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	40022000 	.word	0x40022000
 8000194:	45670123 	.word	0x45670123
 8000198:	cdef89ab 	.word	0xcdef89ab

0800019c <Bootloader_main>:

void Bootloader_main(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
	uint8_t UART_RxData;
	switch(BootLoader.state)
 80001a2:	4b97      	ldr	r3, [pc, #604]	; (8000400 <Bootloader_main+0x264>)
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	2b09      	cmp	r3, #9
 80001a8:	f200 8153 	bhi.w	8000452 <Bootloader_main+0x2b6>
 80001ac:	a201      	add	r2, pc, #4	; (adr r2, 80001b4 <Bootloader_main+0x18>)
 80001ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b2:	bf00      	nop
 80001b4:	080001dd 	.word	0x080001dd
 80001b8:	08000213 	.word	0x08000213
 80001bc:	0800023f 	.word	0x0800023f
 80001c0:	08000269 	.word	0x08000269
 80001c4:	080002c1 	.word	0x080002c1
 80001c8:	08000385 	.word	0x08000385
 80001cc:	08000315 	.word	0x08000315
 80001d0:	08000405 	.word	0x08000405
 80001d4:	08000441 	.word	0x08000441
 80001d8:	08000445 	.word	0x08000445
	{
	case BL_NOT_INITIALIZED :
		/*check if bootloader msg is being received*/
		if (BootLoader.timeoutCount < 255)
 80001dc:	4b88      	ldr	r3, [pc, #544]	; (8000400 <Bootloader_main+0x264>)
 80001de:	785b      	ldrb	r3, [r3, #1]
 80001e0:	2bff      	cmp	r3, #255	; 0xff
 80001e2:	f000 8131 	beq.w	8000448 <Bootloader_main+0x2ac>
		{
			UART_1_RECEIVE( &UART_RxData, 10);
 80001e6:	1c7b      	adds	r3, r7, #1
 80001e8:	210a      	movs	r1, #10
 80001ea:	4618      	mov	r0, r3
 80001ec:	f000 fa64 	bl	80006b8 <UART_1_RECEIVE>
			if (UART_RxData == BOOTLOADER_START_MSG)
 80001f0:	787b      	ldrb	r3, [r7, #1]
 80001f2:	2b1f      	cmp	r3, #31
 80001f4:	d102      	bne.n	80001fc <Bootloader_main+0x60>
			{
				Bootloader_EraseData();
 80001f6:	f000 f935 	bl	8000464 <Bootloader_EraseData>
		}
		else
		{
			BootLoader.state == BL_DONE;
		}
		break;
 80001fa:	e125      	b.n	8000448 <Bootloader_main+0x2ac>
			else if (UART_RxData == APPLICATION_START_MSG)
 80001fc:	787b      	ldrb	r3, [r7, #1]
 80001fe:	2bf1      	cmp	r3, #241	; 0xf1
 8000200:	f000 8122 	beq.w	8000448 <Bootloader_main+0x2ac>
				BootLoader.timeoutCount++;
 8000204:	4b7e      	ldr	r3, [pc, #504]	; (8000400 <Bootloader_main+0x264>)
 8000206:	785b      	ldrb	r3, [r3, #1]
 8000208:	3301      	adds	r3, #1
 800020a:	b2da      	uxtb	r2, r3
 800020c:	4b7c      	ldr	r3, [pc, #496]	; (8000400 <Bootloader_main+0x264>)
 800020e:	705a      	strb	r2, [r3, #1]
		break;
 8000210:	e11a      	b.n	8000448 <Bootloader_main+0x2ac>

	case BL_INITIALIZED:
		BootLoader.length = 0;
 8000212:	4b7b      	ldr	r3, [pc, #492]	; (8000400 <Bootloader_main+0x264>)
 8000214:	2200      	movs	r2, #0
 8000216:	709a      	strb	r2, [r3, #2]
		BootLoader.offsetAddress = 0;
 8000218:	4b79      	ldr	r3, [pc, #484]	; (8000400 <Bootloader_main+0x264>)
 800021a:	2200      	movs	r2, #0
 800021c:	811a      	strh	r2, [r3, #8]
		BootLoader.address &= 0xffff0000;
 800021e:	4b78      	ldr	r3, [pc, #480]	; (8000400 <Bootloader_main+0x264>)
 8000220:	68db      	ldr	r3, [r3, #12]
 8000222:	0c1b      	lsrs	r3, r3, #16
 8000224:	041b      	lsls	r3, r3, #16
 8000226:	4a76      	ldr	r2, [pc, #472]	; (8000400 <Bootloader_main+0x264>)
 8000228:	60d3      	str	r3, [r2, #12]
		BootLoader.timeoutCount = 0;
 800022a:	4b75      	ldr	r3, [pc, #468]	; (8000400 <Bootloader_main+0x264>)
 800022c:	2200      	movs	r2, #0
 800022e:	705a      	strb	r2, [r3, #1]
		BootLoader.sum = 0;
 8000230:	4b73      	ldr	r3, [pc, #460]	; (8000400 <Bootloader_main+0x264>)
 8000232:	2200      	movs	r2, #0
 8000234:	809a      	strh	r2, [r3, #4]
		BootLoader.state = BL_RECEIVE_LENGTH_BYTE;
 8000236:	4b72      	ldr	r3, [pc, #456]	; (8000400 <Bootloader_main+0x264>)
 8000238:	2202      	movs	r2, #2
 800023a:	701a      	strb	r2, [r3, #0]
		break;
 800023c:	e109      	b.n	8000452 <Bootloader_main+0x2b6>

	case BL_RECEIVE_LENGTH_BYTE:
		/*Receive length byte*/
		UART_1_RECEIVE( &UART_RxData, 10);
 800023e:	1c7b      	adds	r3, r7, #1
 8000240:	210a      	movs	r1, #10
 8000242:	4618      	mov	r0, r3
 8000244:	f000 fa38 	bl	80006b8 <UART_1_RECEIVE>
		BootLoader.length = UART_RxData;
 8000248:	787a      	ldrb	r2, [r7, #1]
 800024a:	4b6d      	ldr	r3, [pc, #436]	; (8000400 <Bootloader_main+0x264>)
 800024c:	709a      	strb	r2, [r3, #2]
		BootLoader.sum += BootLoader.length;
 800024e:	4b6c      	ldr	r3, [pc, #432]	; (8000400 <Bootloader_main+0x264>)
 8000250:	889a      	ldrh	r2, [r3, #4]
 8000252:	4b6b      	ldr	r3, [pc, #428]	; (8000400 <Bootloader_main+0x264>)
 8000254:	789b      	ldrb	r3, [r3, #2]
 8000256:	b29b      	uxth	r3, r3
 8000258:	4413      	add	r3, r2
 800025a:	b29a      	uxth	r2, r3
 800025c:	4b68      	ldr	r3, [pc, #416]	; (8000400 <Bootloader_main+0x264>)
 800025e:	809a      	strh	r2, [r3, #4]
		BootLoader.state = BL_RECEIVE_ADDRESS_BYTES;
 8000260:	4b67      	ldr	r3, [pc, #412]	; (8000400 <Bootloader_main+0x264>)
 8000262:	2203      	movs	r2, #3
 8000264:	701a      	strb	r2, [r3, #0]
		break;
 8000266:	e0f4      	b.n	8000452 <Bootloader_main+0x2b6>

	case BL_RECEIVE_ADDRESS_BYTES:
		/*Receive 2 address bytes*/
		UART_1_RECEIVE( &UART_RxData, 10); //receive higher byte of address
 8000268:	1c7b      	adds	r3, r7, #1
 800026a:	210a      	movs	r1, #10
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fa23 	bl	80006b8 <UART_1_RECEIVE>
		BootLoader.sum += UART_RxData;
 8000272:	4b63      	ldr	r3, [pc, #396]	; (8000400 <Bootloader_main+0x264>)
 8000274:	889a      	ldrh	r2, [r3, #4]
 8000276:	787b      	ldrb	r3, [r7, #1]
 8000278:	b29b      	uxth	r3, r3
 800027a:	4413      	add	r3, r2
 800027c:	b29a      	uxth	r2, r3
 800027e:	4b60      	ldr	r3, [pc, #384]	; (8000400 <Bootloader_main+0x264>)
 8000280:	809a      	strh	r2, [r3, #4]
		BootLoader.offsetAddress = (uint16_t)(UART_RxData << 8);
 8000282:	787b      	ldrb	r3, [r7, #1]
 8000284:	b29b      	uxth	r3, r3
 8000286:	021b      	lsls	r3, r3, #8
 8000288:	b29a      	uxth	r2, r3
 800028a:	4b5d      	ldr	r3, [pc, #372]	; (8000400 <Bootloader_main+0x264>)
 800028c:	811a      	strh	r2, [r3, #8]

		UART_1_RECEIVE( &UART_RxData, 10);	//receive lower byte of address
 800028e:	1c7b      	adds	r3, r7, #1
 8000290:	210a      	movs	r1, #10
 8000292:	4618      	mov	r0, r3
 8000294:	f000 fa10 	bl	80006b8 <UART_1_RECEIVE>
		BootLoader.sum += UART_RxData;
 8000298:	4b59      	ldr	r3, [pc, #356]	; (8000400 <Bootloader_main+0x264>)
 800029a:	889a      	ldrh	r2, [r3, #4]
 800029c:	787b      	ldrb	r3, [r7, #1]
 800029e:	b29b      	uxth	r3, r3
 80002a0:	4413      	add	r3, r2
 80002a2:	b29a      	uxth	r2, r3
 80002a4:	4b56      	ldr	r3, [pc, #344]	; (8000400 <Bootloader_main+0x264>)
 80002a6:	809a      	strh	r2, [r3, #4]
		BootLoader.offsetAddress |= (uint16_t)UART_RxData;
 80002a8:	4b55      	ldr	r3, [pc, #340]	; (8000400 <Bootloader_main+0x264>)
 80002aa:	891a      	ldrh	r2, [r3, #8]
 80002ac:	787b      	ldrb	r3, [r7, #1]
 80002ae:	b29b      	uxth	r3, r3
 80002b0:	4313      	orrs	r3, r2
 80002b2:	b29a      	uxth	r2, r3
 80002b4:	4b52      	ldr	r3, [pc, #328]	; (8000400 <Bootloader_main+0x264>)
 80002b6:	811a      	strh	r2, [r3, #8]

		BootLoader.state = BL_RECEIVE_TYPE_BYTE;
 80002b8:	4b51      	ldr	r3, [pc, #324]	; (8000400 <Bootloader_main+0x264>)
 80002ba:	2204      	movs	r2, #4
 80002bc:	701a      	strb	r2, [r3, #0]
		break;
 80002be:	e0c8      	b.n	8000452 <Bootloader_main+0x2b6>

	case BL_RECEIVE_TYPE_BYTE:
		/*receive type byte*/
		UART_1_RECEIVE( &UART_RxData, 10); //receive type byte
 80002c0:	1c7b      	adds	r3, r7, #1
 80002c2:	210a      	movs	r1, #10
 80002c4:	4618      	mov	r0, r3
 80002c6:	f000 f9f7 	bl	80006b8 <UART_1_RECEIVE>
		BootLoader.type = UART_RxData;
 80002ca:	787a      	ldrb	r2, [r7, #1]
 80002cc:	4b4c      	ldr	r3, [pc, #304]	; (8000400 <Bootloader_main+0x264>)
 80002ce:	70da      	strb	r2, [r3, #3]
		BootLoader.sum += BootLoader.type;
 80002d0:	4b4b      	ldr	r3, [pc, #300]	; (8000400 <Bootloader_main+0x264>)
 80002d2:	889a      	ldrh	r2, [r3, #4]
 80002d4:	4b4a      	ldr	r3, [pc, #296]	; (8000400 <Bootloader_main+0x264>)
 80002d6:	78db      	ldrb	r3, [r3, #3]
 80002d8:	b29b      	uxth	r3, r3
 80002da:	4413      	add	r3, r2
 80002dc:	b29a      	uxth	r2, r3
 80002de:	4b48      	ldr	r3, [pc, #288]	; (8000400 <Bootloader_main+0x264>)
 80002e0:	809a      	strh	r2, [r3, #4]

		if (BootLoader.type == BL_TYPE_ADDRESS_HIGH)
 80002e2:	4b47      	ldr	r3, [pc, #284]	; (8000400 <Bootloader_main+0x264>)
 80002e4:	78db      	ldrb	r3, [r3, #3]
 80002e6:	2b04      	cmp	r3, #4
 80002e8:	d103      	bne.n	80002f2 <Bootloader_main+0x156>
		{
			BootLoader.state = BL_RECEIVE_BASE_ADDRESS_BYTES;
 80002ea:	4b45      	ldr	r3, [pc, #276]	; (8000400 <Bootloader_main+0x264>)
 80002ec:	2206      	movs	r2, #6
 80002ee:	701a      	strb	r2, [r3, #0]
		}
		else if (BootLoader.type == BL_TYPE_EOF)
		{
			BootLoader.state = BL_DONE;
		}
		break;
 80002f0:	e0ac      	b.n	800044c <Bootloader_main+0x2b0>
		else if (BootLoader.type == BL_TYPE_DATA)
 80002f2:	4b43      	ldr	r3, [pc, #268]	; (8000400 <Bootloader_main+0x264>)
 80002f4:	78db      	ldrb	r3, [r3, #3]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d103      	bne.n	8000302 <Bootloader_main+0x166>
			BootLoader.state = BL_RECEIVE_DATA_BYTES;
 80002fa:	4b41      	ldr	r3, [pc, #260]	; (8000400 <Bootloader_main+0x264>)
 80002fc:	2205      	movs	r2, #5
 80002fe:	701a      	strb	r2, [r3, #0]
		break;
 8000300:	e0a4      	b.n	800044c <Bootloader_main+0x2b0>
		else if (BootLoader.type == BL_TYPE_EOF)
 8000302:	4b3f      	ldr	r3, [pc, #252]	; (8000400 <Bootloader_main+0x264>)
 8000304:	78db      	ldrb	r3, [r3, #3]
 8000306:	2b01      	cmp	r3, #1
 8000308:	f040 80a0 	bne.w	800044c <Bootloader_main+0x2b0>
			BootLoader.state = BL_DONE;
 800030c:	4b3c      	ldr	r3, [pc, #240]	; (8000400 <Bootloader_main+0x264>)
 800030e:	2209      	movs	r2, #9
 8000310:	701a      	strb	r2, [r3, #0]
		break;
 8000312:	e09b      	b.n	800044c <Bootloader_main+0x2b0>

	case BL_RECEIVE_BASE_ADDRESS_BYTES:
		if(UART_1_RECEIVE( &UART_RxData, 10))
 8000314:	1c7b      	adds	r3, r7, #1
 8000316:	210a      	movs	r1, #10
 8000318:	4618      	mov	r0, r3
 800031a:	f000 f9cd 	bl	80006b8 <UART_1_RECEIVE>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d00d      	beq.n	8000340 <Bootloader_main+0x1a4>
		{
			BootLoader.sum += UART_RxData;
 8000324:	4b36      	ldr	r3, [pc, #216]	; (8000400 <Bootloader_main+0x264>)
 8000326:	889a      	ldrh	r2, [r3, #4]
 8000328:	787b      	ldrb	r3, [r7, #1]
 800032a:	b29b      	uxth	r3, r3
 800032c:	4413      	add	r3, r2
 800032e:	b29a      	uxth	r2, r3
 8000330:	4b33      	ldr	r3, [pc, #204]	; (8000400 <Bootloader_main+0x264>)
 8000332:	809a      	strh	r2, [r3, #4]
			BootLoader.baseAddress = (uint16_t)(UART_RxData << 8);	//receive type byte
 8000334:	787b      	ldrb	r3, [r7, #1]
 8000336:	b29b      	uxth	r3, r3
 8000338:	021b      	lsls	r3, r3, #8
 800033a:	b29a      	uxth	r2, r3
 800033c:	4b30      	ldr	r3, [pc, #192]	; (8000400 <Bootloader_main+0x264>)
 800033e:	80da      	strh	r2, [r3, #6]
		}

		if(UART_1_RECEIVE( &UART_RxData, 10))
 8000340:	1c7b      	adds	r3, r7, #1
 8000342:	210a      	movs	r1, #10
 8000344:	4618      	mov	r0, r3
 8000346:	f000 f9b7 	bl	80006b8 <UART_1_RECEIVE>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d00f      	beq.n	8000370 <Bootloader_main+0x1d4>
		{
			BootLoader.sum += UART_RxData;
 8000350:	4b2b      	ldr	r3, [pc, #172]	; (8000400 <Bootloader_main+0x264>)
 8000352:	889a      	ldrh	r2, [r3, #4]
 8000354:	787b      	ldrb	r3, [r7, #1]
 8000356:	b29b      	uxth	r3, r3
 8000358:	4413      	add	r3, r2
 800035a:	b29a      	uxth	r2, r3
 800035c:	4b28      	ldr	r3, [pc, #160]	; (8000400 <Bootloader_main+0x264>)
 800035e:	809a      	strh	r2, [r3, #4]
			BootLoader.baseAddress |= (uint16_t)(UART_RxData);		//receive type byte
 8000360:	4b27      	ldr	r3, [pc, #156]	; (8000400 <Bootloader_main+0x264>)
 8000362:	88da      	ldrh	r2, [r3, #6]
 8000364:	787b      	ldrb	r3, [r7, #1]
 8000366:	b29b      	uxth	r3, r3
 8000368:	4313      	orrs	r3, r2
 800036a:	b29a      	uxth	r2, r3
 800036c:	4b24      	ldr	r3, [pc, #144]	; (8000400 <Bootloader_main+0x264>)
 800036e:	80da      	strh	r2, [r3, #6]
		}

		BootLoader.address = (uint32_t)((uint32_t)(BootLoader.baseAddress << 16) | (uint32_t)(BootLoader.offsetAddress));
 8000370:	4b23      	ldr	r3, [pc, #140]	; (8000400 <Bootloader_main+0x264>)
 8000372:	88db      	ldrh	r3, [r3, #6]
 8000374:	041b      	lsls	r3, r3, #16
 8000376:	461a      	mov	r2, r3
 8000378:	4b21      	ldr	r3, [pc, #132]	; (8000400 <Bootloader_main+0x264>)
 800037a:	891b      	ldrh	r3, [r3, #8]
 800037c:	4313      	orrs	r3, r2
 800037e:	4a20      	ldr	r2, [pc, #128]	; (8000400 <Bootloader_main+0x264>)
 8000380:	60d3      	str	r3, [r2, #12]

		BootLoader.state == BL_RECEIVE_CHECKSUM_BYTE;
		break;
 8000382:	e066      	b.n	8000452 <Bootloader_main+0x2b6>

	case BL_RECEIVE_DATA_BYTES:
		/*Loop for the LENGTH of line and flash*/

		for (uint8_t i = 0; i < BootLoader.length; i+=2)
 8000384:	2300      	movs	r3, #0
 8000386:	71fb      	strb	r3, [r7, #7]
 8000388:	e031      	b.n	80003ee <Bootloader_main+0x252>
		{
			uint8_t temp1 , temp2;
			uint16_t data;

			UART_1_RECEIVE( &UART_RxData, 10);
 800038a:	1c7b      	adds	r3, r7, #1
 800038c:	210a      	movs	r1, #10
 800038e:	4618      	mov	r0, r3
 8000390:	f000 f992 	bl	80006b8 <UART_1_RECEIVE>
			temp1 = UART_RxData;
 8000394:	787b      	ldrb	r3, [r7, #1]
 8000396:	71bb      	strb	r3, [r7, #6]
			BootLoader.sum += temp1;
 8000398:	4b19      	ldr	r3, [pc, #100]	; (8000400 <Bootloader_main+0x264>)
 800039a:	889a      	ldrh	r2, [r3, #4]
 800039c:	79bb      	ldrb	r3, [r7, #6]
 800039e:	b29b      	uxth	r3, r3
 80003a0:	4413      	add	r3, r2
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b16      	ldr	r3, [pc, #88]	; (8000400 <Bootloader_main+0x264>)
 80003a6:	809a      	strh	r2, [r3, #4]

			UART_1_RECEIVE( &UART_RxData, 10);
 80003a8:	1c7b      	adds	r3, r7, #1
 80003aa:	210a      	movs	r1, #10
 80003ac:	4618      	mov	r0, r3
 80003ae:	f000 f983 	bl	80006b8 <UART_1_RECEIVE>
			temp2 = UART_RxData;
 80003b2:	787b      	ldrb	r3, [r7, #1]
 80003b4:	717b      	strb	r3, [r7, #5]
			BootLoader.sum += temp2;
 80003b6:	4b12      	ldr	r3, [pc, #72]	; (8000400 <Bootloader_main+0x264>)
 80003b8:	889a      	ldrh	r2, [r3, #4]
 80003ba:	797b      	ldrb	r3, [r7, #5]
 80003bc:	b29b      	uxth	r3, r3
 80003be:	4413      	add	r3, r2
 80003c0:	b29a      	uxth	r2, r3
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <Bootloader_main+0x264>)
 80003c4:	809a      	strh	r2, [r3, #4]

			data = (uint16_t)((uint16_t)(temp1<<8) | (uint16_t)(temp2));
 80003c6:	79bb      	ldrb	r3, [r7, #6]
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	021b      	lsls	r3, r3, #8
 80003cc:	b29a      	uxth	r2, r3
 80003ce:	797b      	ldrb	r3, [r7, #5]
 80003d0:	b29b      	uxth	r3, r3
 80003d2:	4313      	orrs	r3, r2
 80003d4:	807b      	strh	r3, [r7, #2]

			Bootloader_WriteData(data , (BootLoader.address + i));
 80003d6:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <Bootloader_main+0x264>)
 80003d8:	68da      	ldr	r2, [r3, #12]
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	441a      	add	r2, r3
 80003de:	887b      	ldrh	r3, [r7, #2]
 80003e0:	4611      	mov	r1, r2
 80003e2:	4618      	mov	r0, r3
 80003e4:	f000 f876 	bl	80004d4 <Bootloader_WriteData>
		for (uint8_t i = 0; i < BootLoader.length; i+=2)
 80003e8:	79fb      	ldrb	r3, [r7, #7]
 80003ea:	3302      	adds	r3, #2
 80003ec:	71fb      	strb	r3, [r7, #7]
 80003ee:	4b04      	ldr	r3, [pc, #16]	; (8000400 <Bootloader_main+0x264>)
 80003f0:	789b      	ldrb	r3, [r3, #2]
 80003f2:	79fa      	ldrb	r2, [r7, #7]
 80003f4:	429a      	cmp	r2, r3
 80003f6:	d3c8      	bcc.n	800038a <Bootloader_main+0x1ee>
		}

		BootLoader.state = BL_RECEIVE_CHECKSUM_BYTE;
 80003f8:	4b01      	ldr	r3, [pc, #4]	; (8000400 <Bootloader_main+0x264>)
 80003fa:	2207      	movs	r2, #7
 80003fc:	701a      	strb	r2, [r3, #0]
		break;
 80003fe:	e028      	b.n	8000452 <Bootloader_main+0x2b6>
 8000400:	20000028 	.word	0x20000028

	case BL_RECEIVE_CHECKSUM_BYTE:
		/*Receive checksum byte and calculate msg checksum then compare the 2 numbers*/
		UART_1_RECEIVE( &UART_RxData, 10);
 8000404:	1c7b      	adds	r3, r7, #1
 8000406:	210a      	movs	r1, #10
 8000408:	4618      	mov	r0, r3
 800040a:	f000 f955 	bl	80006b8 <UART_1_RECEIVE>
		BootLoader.sum = ~BootLoader.sum;
 800040e:	4b13      	ldr	r3, [pc, #76]	; (800045c <Bootloader_main+0x2c0>)
 8000410:	889b      	ldrh	r3, [r3, #4]
 8000412:	43db      	mvns	r3, r3
 8000414:	b29a      	uxth	r2, r3
 8000416:	4b11      	ldr	r3, [pc, #68]	; (800045c <Bootloader_main+0x2c0>)
 8000418:	809a      	strh	r2, [r3, #4]
		BootLoader.sum +=1;
 800041a:	4b10      	ldr	r3, [pc, #64]	; (800045c <Bootloader_main+0x2c0>)
 800041c:	889b      	ldrh	r3, [r3, #4]
 800041e:	3301      	adds	r3, #1
 8000420:	b29a      	uxth	r2, r3
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <Bootloader_main+0x2c0>)
 8000424:	809a      	strh	r2, [r3, #4]
		if (UART_RxData == BootLoader.sum)
 8000426:	787b      	ldrb	r3, [r7, #1]
 8000428:	b29a      	uxth	r2, r3
 800042a:	4b0c      	ldr	r3, [pc, #48]	; (800045c <Bootloader_main+0x2c0>)
 800042c:	889b      	ldrh	r3, [r3, #4]
 800042e:	429a      	cmp	r2, r3
 8000430:	d10e      	bne.n	8000450 <Bootloader_main+0x2b4>
		{
			BootLoader.state = BL_INITIALIZED;
 8000432:	4b0a      	ldr	r3, [pc, #40]	; (800045c <Bootloader_main+0x2c0>)
 8000434:	2201      	movs	r2, #1
 8000436:	701a      	strb	r2, [r3, #0]
			UART_1_TRANSMIT("ok");
 8000438:	4809      	ldr	r0, [pc, #36]	; (8000460 <Bootloader_main+0x2c4>)
 800043a:	f000 f917 	bl	800066c <UART_1_TRANSMIT>
		}

		break;
 800043e:	e007      	b.n	8000450 <Bootloader_main+0x2b4>

	case BL_ERROR:

		NVIC_SystemReset();
 8000440:	f7ff fe84 	bl	800014c <__NVIC_SystemReset>

	case BL_DONE:
		/*Jump to application address*/
		break;
 8000444:	bf00      	nop
 8000446:	e004      	b.n	8000452 <Bootloader_main+0x2b6>
		break;
 8000448:	bf00      	nop
 800044a:	e002      	b.n	8000452 <Bootloader_main+0x2b6>
		break;
 800044c:	bf00      	nop
 800044e:	e000      	b.n	8000452 <Bootloader_main+0x2b6>
		break;
 8000450:	bf00      	nop

	}

}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	20000028 	.word	0x20000028
 8000460:	080018a4 	.word	0x080018a4

08000464 <Bootloader_EraseData>:

void Bootloader_EraseData(void)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
	/*Erase all flash memory from 0x8001000 to end of flash*/

	SET_BIT(FPEC_REGISTER->FLASH_CR , OFFSET_FLASH_CR_PER); // enable page erase
 800046a:	4b18      	ldr	r3, [pc, #96]	; (80004cc <Bootloader_EraseData+0x68>)
 800046c:	691b      	ldr	r3, [r3, #16]
 800046e:	4a17      	ldr	r2, [pc, #92]	; (80004cc <Bootloader_EraseData+0x68>)
 8000470:	f043 0302 	orr.w	r3, r3, #2
 8000474:	6113      	str	r3, [r2, #16]

	for (uint32_t i = 0 ; i < APPLICATION_END_ADDRESS; i+=1024)
 8000476:	2300      	movs	r3, #0
 8000478:	607b      	str	r3, [r7, #4]
 800047a:	e017      	b.n	80004ac <Bootloader_EraseData+0x48>
	{
		while(GET_BIT(FPEC_REGISTER->FLASH_SR,OFFSET_FLASH_SR_BSY));	//Wait for busy flag to clear
 800047c:	bf00      	nop
 800047e:	4b13      	ldr	r3, [pc, #76]	; (80004cc <Bootloader_EraseData+0x68>)
 8000480:	68db      	ldr	r3, [r3, #12]
 8000482:	f003 0301 	and.w	r3, r3, #1
 8000486:	2b00      	cmp	r3, #0
 8000488:	d1f9      	bne.n	800047e <Bootloader_EraseData+0x1a>
		FPEC_REGISTER->FLASH_AR = APPLICATION_START_ADDRESS + i;		//load memory address into FLASH_AR register
 800048a:	4a10      	ldr	r2, [pc, #64]	; (80004cc <Bootloader_EraseData+0x68>)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000492:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000496:	6153      	str	r3, [r2, #20]
		SET_BIT(FPEC_REGISTER->FLASH_CR , OFFSET_FLASH_CR_STRT);		//Start erasing
 8000498:	4b0c      	ldr	r3, [pc, #48]	; (80004cc <Bootloader_EraseData+0x68>)
 800049a:	691b      	ldr	r3, [r3, #16]
 800049c:	4a0b      	ldr	r2, [pc, #44]	; (80004cc <Bootloader_EraseData+0x68>)
 800049e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004a2:	6113      	str	r3, [r2, #16]
	for (uint32_t i = 0 ; i < APPLICATION_END_ADDRESS; i+=1024)
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	4a08      	ldr	r2, [pc, #32]	; (80004d0 <Bootloader_EraseData+0x6c>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d3e3      	bcc.n	800047c <Bootloader_EraseData+0x18>

	}
	CLR_BIT(FPEC_REGISTER->FLASH_CR , OFFSET_FLASH_CR_PER); 			// disable page erase
 80004b4:	4b05      	ldr	r3, [pc, #20]	; (80004cc <Bootloader_EraseData+0x68>)
 80004b6:	691b      	ldr	r3, [r3, #16]
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <Bootloader_EraseData+0x68>)
 80004ba:	f023 0302 	bic.w	r3, r3, #2
 80004be:	6113      	str	r3, [r2, #16]
}
 80004c0:	bf00      	nop
 80004c2:	370c      	adds	r7, #12
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bc80      	pop	{r7}
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	40022000 	.word	0x40022000
 80004d0:	08007c00 	.word	0x08007c00

080004d4 <Bootloader_WriteData>:

void Bootloader_WriteData(uint16_t Data, uint32_t Address)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	6039      	str	r1, [r7, #0]
 80004de:	80fb      	strh	r3, [r7, #6]

	SET_BIT(FPEC_REGISTER->FLASH_CR , OFFSET_FLASH_CR_PG); 				// enable page program
 80004e0:	4b10      	ldr	r3, [pc, #64]	; (8000524 <Bootloader_WriteData+0x50>)
 80004e2:	691b      	ldr	r3, [r3, #16]
 80004e4:	4a0f      	ldr	r2, [pc, #60]	; (8000524 <Bootloader_WriteData+0x50>)
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	6113      	str	r3, [r2, #16]
	*((volatile uint16_t*)Address) = Data;
 80004ec:	683b      	ldr	r3, [r7, #0]
 80004ee:	88fa      	ldrh	r2, [r7, #6]
 80004f0:	801a      	strh	r2, [r3, #0]
	while(GET_BIT(FPEC_REGISTER->FLASH_SR,OFFSET_FLASH_SR_BSY));		// Wait for busy flag to clear
 80004f2:	bf00      	nop
 80004f4:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <Bootloader_WriteData+0x50>)
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	f003 0301 	and.w	r3, r3, #1
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d1f9      	bne.n	80004f4 <Bootloader_WriteData+0x20>
	SET_BIT(FPEC_REGISTER->FLASH_SR, OFFSET_FLASH_SR_EOP);
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <Bootloader_WriteData+0x50>)
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	4a07      	ldr	r2, [pc, #28]	; (8000524 <Bootloader_WriteData+0x50>)
 8000506:	f043 0320 	orr.w	r3, r3, #32
 800050a:	60d3      	str	r3, [r2, #12]
	CLR_BIT(FPEC_REGISTER->FLASH_CR , OFFSET_FLASH_CR_PG);
 800050c:	4b05      	ldr	r3, [pc, #20]	; (8000524 <Bootloader_WriteData+0x50>)
 800050e:	691b      	ldr	r3, [r3, #16]
 8000510:	4a04      	ldr	r2, [pc, #16]	; (8000524 <Bootloader_WriteData+0x50>)
 8000512:	f023 0301 	bic.w	r3, r3, #1
 8000516:	6113      	str	r3, [r2, #16]
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	40022000 	.word	0x40022000

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f000 f9c9 	bl	80008c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 f80b 	bl	800054c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 f879 	bl	800062c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800053a:	f000 f84d 	bl	80005d8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Bootloader_Init();
 800053e:	f7ff fe1b 	bl	8000178 <Bootloader_Init>
  uint8_t flag = 0;
 8000542:	2300      	movs	r3, #0
 8000544:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Bootloader_main();
 8000546:	f7ff fe29 	bl	800019c <Bootloader_main>
 800054a:	e7fc      	b.n	8000546 <main+0x1e>

0800054c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b090      	sub	sp, #64	; 0x40
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	f107 0318 	add.w	r3, r7, #24
 8000556:	2228      	movs	r2, #40	; 0x28
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f001 f96a 	bl	8001834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
 8000566:	605a      	str	r2, [r3, #4]
 8000568:	609a      	str	r2, [r3, #8]
 800056a:	60da      	str	r2, [r3, #12]
 800056c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800056e:	2301      	movs	r3, #1
 8000570:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000572:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000576:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057c:	2301      	movs	r3, #1
 800057e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000588:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800058a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800058e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000590:	f107 0318 	add.w	r3, r7, #24
 8000594:	4618      	mov	r0, r3
 8000596:	f000 fc5f 	bl	8000e58 <HAL_RCC_OscConfig>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005a0:	f000 f8b8 	bl	8000714 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a4:	230f      	movs	r3, #15
 80005a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a8:	2302      	movs	r3, #2
 80005aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	2102      	movs	r1, #2
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 fecc 	bl	800135c <HAL_RCC_ClockConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80005ca:	f000 f8a3 	bl	8000714 <Error_Handler>
  }
}
 80005ce:	bf00      	nop
 80005d0:	3740      	adds	r7, #64	; 0x40
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
	...

080005d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005dc:	4b11      	ldr	r3, [pc, #68]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 80005de:	4a12      	ldr	r2, [pc, #72]	; (8000628 <MX_USART1_UART_Init+0x50>)
 80005e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80005e2:	4b10      	ldr	r3, [pc, #64]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 80005e4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005ea:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005f0:	4b0c      	ldr	r3, [pc, #48]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005f6:	4b0b      	ldr	r3, [pc, #44]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005fc:	4b09      	ldr	r3, [pc, #36]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 80005fe:	220c      	movs	r2, #12
 8000600:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000602:	4b08      	ldr	r3, [pc, #32]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 8000604:	2200      	movs	r2, #0
 8000606:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000608:	4b06      	ldr	r3, [pc, #24]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 800060a:	2200      	movs	r2, #0
 800060c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <MX_USART1_UART_Init+0x4c>)
 8000610:	f001 f832 	bl	8001678 <HAL_UART_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800061a:	f000 f87b 	bl	8000714 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000038 	.word	0x20000038
 8000628:	40013800 	.word	0x40013800

0800062c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000632:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <MX_GPIO_Init+0x3c>)
 8000634:	4a0c      	ldr	r2, [pc, #48]	; (8000668 <MX_GPIO_Init+0x3c>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	6193      	str	r3, [r2, #24]
 800063a:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <MX_GPIO_Init+0x3c>)
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	f003 0320 	and.w	r3, r3, #32
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	4b08      	ldr	r3, [pc, #32]	; (8000668 <MX_GPIO_Init+0x3c>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	4a07      	ldr	r2, [pc, #28]	; (8000668 <MX_GPIO_Init+0x3c>)
 800064c:	f043 0310 	orr.w	r3, r3, #16
 8000650:	6193      	str	r3, [r2, #24]
 8000652:	4b05      	ldr	r3, [pc, #20]	; (8000668 <MX_GPIO_Init+0x3c>)
 8000654:	699b      	ldr	r3, [r3, #24]
 8000656:	f003 0304 	and.w	r3, r3, #4
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr
 8000668:	40021000 	.word	0x40021000

0800066c <UART_1_TRANSMIT>:

/* USER CODE BEGIN 4 */
void UART_1_TRANSMIT(uint8_t arr[])
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8000674:	2300      	movs	r3, #0
 8000676:	73fb      	strb	r3, [r7, #15]
	while(arr[i] != '\0')
 8000678:	e00f      	b.n	800069a <UART_1_TRANSMIT+0x2e>
	{
		USART1 -> DR = arr[i];
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	4413      	add	r3, r2
 8000680:	781a      	ldrb	r2, [r3, #0]
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <UART_1_TRANSMIT+0x48>)
 8000684:	605a      	str	r2, [r3, #4]
		while((GET_BIT((USART1 -> SR), 6)) == 0);
 8000686:	bf00      	nop
 8000688:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <UART_1_TRANSMIT+0x48>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000690:	2b00      	cmp	r3, #0
 8000692:	d0f9      	beq.n	8000688 <UART_1_TRANSMIT+0x1c>
		i++;
 8000694:	7bfb      	ldrb	r3, [r7, #15]
 8000696:	3301      	adds	r3, #1
 8000698:	73fb      	strb	r3, [r7, #15]
	while(arr[i] != '\0')
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	4413      	add	r3, r2
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d1e9      	bne.n	800067a <UART_1_TRANSMIT+0xe>
	}

}
 80006a6:	bf00      	nop
 80006a8:	bf00      	nop
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bc80      	pop	{r7}
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40013800 	.word	0x40013800

080006b8 <UART_1_RECEIVE>:


uint8_t UART_1_RECEIVE( uint8_t * data , uint16_t timeout)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	807b      	strh	r3, [r7, #2]
	uint8_t timeout_flag = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	737b      	strb	r3, [r7, #13]
	uint16_t timeout_counter = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	81fb      	strh	r3, [r7, #14]
	while ((GET_BIT((USART1 -> SR), 5)) != 1)
 80006cc:	e006      	b.n	80006dc <UART_1_RECEIVE+0x24>
	{
		timeout_counter++;
 80006ce:	89fb      	ldrh	r3, [r7, #14]
 80006d0:	3301      	adds	r3, #1
 80006d2:	81fb      	strh	r3, [r7, #14]
		if(timeout_counter == timeout)
 80006d4:	89fa      	ldrh	r2, [r7, #14]
 80006d6:	887b      	ldrh	r3, [r7, #2]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d007      	beq.n	80006ec <UART_1_RECEIVE+0x34>
	while ((GET_BIT((USART1 -> SR), 5)) != 1)
 80006dc:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <UART_1_RECEIVE+0x58>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	095b      	lsrs	r3, r3, #5
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d1f1      	bne.n	80006ce <UART_1_RECEIVE+0x16>
 80006ea:	e000      	b.n	80006ee <UART_1_RECEIVE+0x36>
		{
			timeout_flag == 1;
			break;
 80006ec:	bf00      	nop
		}
	}
	if(timeout_flag != 1)
 80006ee:	7b7b      	ldrb	r3, [r7, #13]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d006      	beq.n	8000702 <UART_1_RECEIVE+0x4a>
	{
		*data = USART1->DR;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <UART_1_RECEIVE+0x58>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	701a      	strb	r2, [r3, #0]
		return 1;
 80006fe:	2301      	movs	r3, #1
 8000700:	e000      	b.n	8000704 <UART_1_RECEIVE+0x4c>
	}
	else
	{
		return 0;
 8000702:	2300      	movs	r3, #0
	}
}
 8000704:	4618      	mov	r0, r3
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	40013800 	.word	0x40013800

08000714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000718:	b672      	cpsid	i
}
 800071a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800071c:	e7fe      	b.n	800071c <Error_Handler+0x8>
	...

08000720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <HAL_MspInit+0x5c>)
 8000728:	699b      	ldr	r3, [r3, #24]
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <HAL_MspInit+0x5c>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6193      	str	r3, [r2, #24]
 8000732:	4b12      	ldr	r3, [pc, #72]	; (800077c <HAL_MspInit+0x5c>)
 8000734:	699b      	ldr	r3, [r3, #24]
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <HAL_MspInit+0x5c>)
 8000740:	69db      	ldr	r3, [r3, #28]
 8000742:	4a0e      	ldr	r2, [pc, #56]	; (800077c <HAL_MspInit+0x5c>)
 8000744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000748:	61d3      	str	r3, [r2, #28]
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <HAL_MspInit+0x5c>)
 800074c:	69db      	ldr	r3, [r3, #28]
 800074e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000756:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <HAL_MspInit+0x60>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	4a04      	ldr	r2, [pc, #16]	; (8000780 <HAL_MspInit+0x60>)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000772:	bf00      	nop
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	40021000 	.word	0x40021000
 8000780:	40010000 	.word	0x40010000

08000784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 0310 	add.w	r3, r7, #16
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a1c      	ldr	r2, [pc, #112]	; (8000810 <HAL_UART_MspInit+0x8c>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d131      	bne.n	8000808 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007a4:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <HAL_UART_MspInit+0x90>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a1a      	ldr	r2, [pc, #104]	; (8000814 <HAL_UART_MspInit+0x90>)
 80007aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b18      	ldr	r3, [pc, #96]	; (8000814 <HAL_UART_MspInit+0x90>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007bc:	4b15      	ldr	r3, [pc, #84]	; (8000814 <HAL_UART_MspInit+0x90>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	4a14      	ldr	r2, [pc, #80]	; (8000814 <HAL_UART_MspInit+0x90>)
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	6193      	str	r3, [r2, #24]
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <HAL_UART_MspInit+0x90>)
 80007ca:	699b      	ldr	r3, [r3, #24]
 80007cc:	f003 0304 	and.w	r3, r3, #4
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007da:	2302      	movs	r3, #2
 80007dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007de:	2303      	movs	r3, #3
 80007e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e2:	f107 0310 	add.w	r3, r7, #16
 80007e6:	4619      	mov	r1, r3
 80007e8:	480b      	ldr	r0, [pc, #44]	; (8000818 <HAL_UART_MspInit+0x94>)
 80007ea:	f000 f9b1 	bl	8000b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	f107 0310 	add.w	r3, r7, #16
 8000800:	4619      	mov	r1, r3
 8000802:	4805      	ldr	r0, [pc, #20]	; (8000818 <HAL_UART_MspInit+0x94>)
 8000804:	f000 f9a4 	bl	8000b50 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000808:	bf00      	nop
 800080a:	3720      	adds	r7, #32
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40013800 	.word	0x40013800
 8000814:	40021000 	.word	0x40021000
 8000818:	40010800 	.word	0x40010800

0800081c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000820:	e7fe      	b.n	8000820 <NMI_Handler+0x4>

08000822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000826:	e7fe      	b.n	8000826 <HardFault_Handler+0x4>

08000828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800082c:	e7fe      	b.n	800082c <MemManage_Handler+0x4>

0800082e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000832:	e7fe      	b.n	8000832 <BusFault_Handler+0x4>

08000834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000838:	e7fe      	b.n	8000838 <UsageFault_Handler+0x4>

0800083a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr

08000852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr

0800085e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000862:	f000 f875 	bl	8000950 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}

0800086a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	bc80      	pop	{r7}
 8000874:	4770      	bx	lr
	...

08000878 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000878:	f7ff fff7 	bl	800086a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800087c:	480b      	ldr	r0, [pc, #44]	; (80008ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800087e:	490c      	ldr	r1, [pc, #48]	; (80008b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000884:	e002      	b.n	800088c <LoopCopyDataInit>

08000886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800088a:	3304      	adds	r3, #4

0800088c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800088c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000890:	d3f9      	bcc.n	8000886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000892:	4a09      	ldr	r2, [pc, #36]	; (80008b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000894:	4c09      	ldr	r4, [pc, #36]	; (80008bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000898:	e001      	b.n	800089e <LoopFillZerobss>

0800089a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800089a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800089c:	3204      	adds	r2, #4

0800089e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a0:	d3fb      	bcc.n	800089a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008a2:	f000 ffcf 	bl	8001844 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008a6:	f7ff fe3f 	bl	8000528 <main>
  bx lr
 80008aa:	4770      	bx	lr
  ldr r0, =_sdata
 80008ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008b4:	080018dc 	.word	0x080018dc
  ldr r2, =_sbss
 80008b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008bc:	20000084 	.word	0x20000084

080008c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c0:	e7fe      	b.n	80008c0 <ADC1_2_IRQHandler>
	...

080008c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008c8:	4b08      	ldr	r3, [pc, #32]	; (80008ec <HAL_Init+0x28>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a07      	ldr	r2, [pc, #28]	; (80008ec <HAL_Init+0x28>)
 80008ce:	f043 0310 	orr.w	r3, r3, #16
 80008d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d4:	2003      	movs	r0, #3
 80008d6:	f000 f907 	bl	8000ae8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008da:	200f      	movs	r0, #15
 80008dc:	f000 f808 	bl	80008f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008e0:	f7ff ff1e 	bl	8000720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40022000 	.word	0x40022000

080008f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <HAL_InitTick+0x54>)
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <HAL_InitTick+0x58>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	4619      	mov	r1, r3
 8000902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000906:	fbb3 f3f1 	udiv	r3, r3, r1
 800090a:	fbb2 f3f3 	udiv	r3, r2, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f000 f911 	bl	8000b36 <HAL_SYSTICK_Config>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
 800091c:	e00e      	b.n	800093c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2b0f      	cmp	r3, #15
 8000922:	d80a      	bhi.n	800093a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000924:	2200      	movs	r2, #0
 8000926:	6879      	ldr	r1, [r7, #4]
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	f000 f8e7 	bl	8000afe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <HAL_InitTick+0x5c>)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000936:	2300      	movs	r3, #0
 8000938:	e000      	b.n	800093c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800093a:	2301      	movs	r3, #1
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000000 	.word	0x20000000
 8000948:	20000008 	.word	0x20000008
 800094c:	20000004 	.word	0x20000004

08000950 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <HAL_IncTick+0x1c>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	461a      	mov	r2, r3
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <HAL_IncTick+0x20>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4413      	add	r3, r2
 8000960:	4a03      	ldr	r2, [pc, #12]	; (8000970 <HAL_IncTick+0x20>)
 8000962:	6013      	str	r3, [r2, #0]
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr
 800096c:	20000008 	.word	0x20000008
 8000970:	20000080 	.word	0x20000080

08000974 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  return uwTick;
 8000978:	4b02      	ldr	r3, [pc, #8]	; (8000984 <HAL_GetTick+0x10>)
 800097a:	681b      	ldr	r3, [r3, #0]
}
 800097c:	4618      	mov	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	20000080 	.word	0x20000080

08000988 <__NVIC_SetPriorityGrouping>:
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f003 0307 	and.w	r3, r3, #7
 8000996:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <__NVIC_SetPriorityGrouping+0x44>)
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800099e:	68ba      	ldr	r2, [r7, #8]
 80009a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009a4:	4013      	ands	r3, r2
 80009a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ba:	4a04      	ldr	r2, [pc, #16]	; (80009cc <__NVIC_SetPriorityGrouping+0x44>)
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	60d3      	str	r3, [r2, #12]
}
 80009c0:	bf00      	nop
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bc80      	pop	{r7}
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	e000ed00 	.word	0xe000ed00

080009d0 <__NVIC_GetPriorityGrouping>:
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009d4:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <__NVIC_GetPriorityGrouping+0x18>)
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	0a1b      	lsrs	r3, r3, #8
 80009da:	f003 0307 	and.w	r3, r3, #7
}
 80009de:	4618      	mov	r0, r3
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <__NVIC_SetPriority>:
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	6039      	str	r1, [r7, #0]
 80009f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	db0a      	blt.n	8000a16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	490c      	ldr	r1, [pc, #48]	; (8000a38 <__NVIC_SetPriority+0x4c>)
 8000a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0a:	0112      	lsls	r2, r2, #4
 8000a0c:	b2d2      	uxtb	r2, r2
 8000a0e:	440b      	add	r3, r1
 8000a10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000a14:	e00a      	b.n	8000a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	b2da      	uxtb	r2, r3
 8000a1a:	4908      	ldr	r1, [pc, #32]	; (8000a3c <__NVIC_SetPriority+0x50>)
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	f003 030f 	and.w	r3, r3, #15
 8000a22:	3b04      	subs	r3, #4
 8000a24:	0112      	lsls	r2, r2, #4
 8000a26:	b2d2      	uxtb	r2, r2
 8000a28:	440b      	add	r3, r1
 8000a2a:	761a      	strb	r2, [r3, #24]
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	e000e100 	.word	0xe000e100
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <NVIC_EncodePriority>:
{
 8000a40:	b480      	push	{r7}
 8000a42:	b089      	sub	sp, #36	; 0x24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	f003 0307 	and.w	r3, r3, #7
 8000a52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a54:	69fb      	ldr	r3, [r7, #28]
 8000a56:	f1c3 0307 	rsb	r3, r3, #7
 8000a5a:	2b04      	cmp	r3, #4
 8000a5c:	bf28      	it	cs
 8000a5e:	2304      	movcs	r3, #4
 8000a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	3304      	adds	r3, #4
 8000a66:	2b06      	cmp	r3, #6
 8000a68:	d902      	bls.n	8000a70 <NVIC_EncodePriority+0x30>
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	3b03      	subs	r3, #3
 8000a6e:	e000      	b.n	8000a72 <NVIC_EncodePriority+0x32>
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a74:	f04f 32ff 	mov.w	r2, #4294967295
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	43da      	mvns	r2, r3
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	401a      	ands	r2, r3
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a88:	f04f 31ff 	mov.w	r1, #4294967295
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a92:	43d9      	mvns	r1, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a98:	4313      	orrs	r3, r2
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3724      	adds	r7, #36	; 0x24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr

08000aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ab4:	d301      	bcc.n	8000aba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e00f      	b.n	8000ada <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aba:	4a0a      	ldr	r2, [pc, #40]	; (8000ae4 <SysTick_Config+0x40>)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ac2:	210f      	movs	r1, #15
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac8:	f7ff ff90 	bl	80009ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000acc:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <SysTick_Config+0x40>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <SysTick_Config+0x40>)
 8000ad4:	2207      	movs	r2, #7
 8000ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	e000e010 	.word	0xe000e010

08000ae8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f7ff ff49 	bl	8000988 <__NVIC_SetPriorityGrouping>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b086      	sub	sp, #24
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	4603      	mov	r3, r0
 8000b06:	60b9      	str	r1, [r7, #8]
 8000b08:	607a      	str	r2, [r7, #4]
 8000b0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b10:	f7ff ff5e 	bl	80009d0 <__NVIC_GetPriorityGrouping>
 8000b14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	68b9      	ldr	r1, [r7, #8]
 8000b1a:	6978      	ldr	r0, [r7, #20]
 8000b1c:	f7ff ff90 	bl	8000a40 <NVIC_EncodePriority>
 8000b20:	4602      	mov	r2, r0
 8000b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b26:	4611      	mov	r1, r2
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ff5f 	bl	80009ec <__NVIC_SetPriority>
}
 8000b2e:	bf00      	nop
 8000b30:	3718      	adds	r7, #24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff ffb0 	bl	8000aa4 <SysTick_Config>
 8000b44:	4603      	mov	r3, r0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b08b      	sub	sp, #44	; 0x2c
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b62:	e169      	b.n	8000e38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b64:	2201      	movs	r2, #1
 8000b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b68:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	69fa      	ldr	r2, [r7, #28]
 8000b74:	4013      	ands	r3, r2
 8000b76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b78:	69ba      	ldr	r2, [r7, #24]
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	f040 8158 	bne.w	8000e32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	4a9a      	ldr	r2, [pc, #616]	; (8000df0 <HAL_GPIO_Init+0x2a0>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d05e      	beq.n	8000c4a <HAL_GPIO_Init+0xfa>
 8000b8c:	4a98      	ldr	r2, [pc, #608]	; (8000df0 <HAL_GPIO_Init+0x2a0>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d875      	bhi.n	8000c7e <HAL_GPIO_Init+0x12e>
 8000b92:	4a98      	ldr	r2, [pc, #608]	; (8000df4 <HAL_GPIO_Init+0x2a4>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d058      	beq.n	8000c4a <HAL_GPIO_Init+0xfa>
 8000b98:	4a96      	ldr	r2, [pc, #600]	; (8000df4 <HAL_GPIO_Init+0x2a4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d86f      	bhi.n	8000c7e <HAL_GPIO_Init+0x12e>
 8000b9e:	4a96      	ldr	r2, [pc, #600]	; (8000df8 <HAL_GPIO_Init+0x2a8>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d052      	beq.n	8000c4a <HAL_GPIO_Init+0xfa>
 8000ba4:	4a94      	ldr	r2, [pc, #592]	; (8000df8 <HAL_GPIO_Init+0x2a8>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d869      	bhi.n	8000c7e <HAL_GPIO_Init+0x12e>
 8000baa:	4a94      	ldr	r2, [pc, #592]	; (8000dfc <HAL_GPIO_Init+0x2ac>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d04c      	beq.n	8000c4a <HAL_GPIO_Init+0xfa>
 8000bb0:	4a92      	ldr	r2, [pc, #584]	; (8000dfc <HAL_GPIO_Init+0x2ac>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d863      	bhi.n	8000c7e <HAL_GPIO_Init+0x12e>
 8000bb6:	4a92      	ldr	r2, [pc, #584]	; (8000e00 <HAL_GPIO_Init+0x2b0>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d046      	beq.n	8000c4a <HAL_GPIO_Init+0xfa>
 8000bbc:	4a90      	ldr	r2, [pc, #576]	; (8000e00 <HAL_GPIO_Init+0x2b0>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d85d      	bhi.n	8000c7e <HAL_GPIO_Init+0x12e>
 8000bc2:	2b12      	cmp	r3, #18
 8000bc4:	d82a      	bhi.n	8000c1c <HAL_GPIO_Init+0xcc>
 8000bc6:	2b12      	cmp	r3, #18
 8000bc8:	d859      	bhi.n	8000c7e <HAL_GPIO_Init+0x12e>
 8000bca:	a201      	add	r2, pc, #4	; (adr r2, 8000bd0 <HAL_GPIO_Init+0x80>)
 8000bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd0:	08000c4b 	.word	0x08000c4b
 8000bd4:	08000c25 	.word	0x08000c25
 8000bd8:	08000c37 	.word	0x08000c37
 8000bdc:	08000c79 	.word	0x08000c79
 8000be0:	08000c7f 	.word	0x08000c7f
 8000be4:	08000c7f 	.word	0x08000c7f
 8000be8:	08000c7f 	.word	0x08000c7f
 8000bec:	08000c7f 	.word	0x08000c7f
 8000bf0:	08000c7f 	.word	0x08000c7f
 8000bf4:	08000c7f 	.word	0x08000c7f
 8000bf8:	08000c7f 	.word	0x08000c7f
 8000bfc:	08000c7f 	.word	0x08000c7f
 8000c00:	08000c7f 	.word	0x08000c7f
 8000c04:	08000c7f 	.word	0x08000c7f
 8000c08:	08000c7f 	.word	0x08000c7f
 8000c0c:	08000c7f 	.word	0x08000c7f
 8000c10:	08000c7f 	.word	0x08000c7f
 8000c14:	08000c2d 	.word	0x08000c2d
 8000c18:	08000c41 	.word	0x08000c41
 8000c1c:	4a79      	ldr	r2, [pc, #484]	; (8000e04 <HAL_GPIO_Init+0x2b4>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d013      	beq.n	8000c4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c22:	e02c      	b.n	8000c7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	623b      	str	r3, [r7, #32]
          break;
 8000c2a:	e029      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	3304      	adds	r3, #4
 8000c32:	623b      	str	r3, [r7, #32]
          break;
 8000c34:	e024      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	3308      	adds	r3, #8
 8000c3c:	623b      	str	r3, [r7, #32]
          break;
 8000c3e:	e01f      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	330c      	adds	r3, #12
 8000c46:	623b      	str	r3, [r7, #32]
          break;
 8000c48:	e01a      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d102      	bne.n	8000c58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c52:	2304      	movs	r3, #4
 8000c54:	623b      	str	r3, [r7, #32]
          break;
 8000c56:	e013      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d105      	bne.n	8000c6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c60:	2308      	movs	r3, #8
 8000c62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	69fa      	ldr	r2, [r7, #28]
 8000c68:	611a      	str	r2, [r3, #16]
          break;
 8000c6a:	e009      	b.n	8000c80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	69fa      	ldr	r2, [r7, #28]
 8000c74:	615a      	str	r2, [r3, #20]
          break;
 8000c76:	e003      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	623b      	str	r3, [r7, #32]
          break;
 8000c7c:	e000      	b.n	8000c80 <HAL_GPIO_Init+0x130>
          break;
 8000c7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	2bff      	cmp	r3, #255	; 0xff
 8000c84:	d801      	bhi.n	8000c8a <HAL_GPIO_Init+0x13a>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	e001      	b.n	8000c8e <HAL_GPIO_Init+0x13e>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	2bff      	cmp	r3, #255	; 0xff
 8000c94:	d802      	bhi.n	8000c9c <HAL_GPIO_Init+0x14c>
 8000c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	e002      	b.n	8000ca2 <HAL_GPIO_Init+0x152>
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9e:	3b08      	subs	r3, #8
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	210f      	movs	r1, #15
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	401a      	ands	r2, r3
 8000cb4:	6a39      	ldr	r1, [r7, #32]
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbc:	431a      	orrs	r2, r3
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	f000 80b1 	beq.w	8000e32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cd0:	4b4d      	ldr	r3, [pc, #308]	; (8000e08 <HAL_GPIO_Init+0x2b8>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4a4c      	ldr	r2, [pc, #304]	; (8000e08 <HAL_GPIO_Init+0x2b8>)
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	6193      	str	r3, [r2, #24]
 8000cdc:	4b4a      	ldr	r3, [pc, #296]	; (8000e08 <HAL_GPIO_Init+0x2b8>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	f003 0301 	and.w	r3, r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
 8000ce6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ce8:	4a48      	ldr	r2, [pc, #288]	; (8000e0c <HAL_GPIO_Init+0x2bc>)
 8000cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cec:	089b      	lsrs	r3, r3, #2
 8000cee:	3302      	adds	r3, #2
 8000cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	f003 0303 	and.w	r3, r3, #3
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	220f      	movs	r2, #15
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	43db      	mvns	r3, r3
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4a40      	ldr	r2, [pc, #256]	; (8000e10 <HAL_GPIO_Init+0x2c0>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d013      	beq.n	8000d3c <HAL_GPIO_Init+0x1ec>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a3f      	ldr	r2, [pc, #252]	; (8000e14 <HAL_GPIO_Init+0x2c4>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d00d      	beq.n	8000d38 <HAL_GPIO_Init+0x1e8>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a3e      	ldr	r2, [pc, #248]	; (8000e18 <HAL_GPIO_Init+0x2c8>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d007      	beq.n	8000d34 <HAL_GPIO_Init+0x1e4>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4a3d      	ldr	r2, [pc, #244]	; (8000e1c <HAL_GPIO_Init+0x2cc>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d101      	bne.n	8000d30 <HAL_GPIO_Init+0x1e0>
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	e006      	b.n	8000d3e <HAL_GPIO_Init+0x1ee>
 8000d30:	2304      	movs	r3, #4
 8000d32:	e004      	b.n	8000d3e <HAL_GPIO_Init+0x1ee>
 8000d34:	2302      	movs	r3, #2
 8000d36:	e002      	b.n	8000d3e <HAL_GPIO_Init+0x1ee>
 8000d38:	2301      	movs	r3, #1
 8000d3a:	e000      	b.n	8000d3e <HAL_GPIO_Init+0x1ee>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d40:	f002 0203 	and.w	r2, r2, #3
 8000d44:	0092      	lsls	r2, r2, #2
 8000d46:	4093      	lsls	r3, r2
 8000d48:	68fa      	ldr	r2, [r7, #12]
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d4e:	492f      	ldr	r1, [pc, #188]	; (8000e0c <HAL_GPIO_Init+0x2bc>)
 8000d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d52:	089b      	lsrs	r3, r3, #2
 8000d54:	3302      	adds	r3, #2
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d006      	beq.n	8000d76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d68:	4b2d      	ldr	r3, [pc, #180]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000d6a:	689a      	ldr	r2, [r3, #8]
 8000d6c:	492c      	ldr	r1, [pc, #176]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	608b      	str	r3, [r1, #8]
 8000d74:	e006      	b.n	8000d84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d76:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000d78:	689a      	ldr	r2, [r3, #8]
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	4928      	ldr	r1, [pc, #160]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000d80:	4013      	ands	r3, r2
 8000d82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d006      	beq.n	8000d9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d90:	4b23      	ldr	r3, [pc, #140]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000d92:	68da      	ldr	r2, [r3, #12]
 8000d94:	4922      	ldr	r1, [pc, #136]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	60cb      	str	r3, [r1, #12]
 8000d9c:	e006      	b.n	8000dac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d9e:	4b20      	ldr	r3, [pc, #128]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000da0:	68da      	ldr	r2, [r3, #12]
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	43db      	mvns	r3, r3
 8000da6:	491e      	ldr	r1, [pc, #120]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000da8:	4013      	ands	r3, r2
 8000daa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d006      	beq.n	8000dc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000db8:	4b19      	ldr	r3, [pc, #100]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000dba:	685a      	ldr	r2, [r3, #4]
 8000dbc:	4918      	ldr	r1, [pc, #96]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	604b      	str	r3, [r1, #4]
 8000dc4:	e006      	b.n	8000dd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dc6:	4b16      	ldr	r3, [pc, #88]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000dc8:	685a      	ldr	r2, [r3, #4]
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	4914      	ldr	r1, [pc, #80]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d021      	beq.n	8000e24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000de0:	4b0f      	ldr	r3, [pc, #60]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	490e      	ldr	r1, [pc, #56]	; (8000e20 <HAL_GPIO_Init+0x2d0>)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	600b      	str	r3, [r1, #0]
 8000dec:	e021      	b.n	8000e32 <HAL_GPIO_Init+0x2e2>
 8000dee:	bf00      	nop
 8000df0:	10320000 	.word	0x10320000
 8000df4:	10310000 	.word	0x10310000
 8000df8:	10220000 	.word	0x10220000
 8000dfc:	10210000 	.word	0x10210000
 8000e00:	10120000 	.word	0x10120000
 8000e04:	10110000 	.word	0x10110000
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	40010000 	.word	0x40010000
 8000e10:	40010800 	.word	0x40010800
 8000e14:	40010c00 	.word	0x40010c00
 8000e18:	40011000 	.word	0x40011000
 8000e1c:	40011400 	.word	0x40011400
 8000e20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e24:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <HAL_GPIO_Init+0x304>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	4909      	ldr	r1, [pc, #36]	; (8000e54 <HAL_GPIO_Init+0x304>)
 8000e2e:	4013      	ands	r3, r2
 8000e30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e34:	3301      	adds	r3, #1
 8000e36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f47f ae8e 	bne.w	8000b64 <HAL_GPIO_Init+0x14>
  }
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	372c      	adds	r7, #44	; 0x2c
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	40010400 	.word	0x40010400

08000e58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e272      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f000 8087 	beq.w	8000f86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e78:	4b92      	ldr	r3, [pc, #584]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 030c 	and.w	r3, r3, #12
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d00c      	beq.n	8000e9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e84:	4b8f      	ldr	r3, [pc, #572]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 030c 	and.w	r3, r3, #12
 8000e8c:	2b08      	cmp	r3, #8
 8000e8e:	d112      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x5e>
 8000e90:	4b8c      	ldr	r3, [pc, #560]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e9c:	d10b      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9e:	4b89      	ldr	r3, [pc, #548]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d06c      	beq.n	8000f84 <HAL_RCC_OscConfig+0x12c>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d168      	bne.n	8000f84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e24c      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ebe:	d106      	bne.n	8000ece <HAL_RCC_OscConfig+0x76>
 8000ec0:	4b80      	ldr	r3, [pc, #512]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a7f      	ldr	r2, [pc, #508]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000ec6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	e02e      	b.n	8000f2c <HAL_RCC_OscConfig+0xd4>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d10c      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x98>
 8000ed6:	4b7b      	ldr	r3, [pc, #492]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a7a      	ldr	r2, [pc, #488]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ee0:	6013      	str	r3, [r2, #0]
 8000ee2:	4b78      	ldr	r3, [pc, #480]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a77      	ldr	r2, [pc, #476]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e01d      	b.n	8000f2c <HAL_RCC_OscConfig+0xd4>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ef8:	d10c      	bne.n	8000f14 <HAL_RCC_OscConfig+0xbc>
 8000efa:	4b72      	ldr	r3, [pc, #456]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a71      	ldr	r2, [pc, #452]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f04:	6013      	str	r3, [r2, #0]
 8000f06:	4b6f      	ldr	r3, [pc, #444]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a6e      	ldr	r2, [pc, #440]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	e00b      	b.n	8000f2c <HAL_RCC_OscConfig+0xd4>
 8000f14:	4b6b      	ldr	r3, [pc, #428]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a6a      	ldr	r2, [pc, #424]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f1e:	6013      	str	r3, [r2, #0]
 8000f20:	4b68      	ldr	r3, [pc, #416]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a67      	ldr	r2, [pc, #412]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d013      	beq.n	8000f5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f34:	f7ff fd1e 	bl	8000974 <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f3c:	f7ff fd1a 	bl	8000974 <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b64      	cmp	r3, #100	; 0x64
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e200      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f4e:	4b5d      	ldr	r3, [pc, #372]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d0f0      	beq.n	8000f3c <HAL_RCC_OscConfig+0xe4>
 8000f5a:	e014      	b.n	8000f86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5c:	f7ff fd0a 	bl	8000974 <HAL_GetTick>
 8000f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f64:	f7ff fd06 	bl	8000974 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b64      	cmp	r3, #100	; 0x64
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e1ec      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f76:	4b53      	ldr	r3, [pc, #332]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1f0      	bne.n	8000f64 <HAL_RCC_OscConfig+0x10c>
 8000f82:	e000      	b.n	8000f86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d063      	beq.n	800105a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f92:	4b4c      	ldr	r3, [pc, #304]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 030c 	and.w	r3, r3, #12
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d00b      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f9e:	4b49      	ldr	r3, [pc, #292]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 030c 	and.w	r3, r3, #12
 8000fa6:	2b08      	cmp	r3, #8
 8000fa8:	d11c      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x18c>
 8000faa:	4b46      	ldr	r3, [pc, #280]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d116      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fb6:	4b43      	ldr	r3, [pc, #268]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d005      	beq.n	8000fce <HAL_RCC_OscConfig+0x176>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	691b      	ldr	r3, [r3, #16]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d001      	beq.n	8000fce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e1c0      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fce:	4b3d      	ldr	r3, [pc, #244]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	00db      	lsls	r3, r3, #3
 8000fdc:	4939      	ldr	r1, [pc, #228]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fe2:	e03a      	b.n	800105a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d020      	beq.n	800102e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fec:	4b36      	ldr	r3, [pc, #216]	; (80010c8 <HAL_RCC_OscConfig+0x270>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff2:	f7ff fcbf 	bl	8000974 <HAL_GetTick>
 8000ff6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff8:	e008      	b.n	800100c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ffa:	f7ff fcbb 	bl	8000974 <HAL_GetTick>
 8000ffe:	4602      	mov	r2, r0
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	2b02      	cmp	r3, #2
 8001006:	d901      	bls.n	800100c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001008:	2303      	movs	r3, #3
 800100a:	e1a1      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100c:	4b2d      	ldr	r3, [pc, #180]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0f0      	beq.n	8000ffa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001018:	4b2a      	ldr	r3, [pc, #168]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	00db      	lsls	r3, r3, #3
 8001026:	4927      	ldr	r1, [pc, #156]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8001028:	4313      	orrs	r3, r2
 800102a:	600b      	str	r3, [r1, #0]
 800102c:	e015      	b.n	800105a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800102e:	4b26      	ldr	r3, [pc, #152]	; (80010c8 <HAL_RCC_OscConfig+0x270>)
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001034:	f7ff fc9e 	bl	8000974 <HAL_GetTick>
 8001038:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800103c:	f7ff fc9a 	bl	8000974 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e180      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800104e:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f0      	bne.n	800103c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0308 	and.w	r3, r3, #8
 8001062:	2b00      	cmp	r3, #0
 8001064:	d03a      	beq.n	80010dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d019      	beq.n	80010a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <HAL_RCC_OscConfig+0x274>)
 8001070:	2201      	movs	r2, #1
 8001072:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001074:	f7ff fc7e 	bl	8000974 <HAL_GetTick>
 8001078:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800107c:	f7ff fc7a 	bl	8000974 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e160      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108e:	4b0d      	ldr	r3, [pc, #52]	; (80010c4 <HAL_RCC_OscConfig+0x26c>)
 8001090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0f0      	beq.n	800107c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f000 face 	bl	800163c <RCC_Delay>
 80010a0:	e01c      	b.n	80010dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010a2:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <HAL_RCC_OscConfig+0x274>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a8:	f7ff fc64 	bl	8000974 <HAL_GetTick>
 80010ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ae:	e00f      	b.n	80010d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010b0:	f7ff fc60 	bl	8000974 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d908      	bls.n	80010d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e146      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
 80010c2:	bf00      	nop
 80010c4:	40021000 	.word	0x40021000
 80010c8:	42420000 	.word	0x42420000
 80010cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010d0:	4b92      	ldr	r3, [pc, #584]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1e9      	bne.n	80010b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	f000 80a6 	beq.w	8001236 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010ea:	2300      	movs	r3, #0
 80010ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010ee:	4b8b      	ldr	r3, [pc, #556]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d10d      	bne.n	8001116 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010fa:	4b88      	ldr	r3, [pc, #544]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	4a87      	ldr	r2, [pc, #540]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001104:	61d3      	str	r3, [r2, #28]
 8001106:	4b85      	ldr	r3, [pc, #532]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001112:	2301      	movs	r3, #1
 8001114:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001116:	4b82      	ldr	r3, [pc, #520]	; (8001320 <HAL_RCC_OscConfig+0x4c8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800111e:	2b00      	cmp	r3, #0
 8001120:	d118      	bne.n	8001154 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001122:	4b7f      	ldr	r3, [pc, #508]	; (8001320 <HAL_RCC_OscConfig+0x4c8>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a7e      	ldr	r2, [pc, #504]	; (8001320 <HAL_RCC_OscConfig+0x4c8>)
 8001128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800112c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800112e:	f7ff fc21 	bl	8000974 <HAL_GetTick>
 8001132:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001134:	e008      	b.n	8001148 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001136:	f7ff fc1d 	bl	8000974 <HAL_GetTick>
 800113a:	4602      	mov	r2, r0
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	2b64      	cmp	r3, #100	; 0x64
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e103      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001148:	4b75      	ldr	r3, [pc, #468]	; (8001320 <HAL_RCC_OscConfig+0x4c8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0f0      	beq.n	8001136 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d106      	bne.n	800116a <HAL_RCC_OscConfig+0x312>
 800115c:	4b6f      	ldr	r3, [pc, #444]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	4a6e      	ldr	r2, [pc, #440]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	6213      	str	r3, [r2, #32]
 8001168:	e02d      	b.n	80011c6 <HAL_RCC_OscConfig+0x36e>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10c      	bne.n	800118c <HAL_RCC_OscConfig+0x334>
 8001172:	4b6a      	ldr	r3, [pc, #424]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001174:	6a1b      	ldr	r3, [r3, #32]
 8001176:	4a69      	ldr	r2, [pc, #420]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001178:	f023 0301 	bic.w	r3, r3, #1
 800117c:	6213      	str	r3, [r2, #32]
 800117e:	4b67      	ldr	r3, [pc, #412]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	4a66      	ldr	r2, [pc, #408]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001184:	f023 0304 	bic.w	r3, r3, #4
 8001188:	6213      	str	r3, [r2, #32]
 800118a:	e01c      	b.n	80011c6 <HAL_RCC_OscConfig+0x36e>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	2b05      	cmp	r3, #5
 8001192:	d10c      	bne.n	80011ae <HAL_RCC_OscConfig+0x356>
 8001194:	4b61      	ldr	r3, [pc, #388]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	4a60      	ldr	r2, [pc, #384]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 800119a:	f043 0304 	orr.w	r3, r3, #4
 800119e:	6213      	str	r3, [r2, #32]
 80011a0:	4b5e      	ldr	r3, [pc, #376]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	4a5d      	ldr	r2, [pc, #372]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	6213      	str	r3, [r2, #32]
 80011ac:	e00b      	b.n	80011c6 <HAL_RCC_OscConfig+0x36e>
 80011ae:	4b5b      	ldr	r3, [pc, #364]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011b0:	6a1b      	ldr	r3, [r3, #32]
 80011b2:	4a5a      	ldr	r2, [pc, #360]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011b4:	f023 0301 	bic.w	r3, r3, #1
 80011b8:	6213      	str	r3, [r2, #32]
 80011ba:	4b58      	ldr	r3, [pc, #352]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011bc:	6a1b      	ldr	r3, [r3, #32]
 80011be:	4a57      	ldr	r2, [pc, #348]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011c0:	f023 0304 	bic.w	r3, r3, #4
 80011c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d015      	beq.n	80011fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ce:	f7ff fbd1 	bl	8000974 <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011d4:	e00a      	b.n	80011ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011d6:	f7ff fbcd 	bl	8000974 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e0b1      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ec:	4b4b      	ldr	r3, [pc, #300]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0ee      	beq.n	80011d6 <HAL_RCC_OscConfig+0x37e>
 80011f8:	e014      	b.n	8001224 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011fa:	f7ff fbbb 	bl	8000974 <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001200:	e00a      	b.n	8001218 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001202:	f7ff fbb7 	bl	8000974 <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001210:	4293      	cmp	r3, r2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e09b      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001218:	4b40      	ldr	r3, [pc, #256]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	f003 0302 	and.w	r3, r3, #2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1ee      	bne.n	8001202 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001224:	7dfb      	ldrb	r3, [r7, #23]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d105      	bne.n	8001236 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800122a:	4b3c      	ldr	r3, [pc, #240]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	4a3b      	ldr	r2, [pc, #236]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001230:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001234:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69db      	ldr	r3, [r3, #28]
 800123a:	2b00      	cmp	r3, #0
 800123c:	f000 8087 	beq.w	800134e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001240:	4b36      	ldr	r3, [pc, #216]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 030c 	and.w	r3, r3, #12
 8001248:	2b08      	cmp	r3, #8
 800124a:	d061      	beq.n	8001310 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	69db      	ldr	r3, [r3, #28]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d146      	bne.n	80012e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001254:	4b33      	ldr	r3, [pc, #204]	; (8001324 <HAL_RCC_OscConfig+0x4cc>)
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125a:	f7ff fb8b 	bl	8000974 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001262:	f7ff fb87 	bl	8000974 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e06d      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001274:	4b29      	ldr	r3, [pc, #164]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1f0      	bne.n	8001262 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001288:	d108      	bne.n	800129c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800128a:	4b24      	ldr	r3, [pc, #144]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	4921      	ldr	r1, [pc, #132]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001298:	4313      	orrs	r3, r2
 800129a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800129c:	4b1f      	ldr	r3, [pc, #124]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a19      	ldr	r1, [r3, #32]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ac:	430b      	orrs	r3, r1
 80012ae:	491b      	ldr	r1, [pc, #108]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	4313      	orrs	r3, r2
 80012b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <HAL_RCC_OscConfig+0x4cc>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ba:	f7ff fb5b 	bl	8000974 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c2:	f7ff fb57 	bl	8000974 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e03d      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f0      	beq.n	80012c2 <HAL_RCC_OscConfig+0x46a>
 80012e0:	e035      	b.n	800134e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <HAL_RCC_OscConfig+0x4cc>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e8:	f7ff fb44 	bl	8000974 <HAL_GetTick>
 80012ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012f0:	f7ff fb40 	bl	8000974 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e026      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <HAL_RCC_OscConfig+0x4c4>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1f0      	bne.n	80012f0 <HAL_RCC_OscConfig+0x498>
 800130e:	e01e      	b.n	800134e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	69db      	ldr	r3, [r3, #28]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d107      	bne.n	8001328 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e019      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
 800131c:	40021000 	.word	0x40021000
 8001320:	40007000 	.word	0x40007000
 8001324:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_RCC_OscConfig+0x500>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a1b      	ldr	r3, [r3, #32]
 8001338:	429a      	cmp	r2, r3
 800133a:	d106      	bne.n	800134a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001346:	429a      	cmp	r2, r3
 8001348:	d001      	beq.n	800134e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40021000 	.word	0x40021000

0800135c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e0d0      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001370:	4b6a      	ldr	r3, [pc, #424]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	683a      	ldr	r2, [r7, #0]
 800137a:	429a      	cmp	r2, r3
 800137c:	d910      	bls.n	80013a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137e:	4b67      	ldr	r3, [pc, #412]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f023 0207 	bic.w	r2, r3, #7
 8001386:	4965      	ldr	r1, [pc, #404]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	4313      	orrs	r3, r2
 800138c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800138e:	4b63      	ldr	r3, [pc, #396]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	429a      	cmp	r2, r3
 800139a:	d001      	beq.n	80013a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e0b8      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d020      	beq.n	80013ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d005      	beq.n	80013c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013b8:	4b59      	ldr	r3, [pc, #356]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	4a58      	ldr	r2, [pc, #352]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80013be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0308 	and.w	r3, r3, #8
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d005      	beq.n	80013dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013d0:	4b53      	ldr	r3, [pc, #332]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	4a52      	ldr	r2, [pc, #328]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013dc:	4b50      	ldr	r3, [pc, #320]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	494d      	ldr	r1, [pc, #308]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d040      	beq.n	800147c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d107      	bne.n	8001412 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001402:	4b47      	ldr	r3, [pc, #284]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d115      	bne.n	800143a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e07f      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b02      	cmp	r3, #2
 8001418:	d107      	bne.n	800142a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800141a:	4b41      	ldr	r3, [pc, #260]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d109      	bne.n	800143a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e073      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142a:	4b3d      	ldr	r3, [pc, #244]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e06b      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800143a:	4b39      	ldr	r3, [pc, #228]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f023 0203 	bic.w	r2, r3, #3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	4936      	ldr	r1, [pc, #216]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	4313      	orrs	r3, r2
 800144a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800144c:	f7ff fa92 	bl	8000974 <HAL_GetTick>
 8001450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001452:	e00a      	b.n	800146a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001454:	f7ff fa8e 	bl	8000974 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001462:	4293      	cmp	r3, r2
 8001464:	d901      	bls.n	800146a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e053      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800146a:	4b2d      	ldr	r3, [pc, #180]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f003 020c 	and.w	r2, r3, #12
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	429a      	cmp	r2, r3
 800147a:	d1eb      	bne.n	8001454 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800147c:	4b27      	ldr	r3, [pc, #156]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0307 	and.w	r3, r3, #7
 8001484:	683a      	ldr	r2, [r7, #0]
 8001486:	429a      	cmp	r2, r3
 8001488:	d210      	bcs.n	80014ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800148a:	4b24      	ldr	r3, [pc, #144]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 0207 	bic.w	r2, r3, #7
 8001492:	4922      	ldr	r1, [pc, #136]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	4313      	orrs	r3, r2
 8001498:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800149a:	4b20      	ldr	r3, [pc, #128]	; (800151c <HAL_RCC_ClockConfig+0x1c0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d001      	beq.n	80014ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e032      	b.n	8001512 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d008      	beq.n	80014ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014b8:	4b19      	ldr	r3, [pc, #100]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	4916      	ldr	r1, [pc, #88]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0308 	and.w	r3, r3, #8
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d009      	beq.n	80014ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	00db      	lsls	r3, r3, #3
 80014e4:	490e      	ldr	r1, [pc, #56]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80014e6:	4313      	orrs	r3, r2
 80014e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014ea:	f000 f821 	bl	8001530 <HAL_RCC_GetSysClockFreq>
 80014ee:	4602      	mov	r2, r0
 80014f0:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	091b      	lsrs	r3, r3, #4
 80014f6:	f003 030f 	and.w	r3, r3, #15
 80014fa:	490a      	ldr	r1, [pc, #40]	; (8001524 <HAL_RCC_ClockConfig+0x1c8>)
 80014fc:	5ccb      	ldrb	r3, [r1, r3]
 80014fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001502:	4a09      	ldr	r2, [pc, #36]	; (8001528 <HAL_RCC_ClockConfig+0x1cc>)
 8001504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <HAL_RCC_ClockConfig+0x1d0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f9f0 	bl	80008f0 <HAL_InitTick>

  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40022000 	.word	0x40022000
 8001520:	40021000 	.word	0x40021000
 8001524:	080018a8 	.word	0x080018a8
 8001528:	20000000 	.word	0x20000000
 800152c:	20000004 	.word	0x20000004

08001530 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b087      	sub	sp, #28
 8001534:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	2300      	movs	r3, #0
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800154a:	4b1e      	ldr	r3, [pc, #120]	; (80015c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f003 030c 	and.w	r3, r3, #12
 8001556:	2b04      	cmp	r3, #4
 8001558:	d002      	beq.n	8001560 <HAL_RCC_GetSysClockFreq+0x30>
 800155a:	2b08      	cmp	r3, #8
 800155c:	d003      	beq.n	8001566 <HAL_RCC_GetSysClockFreq+0x36>
 800155e:	e027      	b.n	80015b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001560:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001562:	613b      	str	r3, [r7, #16]
      break;
 8001564:	e027      	b.n	80015b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	0c9b      	lsrs	r3, r3, #18
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	4a17      	ldr	r2, [pc, #92]	; (80015cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001570:	5cd3      	ldrb	r3, [r2, r3]
 8001572:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d010      	beq.n	80015a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	0c5b      	lsrs	r3, r3, #17
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	4a11      	ldr	r2, [pc, #68]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800158a:	5cd3      	ldrb	r3, [r2, r3]
 800158c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001592:	fb03 f202 	mul.w	r2, r3, r2
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	fbb2 f3f3 	udiv	r3, r2, r3
 800159c:	617b      	str	r3, [r7, #20]
 800159e:	e004      	b.n	80015aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a0c      	ldr	r2, [pc, #48]	; (80015d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80015a4:	fb02 f303 	mul.w	r3, r2, r3
 80015a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	613b      	str	r3, [r7, #16]
      break;
 80015ae:	e002      	b.n	80015b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80015b2:	613b      	str	r3, [r7, #16]
      break;
 80015b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015b6:	693b      	ldr	r3, [r7, #16]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	371c      	adds	r7, #28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40021000 	.word	0x40021000
 80015c8:	007a1200 	.word	0x007a1200
 80015cc:	080018c0 	.word	0x080018c0
 80015d0:	080018d0 	.word	0x080018d0
 80015d4:	003d0900 	.word	0x003d0900

080015d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015dc:	4b02      	ldr	r3, [pc, #8]	; (80015e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80015de:	681b      	ldr	r3, [r3, #0]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	20000000 	.word	0x20000000

080015ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015f0:	f7ff fff2 	bl	80015d8 <HAL_RCC_GetHCLKFreq>
 80015f4:	4602      	mov	r2, r0
 80015f6:	4b05      	ldr	r3, [pc, #20]	; (800160c <HAL_RCC_GetPCLK1Freq+0x20>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	0a1b      	lsrs	r3, r3, #8
 80015fc:	f003 0307 	and.w	r3, r3, #7
 8001600:	4903      	ldr	r1, [pc, #12]	; (8001610 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001602:	5ccb      	ldrb	r3, [r1, r3]
 8001604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001608:	4618      	mov	r0, r3
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40021000 	.word	0x40021000
 8001610:	080018b8 	.word	0x080018b8

08001614 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001618:	f7ff ffde 	bl	80015d8 <HAL_RCC_GetHCLKFreq>
 800161c:	4602      	mov	r2, r0
 800161e:	4b05      	ldr	r3, [pc, #20]	; (8001634 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	0adb      	lsrs	r3, r3, #11
 8001624:	f003 0307 	and.w	r3, r3, #7
 8001628:	4903      	ldr	r1, [pc, #12]	; (8001638 <HAL_RCC_GetPCLK2Freq+0x24>)
 800162a:	5ccb      	ldrb	r3, [r1, r3]
 800162c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001630:	4618      	mov	r0, r3
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40021000 	.word	0x40021000
 8001638:	080018b8 	.word	0x080018b8

0800163c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001644:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <RCC_Delay+0x34>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a0a      	ldr	r2, [pc, #40]	; (8001674 <RCC_Delay+0x38>)
 800164a:	fba2 2303 	umull	r2, r3, r2, r3
 800164e:	0a5b      	lsrs	r3, r3, #9
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	fb02 f303 	mul.w	r3, r2, r3
 8001656:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001658:	bf00      	nop
  }
  while (Delay --);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	1e5a      	subs	r2, r3, #1
 800165e:	60fa      	str	r2, [r7, #12]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1f9      	bne.n	8001658 <RCC_Delay+0x1c>
}
 8001664:	bf00      	nop
 8001666:	bf00      	nop
 8001668:	3714      	adds	r7, #20
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	20000000 	.word	0x20000000
 8001674:	10624dd3 	.word	0x10624dd3

08001678 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e042      	b.n	8001710 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d106      	bne.n	80016a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff f870 	bl	8000784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2224      	movs	r2, #36	; 0x24
 80016a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f82b 	bl	8001718 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	691a      	ldr	r2, [r3, #16]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	695a      	ldr	r2, [r3, #20]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2200      	movs	r2, #0
 80016f6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2220      	movs	r2, #32
 80016fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2220      	movs	r2, #32
 8001704:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	430a      	orrs	r2, r1
 8001734:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	689a      	ldr	r2, [r3, #8]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	4313      	orrs	r3, r2
 8001746:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001752:	f023 030c 	bic.w	r3, r3, #12
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	6812      	ldr	r2, [r2, #0]
 800175a:	68b9      	ldr	r1, [r7, #8]
 800175c:	430b      	orrs	r3, r1
 800175e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	699a      	ldr	r2, [r3, #24]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a2c      	ldr	r2, [pc, #176]	; (800182c <UART_SetConfig+0x114>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d103      	bne.n	8001788 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001780:	f7ff ff48 	bl	8001614 <HAL_RCC_GetPCLK2Freq>
 8001784:	60f8      	str	r0, [r7, #12]
 8001786:	e002      	b.n	800178e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001788:	f7ff ff30 	bl	80015ec <HAL_RCC_GetPCLK1Freq>
 800178c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	4613      	mov	r3, r2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4413      	add	r3, r2
 8001796:	009a      	lsls	r2, r3, #2
 8001798:	441a      	add	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a4:	4a22      	ldr	r2, [pc, #136]	; (8001830 <UART_SetConfig+0x118>)
 80017a6:	fba2 2303 	umull	r2, r3, r2, r3
 80017aa:	095b      	lsrs	r3, r3, #5
 80017ac:	0119      	lsls	r1, r3, #4
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	4613      	mov	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	009a      	lsls	r2, r3, #2
 80017b8:	441a      	add	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80017c4:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <UART_SetConfig+0x118>)
 80017c6:	fba3 0302 	umull	r0, r3, r3, r2
 80017ca:	095b      	lsrs	r3, r3, #5
 80017cc:	2064      	movs	r0, #100	; 0x64
 80017ce:	fb00 f303 	mul.w	r3, r0, r3
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	011b      	lsls	r3, r3, #4
 80017d6:	3332      	adds	r3, #50	; 0x32
 80017d8:	4a15      	ldr	r2, [pc, #84]	; (8001830 <UART_SetConfig+0x118>)
 80017da:	fba2 2303 	umull	r2, r3, r2, r3
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017e4:	4419      	add	r1, r3
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	4613      	mov	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	009a      	lsls	r2, r3, #2
 80017f0:	441a      	add	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <UART_SetConfig+0x118>)
 80017fe:	fba3 0302 	umull	r0, r3, r3, r2
 8001802:	095b      	lsrs	r3, r3, #5
 8001804:	2064      	movs	r0, #100	; 0x64
 8001806:	fb00 f303 	mul.w	r3, r0, r3
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	011b      	lsls	r3, r3, #4
 800180e:	3332      	adds	r3, #50	; 0x32
 8001810:	4a07      	ldr	r2, [pc, #28]	; (8001830 <UART_SetConfig+0x118>)
 8001812:	fba2 2303 	umull	r2, r3, r2, r3
 8001816:	095b      	lsrs	r3, r3, #5
 8001818:	f003 020f 	and.w	r2, r3, #15
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	440a      	add	r2, r1
 8001822:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001824:	bf00      	nop
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40013800 	.word	0x40013800
 8001830:	51eb851f 	.word	0x51eb851f

08001834 <memset>:
 8001834:	4603      	mov	r3, r0
 8001836:	4402      	add	r2, r0
 8001838:	4293      	cmp	r3, r2
 800183a:	d100      	bne.n	800183e <memset+0xa>
 800183c:	4770      	bx	lr
 800183e:	f803 1b01 	strb.w	r1, [r3], #1
 8001842:	e7f9      	b.n	8001838 <memset+0x4>

08001844 <__libc_init_array>:
 8001844:	b570      	push	{r4, r5, r6, lr}
 8001846:	2600      	movs	r6, #0
 8001848:	4d0c      	ldr	r5, [pc, #48]	; (800187c <__libc_init_array+0x38>)
 800184a:	4c0d      	ldr	r4, [pc, #52]	; (8001880 <__libc_init_array+0x3c>)
 800184c:	1b64      	subs	r4, r4, r5
 800184e:	10a4      	asrs	r4, r4, #2
 8001850:	42a6      	cmp	r6, r4
 8001852:	d109      	bne.n	8001868 <__libc_init_array+0x24>
 8001854:	f000 f81a 	bl	800188c <_init>
 8001858:	2600      	movs	r6, #0
 800185a:	4d0a      	ldr	r5, [pc, #40]	; (8001884 <__libc_init_array+0x40>)
 800185c:	4c0a      	ldr	r4, [pc, #40]	; (8001888 <__libc_init_array+0x44>)
 800185e:	1b64      	subs	r4, r4, r5
 8001860:	10a4      	asrs	r4, r4, #2
 8001862:	42a6      	cmp	r6, r4
 8001864:	d105      	bne.n	8001872 <__libc_init_array+0x2e>
 8001866:	bd70      	pop	{r4, r5, r6, pc}
 8001868:	f855 3b04 	ldr.w	r3, [r5], #4
 800186c:	4798      	blx	r3
 800186e:	3601      	adds	r6, #1
 8001870:	e7ee      	b.n	8001850 <__libc_init_array+0xc>
 8001872:	f855 3b04 	ldr.w	r3, [r5], #4
 8001876:	4798      	blx	r3
 8001878:	3601      	adds	r6, #1
 800187a:	e7f2      	b.n	8001862 <__libc_init_array+0x1e>
 800187c:	080018d4 	.word	0x080018d4
 8001880:	080018d4 	.word	0x080018d4
 8001884:	080018d4 	.word	0x080018d4
 8001888:	080018d8 	.word	0x080018d8

0800188c <_init>:
 800188c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188e:	bf00      	nop
 8001890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001892:	bc08      	pop	{r3}
 8001894:	469e      	mov	lr, r3
 8001896:	4770      	bx	lr

08001898 <_fini>:
 8001898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800189a:	bf00      	nop
 800189c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800189e:	bc08      	pop	{r3}
 80018a0:	469e      	mov	lr, r3
 80018a2:	4770      	bx	lr
