<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : spi_master1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : spi_master1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r.html">Component : ALT_NOC_FW_L4_PER_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for spi_master1</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> </td></tr>
<tr>
<td align="left">[7:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> </td></tr>
<tr>
<td align="left">[15:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> </td></tr>
<tr>
<td align="left">[23:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp17fdf5e9dee6c92df93fe9574779e1cc"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to spi_master1. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac3145a5ac4ca9c43710b1dbdff16c190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gac3145a5ac4ca9c43710b1dbdff16c190">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac3145a5ac4ca9c43710b1dbdff16c190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97da6ac721566d2b5c0ee97367ddeb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga97da6ac721566d2b5c0ee97367ddeb7d">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga97da6ac721566d2b5c0ee97367ddeb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca120b512294c593185a6bb098e9e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga0ca120b512294c593185a6bb098e9e28">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0ca120b512294c593185a6bb098e9e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6d54037520b0e19988f11de8fcd5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga2f6d54037520b0e19988f11de8fcd5b0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga2f6d54037520b0e19988f11de8fcd5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63085a39f25c673f9e1d72b48b9a7b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga63085a39f25c673f9e1d72b48b9a7b5e">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga63085a39f25c673f9e1d72b48b9a7b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6dc5c673076bbf7c13f7d0d36b6ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga8e6dc5c673076bbf7c13f7d0d36b6ccd">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8e6dc5c673076bbf7c13f7d0d36b6ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3091b5a8f2546b9c1e4eb6de83a6c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gaf3091b5a8f2546b9c1e4eb6de83a6c74">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gaf3091b5a8f2546b9c1e4eb6de83a6c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4bd7ee13ef5c098a007455eb19b65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga8a4bd7ee13ef5c098a007455eb19b65c">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga8a4bd7ee13ef5c098a007455eb19b65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp310106670f547dca807d4b6e579cd833"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA"></a></p>
<p>Security bit configuration for transactions from dma to spi_master1. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1495ae761e3954514890055014ff4249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga1495ae761e3954514890055014ff4249">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1495ae761e3954514890055014ff4249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634cfea842398d691d369bda52360544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga634cfea842398d691d369bda52360544">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga634cfea842398d691d369bda52360544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8b42ec80e3bb7d52cc305555ff6c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gaea8b42ec80e3bb7d52cc305555ff6c8a">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaea8b42ec80e3bb7d52cc305555ff6c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7872e3ad9e17465014a02c171e57f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gad7872e3ad9e17465014a02c171e57f87">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gad7872e3ad9e17465014a02c171e57f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da34899bef1f74d5366f286ebf2193a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga1da34899bef1f74d5366f286ebf2193a">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga1da34899bef1f74d5366f286ebf2193a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461fb5c77cfede33b83995b2140a5d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga461fb5c77cfede33b83995b2140a5d1f">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga461fb5c77cfede33b83995b2140a5d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbed591fd825e0ce7b361313211fad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga6bbed591fd825e0ce7b361313211fad8">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6bbed591fd825e0ce7b361313211fad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c7b4fe599e5936b9dbe3bffdfcf50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gae0c7b4fe599e5936b9dbe3bffdfcf50a">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gae0c7b4fe599e5936b9dbe3bffdfcf50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2soc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp897d68152fd09b6744fba9092a7526c0"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H"></a></p>
<p>Security bit configuration for transactions from fpga2soc to spi_master1. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6e7ff84cc68c1dfb3ce7f01c24a0ebef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga6e7ff84cc68c1dfb3ce7f01c24a0ebef">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6e7ff84cc68c1dfb3ce7f01c24a0ebef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a0af59e2b3be972918768f3560fe26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga05a0af59e2b3be972918768f3560fe26">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga05a0af59e2b3be972918768f3560fe26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371d47f7628161c88b14116c6f5b2e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga371d47f7628161c88b14116c6f5b2e97">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga371d47f7628161c88b14116c6f5b2e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845631ae069e6bffb150f43e3e051c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga845631ae069e6bffb150f43e3e051c7a">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga845631ae069e6bffb150f43e3e051c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93ba9e407dfd82052e598d7e685fa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gac93ba9e407dfd82052e598d7e685fa08">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gac93ba9e407dfd82052e598d7e685fa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57815aded11fb245b090517c3766dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gaf57815aded11fb245b090517c3766dc0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf57815aded11fb245b090517c3766dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e913b512268b029006512d32e94e1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga2e913b512268b029006512d32e94e1cd">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga2e913b512268b029006512d32e94e1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8462000a4bf949e9a610254128c0fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gad8462000a4bf949e9a610254128c0fbb">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gad8462000a4bf949e9a610254128c0fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfde42b374c46eea4fff769f4c0222deb"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to spi_master1. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5976c0f1bc3cdf00dba324b3bd626c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga5976c0f1bc3cdf00dba324b3bd626c6b">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5976c0f1bc3cdf00dba324b3bd626c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c7d57ee46f51d457de5ec9cf98c4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga81c7d57ee46f51d457de5ec9cf98c4bd">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga81c7d57ee46f51d457de5ec9cf98c4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23893bbfc32e4ecfdf6b77695f1775d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gab23893bbfc32e4ecfdf6b77695f1775d">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab23893bbfc32e4ecfdf6b77695f1775d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffde6bdad407d55efddefbca2091c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga9ffde6bdad407d55efddefbca2091c8b">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ga9ffde6bdad407d55efddefbca2091c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8952dcdc60f53ff5864c2e8c911011cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga8952dcdc60f53ff5864c2e8c911011cf">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga8952dcdc60f53ff5864c2e8c911011cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68a719237859a7a89f962b45dcab3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gaa68a719237859a7a89f962b45dcab3b9">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa68a719237859a7a89f962b45dcab3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccaf612b3bbe076950df0fb2dd60c6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gaccaf612b3bbe076950df0fb2dd60c6f0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaccaf612b3bbe076950df0fb2dd60c6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5a40d4ba452490c1c91371d04ebaa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga6b5a40d4ba452490c1c91371d04ebaa9">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga6b5a40d4ba452490c1c91371d04ebaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3a393f65a272706da3abd8587fd5216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gae3a393f65a272706da3abd8587fd5216">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae3a393f65a272706da3abd8587fd5216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab146d721d046ffe011957884fa98b49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#gab146d721d046ffe011957884fa98b49f">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_OFST</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:gab146d721d046ffe011957884fa98b49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3b115d26b17a32a8ba7abd5d35d6cb70"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga3b115d26b17a32a8ba7abd5d35d6cb70">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_t</a></td></tr>
<tr class="separator:ga3b115d26b17a32a8ba7abd5d35d6cb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s" id="struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_PER_SCR_SPI_MST1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html">ALT_NOC_FW_L4_PER_SCR_SPI_MST1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1306edda1f8ecc136a1811fd09c85eb9"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1c80eb3ba183e85f88359de506660f22"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad69f797c7ad72901b384e9c4e8bde036"></a>uint32_t</td>
<td class="fieldname">
dma: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a050b9ebdc641a0ba703c63098f3905fc"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8042482f2613cd18dcbc64a281d995ae"></a>uint32_t</td>
<td class="fieldname">
fpga2soc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4da3b807f3001a1c885b5979a5005aa8"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bbb98b19922e14421384210d9c7f8ca"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5dfdb53e7771ff0faf9e834c843ceaa4"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gac3145a5ac4ca9c43710b1dbdff16c190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga97da6ac721566d2b5c0ee97367ddeb7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ca120b512294c593185a6bb098e9e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2f6d54037520b0e19988f11de8fcd5b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga63085a39f25c673f9e1d72b48b9a7b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e6dc5c673076bbf7c13f7d0d36b6ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3091b5a8f2546b9c1e4eb6de83a6c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8a4bd7ee13ef5c098a007455eb19b65c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1495ae761e3954514890055014ff4249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga634cfea842398d691d369bda52360544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaea8b42ec80e3bb7d52cc305555ff6c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad7872e3ad9e17465014a02c171e57f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1da34899bef1f74d5366f286ebf2193a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga461fb5c77cfede33b83995b2140a5d1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bbed591fd825e0ce7b361313211fad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae0c7b4fe599e5936b9dbe3bffdfcf50a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_DMA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6e7ff84cc68c1dfb3ce7f01c24a0ebef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05a0af59e2b3be972918768f3560fe26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga371d47f7628161c88b14116c6f5b2e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga845631ae069e6bffb150f43e3e051c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac93ba9e407dfd82052e598d7e685fa08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf57815aded11fb245b090517c3766dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e913b512268b029006512d32e94e1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad8462000a4bf949e9a610254128c0fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5976c0f1bc3cdf00dba324b3bd626c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga81c7d57ee46f51d457de5ec9cf98c4bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab23893bbfc32e4ecfdf6b77695f1775d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ffde6bdad407d55efddefbca2091c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8952dcdc60f53ff5864c2e8c911011cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa68a719237859a7a89f962b45dcab3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccaf612b3bbe076950df0fb2dd60c6f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6b5a40d4ba452490c1c91371d04ebaa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae3a393f65a272706da3abd8587fd5216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html">ALT_NOC_FW_L4_PER_SCR_SPI_MST1</a> register. </p>

</div>
</div>
<a class="anchor" id="gab146d721d046ffe011957884fa98b49f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_SPI_MST1_OFST&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html">ALT_NOC_FW_L4_PER_SCR_SPI_MST1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3b115d26b17a32a8ba7abd5d35d6cb70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1__s">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html#ga3b115d26b17a32a8ba7abd5d35d6cb70">ALT_NOC_FW_L4_PER_SCR_SPI_MST1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___s_p_i___m_s_t1.html">ALT_NOC_FW_L4_PER_SCR_SPI_MST1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
