<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: README.txt File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('Target_2SystemZ_2README_8txt.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">README.txt File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a105fe0035b7e9b1240dc5d828971ee55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> *dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a105fe0035b7e9b1240dc5d828971ee55">ADDRESS</a> (LA) and addition in <a class="el" href="Target_2README_8txt.html#ae4cfef5a21478ab1199f099b4a6efaf7">SystemZISelDAGToDAG.cpp</a> <a class="el" href="Target_2README_8txt.html#a2f45f7359c926f31faeaa5f5d1407c9f">is</a> suspect.It should <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> tweaked based on performance measurements.--There <a class="el" href="Target_2README_8txt.html#a2f45f7359c926f31faeaa5f5d1407c9f">is</a> no scheduling support.--We don'<a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> the BRANCH ON INDEX instructions.--We might want <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> BRANCH ON CONDITION <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> conditional indirect <a class="el" href="Target_2README_8txt.html#a9fa9d8c22b30973a760ea3741f8aac45">calls</a> and conditional returns.--We don'<a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> the TEST DATA CLASS instructions.--We could <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> the generic floating-point forms <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> LOAD COMPLEMENT</td></tr>
<tr class="separator:a105fe0035b7e9b1240dc5d828971ee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ae416022b896996fdb3cf248ca168b1f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#ae416022b896996fdb3cf248ca168b1f6">type</a></td></tr>
<tr class="separator:ae416022b896996fdb3cf248ca168b1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f6768399be9e30b9f6403c8c3b40c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a></td></tr>
<tr class="separator:a01f6768399be9e30b9f6403c8c3b40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf533859d8bfea022769f3fbed6e17c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an i32 r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a></td></tr>
<tr class="separator:a8bf533859d8bfea022769f3fbed6e17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7578218587c039037edbd374b490c1b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a7578218587c039037edbd374b490c1b8">example</a></td></tr>
<tr class="separator:a7578218587c039037edbd374b490c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f380c569497eab93980e5994c60df31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a5f380c569497eab93980e5994c60df31">val</a></td></tr>
<tr class="separator:a5f380c569497eab93980e5994c60df31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630fdf3f294bf084ddb0a1e7704aa659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> *dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD LOAD NEGATIVE and LOAD POSITIVE in <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> where we don <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> need the condition codes For we could <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LCDFR instead <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> LCDBR We <a class="el" href="Target_2PowerPC_2README_8txt.html#a7afbd9a4b23855b37021352048555669">only</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a630fdf3f294bf084ddb0a1e7704aa659">MVC</a></td></tr>
<tr class="separator:a630fdf3f294bf084ddb0a1e7704aa659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a015ca3302fdf94dfe89848195739f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> *dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD LOAD NEGATIVE and LOAD POSITIVE in <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> where we don <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> need the condition codes For we could <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LCDFR instead <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> LCDBR We <a class="el" href="Target_2PowerPC_2README_8txt.html#a7afbd9a4b23855b37021352048555669">only</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> XC and CLC <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> constant length <a class="el" href="Target_2README_8txt.html#a000dca4bb092d40e3a906a44d9f73e10">block</a> <a class="el" href="README-SSE_8txt.html#a4b890349dd5d0e72b3c9480da80fcd9c">operations</a> We could <a class="el" href="Target_2X86_2README_8txt.html#ac8d26500f6156447ff2c400be1bbe716">extend</a> <a class="el" href="CodeGen_2README_8txt.html#a52628b0664df8a8d85e31a7ec5c1dcf6">them</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> variable length <a class="el" href="README-SSE_8txt.html#a4b890349dd5d0e72b3c9480da80fcd9c">operations</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#aa2a015ca3302fdf94dfe89848195739f">too</a></td></tr>
<tr class="separator:aa2a015ca3302fdf94dfe89848195739f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a8d7c35fb9eeb53412ca9bca388e99"><td class="memItemLeft" align="right" valign="top">therefore end up&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a86a8d7c35fb9eeb53412ca9bca388e99">as</a></td></tr>
<tr class="separator:a86a8d7c35fb9eeb53412ca9bca388e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08795ea05be14001329eeb5ca4e86e4d"><td class="memItemLeft" align="right" valign="top">therefore end up&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a></td></tr>
<tr class="separator:a08795ea05be14001329eeb5ca4e86e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c18a2b3a1e32df80ad518b981d55706"><td class="memItemLeft" align="right" valign="top">therefore end up llgh&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a9c18a2b3a1e32df80ad518b981d55706">r0</a></td></tr>
<tr class="separator:a9c18a2b3a1e32df80ad518b981d55706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ddfd3b40656adbd522b529eb88f3f6"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#ae6ddfd3b40656adbd522b529eb88f3f6">give</a></td></tr>
<tr class="separator:ae6ddfd3b40656adbd522b529eb88f3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ff0957d6000bc0c9c8d1afdfc25bff"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a35ff0957d6000bc0c9c8d1afdfc25bff">like</a></td></tr>
<tr class="separator:a35ff0957d6000bc0c9c8d1afdfc25bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c482947c920572e8a1aff348c7cb5cc"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a4c482947c920572e8a1aff348c7cb5cc">force</a></td></tr>
<tr class="memdesc:a4c482947c920572e8a1aff348c7cb5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force register rx into domain.  <a href="#a4c482947c920572e8a1aff348c7cb5cc">More...</a><br /></td></tr>
<tr class="separator:a4c482947c920572e8a1aff348c7cb5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993ef9ea1afdceddc9cb94e03fc8b4df"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and ngr <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> lgr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 CodeGen SystemZ and <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> range displacements are usually handled by loading the full address <a class="el" href="Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a90cefae973276c11a666158c62292688">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead E <a class="el" href="Target_2README_8txt.html#a61213d383716e31a0657d2e12eb02efc">g</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#a993ef9ea1afdceddc9cb94e03fc8b4df">for</a></td></tr>
<tr class="separator:a993ef9ea1afdceddc9cb94e03fc8b4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab103049890481bd3a194048b45f5fce"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and ngr <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> lgr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 CodeGen SystemZ and <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> range displacements are usually handled by loading the full address <a class="el" href="Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a90cefae973276c11a666158c62292688">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead E <a class="el" href="Target_2README_8txt.html#a61213d383716e31a0657d2e12eb02efc">g</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Target_2SystemZ_2README_8txt.html#aab103049890481bd3a194048b45f5fce">base</a></td></tr>
<tr class="separator:aab103049890481bd3a194048b45f5fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a105fe0035b7e9b1240dc5d828971ee55"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>* dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD ADDRESS </td>
          <td>(</td>
          <td class="paramtype">LA&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a86a8d7c35fb9eeb53412ca9bca388e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented as</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="aab103049890481bd3a194048b45f5fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and ngr <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> lgr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 CodeGen SystemZ and <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> range displacements are usually handled by loading the full address <a class="el" href="Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a90cefae973276c11a666158c62292688">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead E <a class="el" href="Target_2README_8txt.html#a61213d383716e31a0657d2e12eb02efc">g</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> base</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">  %addr = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a> <a class="code" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> %<a class="code" href="Target_2SystemZ_2README_8txt.html#aab103049890481bd3a194048b45f5fce">base</a>, 524288</div><div class="line">  %bptr = inttoptr <a class="code" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> %addr <a class="code" href="Target_2ARM_2README_8txt.html#a91f4469a9d29e354421494afd4ba466d">to</a> i128 *</div><div class="line">  %<a class="code" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> = <a class="code" href="Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> <span class="keyword">volatile</span> i128 *%aptr</div><div class="line">  %<a class="code" href="Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a> = <a class="code" href="Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> i128 *%bptr</div><div class="line">  %<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a> = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a> i128 %<a class="code" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a>, %<a class="code" href="Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a></div><div class="line">  <a class="code" href="CodeGen_2README_8txt.html#a52fe3196795ff2431bd18d85568da5d1">store</a> i128 %<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a>, i128 *%aptr</div><div class="line">  <a class="code" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <span class="keywordtype">void</span></div><div class="line">}</div><div class="line"></div><div class="line">(from CodeGen/SystemZ/<span class="keywordtype">int</span>-<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a>-08.ll) we <a class="code" href="Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> %<a class="code" href="Target_2SystemZ_2README_8txt.html#aab103049890481bd3a194048b45f5fce">base</a>+524288 and %<a class="code" href="Target_2SystemZ_2README_8txt.html#aab103049890481bd3a194048b45f5fce">base</a>+524296</div><div class="line"><a class="code" href="Target_2PowerPC_2README_8txt.html#ae0aed8929173872fb88259d784d3a5c6">into</a> separate <a class="code" href="README__ALTIVEC_8txt.html#ac2bca51fd633d11e41373896183538f6">registers</a></div><div class="ttc" id="Target_2PowerPC_2README_8txt_html_ae0aed8929173872fb88259d784d3a5c6"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#ae0aed8929173872fb88259d784d3a5c6">into</a></div><div class="ttdeci">could compile into</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00016">Target/PowerPC/README.txt:16</a></div></div>
<div class="ttc" id="Target_2SystemZ_2README_8txt_html_aab103049890481bd3a194048b45f5fce"><div class="ttname"><a href="Target_2SystemZ_2README_8txt.html#aab103049890481bd3a194048b45f5fce">base</a></div><div class="ttdeci">therefore end up llgh r3 lr r0 br r14 but truncating the load would lh r3 br r14 Functions ret i64 and ought to be implemented ngr r0 br r14 but two address optimisations reverse the order of the AND and ngr r2 lgr r0 br r14 CodeGen SystemZ and ll has several examples of this Out of range displacements are usually handled by loading the full address into a register In many cases it would be better to create an anchor point instead E g i64 base</div><div class="ttdef"><b>Definition:</b> <a href="Target_2SystemZ_2README_8txt_source.html#l00147">Target/SystemZ/README.txt:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00038">ARMAddressingModes.h:38</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_acdf5bf3bbc10f9331f56441a4d483bb1"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only and the condition codes are not remembered when the same two values are compared twice More LSR enhancements i8 and i32 load store addressing modes are identical int b</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00396">Target/ARM/README.txt:396</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a16107502a78fcaae694e2189573d5b37"><div class="ttname"><a href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a></div><div class="ttdeci">Clang compiles this i64</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00542">Target/README.txt:542</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a91f4469a9d29e354421494afd4ba466d"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a91f4469a9d29e354421494afd4ba466d">to</a></div><div class="ttdeci">Should compile to</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00449">Target/ARM/README.txt:449</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_a8ef54f27fddd11cc461b2b231fc2d23c"><div class="ttname"><a href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a></div><div class="ttdeci">to esp esp setne al movzbw ax esp setg cl movzbw cx cmove cx cl jne LBB1_2 esp ret(also really horrible code on ppc).This is due to the expand code for 64-bit compares.GCC produces multiple branches</div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a52fe3196795ff2431bd18d85568da5d1"><div class="ttname"><a href="CodeGen_2README_8txt.html#a52fe3196795ff2431bd18d85568da5d1">store</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM ID Predecessors according to mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening store</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00133">CodeGen/README.txt:133</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_ad6a9e04ace03e64069c0e3a87c529dcc"><div class="ttname"><a href="Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a></div><div class="ttdeci">LLVM currently emits rax rax movq rax rax ret It could narrow the loads and stores to emit rax rax movq rax rax ret The trouble is that there is a TokenFactor between the store and the load</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l01776">Target/X86/README.txt:1776</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_ac2bca51fd633d11e41373896183538f6"><div class="ttname"><a href="README__ALTIVEC_8txt.html#ac2bca51fd633d11e41373896183538f6">registers</a></div><div class="ttdeci">Implement PPCInstrInfo::isLoadFromStackSlot isStoreToStackSlot for vector registers</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00004">README_ALTIVEC.txt:4</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_a668d6902e1f37328dfbbb1f75aa82fc9"><div class="ttname"><a href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a></div><div class="ttdeci">=0.0?0.0:(a &gt; 0.0?1.0:-1.0) a</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l00652">Target/X86/README.txt:652</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00147">147</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

<p>Referenced by <a class="el" href="Object_2ELF_8h_source.html#l00376">llvm::object::ELFFile&lt; ELFT &gt;::begin_program_headers()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00363">llvm::object::ELFFile&lt; ELFT &gt;::begin_rel()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00352">llvm::object::ELFFile&lt; ELFT &gt;::begin_rela()</a>, <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00526">llvm::createMipsDelaySlotFillerPass()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00381">llvm::object::ELFFile&lt; ELFT &gt;::end_program_headers()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00368">llvm::object::ELFFile&lt; ELFT &gt;::end_rel()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00357">llvm::object::ELFFile&lt; ELFT &gt;::end_rela()</a>, <a class="el" href="NVPTXISelDAGToDAG_8cpp_source.html#l00173">getCodeAddrSpace()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00219">llvm::object::ELFFile&lt; ELFT &gt;::Elf_Sym_Iter::getEntSize()</a>, <a class="el" href="MipsLongBranch_8cpp_source.html#l00119">getNonDebugInstr()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00525">llvm::object::ELFFile&lt; ELFT &gt;::getSectionContents()</a>, <a class="el" href="NVPTXUtilities_8h_source.html#l00066">llvm::make_vector()</a>, <a class="el" href="X86DisassemblerDecoder_8c_source.html#l01005">readSIB()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00355">llvm::skipPointerTransfer()</a>, and <a class="el" href="Object_2ELF_8h_source.html#l00576">llvm::object::ELFFile&lt; ELFT &gt;::VerifyStrTab()</a>.</p>

</div>
</div>
<a class="anchor" id="a7578218587c039037edbd374b490c1b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>* dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD LOAD NEGATIVE and LOAD POSITIVE in <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> where we don <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> need the condition codes For example</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00013">13</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a993ef9ea1afdceddc9cb94e03fc8b4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and ngr <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> lgr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 CodeGen SystemZ and <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> range displacements are usually handled by loading the full address <a class="el" href="Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a90cefae973276c11a666158c62292688">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead E <a class="el" href="Target_2README_8txt.html#a61213d383716e31a0657d2e12eb02efc">g</a> for</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a4c482947c920572e8a1aff348c7cb5cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ExeDepsFix::force</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force register rx into domain. </p>

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="ae6ddfd3b40656adbd522b529eb88f3f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would give</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a8bf533859d8bfea022769f3fbed6e17c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an i32 r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an i32</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00013">13</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a01f6768399be9e30b9f6403c8c3b40c8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> input</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00013">13</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

<p>Referenced by <a class="el" href="YAMLTraits_8cpp_source.html#l00592">llvm::yaml::Output::canElideEmptySequence()</a>, and <a class="el" href="YAMLTraits_8h_source.html#l00467">llvm::yaml::yamlize()</a>.</p>

</div>
</div>
<a class="anchor" id="a35ff0957d6000bc0c9c8d1afdfc25bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions like</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a630fdf3f294bf084ddb0a1e7704aa659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>* dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD LOAD NEGATIVE and LOAD POSITIVE in <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> where we don <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> need the condition codes For we could <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LCDFR instead <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> LCDBR We <a class="el" href="Target_2PowerPC_2README_8txt.html#a7afbd9a4b23855b37021352048555669">only</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> MVC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00057">57</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

<p>Referenced by <a class="el" href="SystemZISelLowering_8cpp_source.html#l03005">llvm::SystemZTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00747">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02265">forceReg()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02180">llvm::SystemZTargetLowering::getTargetNodeName()</a>, and <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00216">llvm::SystemZInstrInfo::isStackSlotCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c18a2b3a1e32df80ad518b981d55706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> r0 br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr r0 br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and ngr r0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a08795ea05be14001329eeb5ca4e86e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> would lh <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> br r14 Functions <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> and ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="Target_2ARM_2README_8txt.html#a03cd5cea7ffe2d1438b082fea919f552">r0</a> br r14 but <a class="el" href="Target_2PowerPC_2README_8txt.html#a2b5ab37bb5bf14183b00fb6f380adc2b">two</a> address optimisations reverse the order <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the <a class="el" href="X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> and ngr r2 lgr r2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00106">106</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="aa2a015ca3302fdf94dfe89848195739f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>* dst <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> void from CodeGen SystemZ asm <a class="el" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="Target_2PowerPC_2README_8txt.html#a009fe13edd93864e8893644d909aa4e6">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> general <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> independent <a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> the choice between LOAD LOAD NEGATIVE and LOAD POSITIVE in <a class="el" href="Target_2X86_2README_8txt.html#a1972d7f3882b18718d8dad79e5b1c9c9">cases</a> where we don <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> need the condition codes For we could <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LCDFR instead <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> LCDBR We <a class="el" href="Target_2PowerPC_2README_8txt.html#a7afbd9a4b23855b37021352048555669">only</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> XC and CLC <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> constant length <a class="el" href="Target_2README_8txt.html#a000dca4bb092d40e3a906a44d9f73e10">block</a> <a class="el" href="README-SSE_8txt.html#a4b890349dd5d0e72b3c9480da80fcd9c">operations</a> We could <a class="el" href="Target_2X86_2README_8txt.html#ac8d26500f6156447ff2c400be1bbe716">extend</a> <a class="el" href="CodeGen_2README_8txt.html#a52628b0664df8a8d85e31a7ec5c1dcf6">them</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> variable length <a class="el" href="README-SSE_8txt.html#a4b890349dd5d0e72b3c9480da80fcd9c">operations</a> too</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00057">57</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="ae416022b896996fdb3cf248ca168b1f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted type</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00013">13</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a5f380c569497eab93980e5994c60df31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> doesn <a class="el" href="Target_2X86_2README_8txt.html#a544ce2b7de50b042a2d052c3d2831598">t</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a1c23e7f459a1051c48b302e7f4ff100e">get</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Transforms_2Vectorize_2LLVMBuild_8txt.html#a9295dcb6ca6b27a9543e6a2d31cb42c4">see</a> the original constraint <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> means that <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> must conservatively treat all asm constraints <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> the most restricted R If an asm ties an <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> r <a class="el" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> the <a class="el" href="Target_2SystemZ_2README_8txt.html#a01f6768399be9e30b9f6403c8c3b40c8">input</a> <a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="Target_2X86_2README_8txt.html#aecbd1f86f08a3053fcf2dd30e05ad327">as</a> an leaving the upper bits uninitialised For <a class="el" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> val</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00022">22</a> of file <a class="el" href="Target_2SystemZ_2README_8txt_source.html">Target/SystemZ/README.txt</a>.</p>

<p>Referenced by <a class="el" href="APInt_8h_source.html#l00236">llvm::APInt::APInt()</a>, <a class="el" href="APInt_8cpp_source.html#l01038">llvm::APInt::ashr()</a>, <a class="el" href="APFloat_8cpp_source.html#l02286">llvm::APFloat::convertFromZeroExtendedInteger()</a>, <a class="el" href="NVPTXLowerAggrCopies_8cpp_source.html#l00033">convertTransferToLoop()</a>, <a class="el" href="DataLayout_8cpp_source.html#l00313">llvm::DataLayout::DataLayout()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="CPPBackend_8cpp_source.html#l00201">ftostr()</a>, <a class="el" href="APInt_8cpp_source.html#l00049">getDigit()</a>, <a class="el" href="DataLayout_8h_source.html#l00240">llvm::DataLayout::getPointerABIAlignment()</a>, <a class="el" href="DataLayout_8h_source.html#l00251">llvm::DataLayout::getPointerPrefAlignment()</a>, <a class="el" href="DataLayout_8h_source.html#l00261">llvm::DataLayout::getPointerSize()</a>, <a class="el" href="DataExtractor_8cpp_source.html#l00017">getU()</a>, <a class="el" href="PackedVector_8h_source.html#l00030">llvm::PackedVectorBase&lt; T, BitNum, BitVectorTy, false &gt;::getValue()</a>, <a class="el" href="PackedVector_8h_source.html#l00047">llvm::PackedVectorBase&lt; T, BitNum, BitVectorTy, true &gt;::getValue()</a>, <a class="el" href="DataFlowSanitizer_8cpp_source.html#l00264">INITIALIZE_PASS()</a>, <a class="el" href="Instructions_8cpp_source.html#l00366">IsConstantOne()</a>, <a class="el" href="ExternalFunctions_8cpp_source.html#l00474">lle_X_memset()</a>, <a class="el" href="CPPBackend_8cpp_source.html#l00077">LLVMInitializeCppBackendTarget()</a>, <a class="el" href="APInt_8cpp_source.html#l01127">llvm::APInt::lshr()</a>, <a class="el" href="CostModel_8cpp_source.html#l00125">matchPairwiseShuffleMask()</a>, <a class="el" href="Atomic_8cpp_source.html#l00028">llvm::sys::MemoryFence()</a>, <a class="el" href="APInt_8cpp_source.html#l00421">llvm::APInt::operator^=()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00701">llvm::ARMInstPrinter::printInstSyncBOption()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00695">llvm::ARMInstPrinter::printMemBOption()</a>, <a class="el" href="PackedVector_8h_source.html#l00117">llvm::PackedVector&lt; T, BitNum, BitVectorTy &gt;::push_back()</a>, <a class="el" href="Math_8h_source.html#l00180">PBQP::Matrix::reset()</a>, <a class="el" href="NVPTXLowerAggrCopies_8cpp_source.html#l00102">llvm::NVPTXLowerAggrCopies::runOnFunction()</a>, <a class="el" href="Math_8h_source.html#l00193">PBQP::Matrix::setCol()</a>, <a class="el" href="MachineRelocation_8h_source.html#l00216">llvm::MachineRelocation::setConstantVal()</a>, <a class="el" href="MCAsmLexer_8h_source.html#l00172">llvm::MCAsmLexer::setSkipSpace()</a>, <a class="el" href="XCoreMachineFunctionInfo_8h_source.html#l00054">llvm::XCoreFunctionInfo::setUsesLR()</a>, <a class="el" href="APInt_8cpp_source.html#l00942">llvm::APInt::sext()</a>, <a class="el" href="APInt_8cpp_source.html#l01185">llvm::APInt::shl()</a>, and <a class="el" href="Math_8h_source.html#l00254">PBQP::Matrix::subFromCol()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:36 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
