# [doc = "Register `TXRATE` reader"] pub type R = crate :: R < TxrateSpec > ; # [doc = "Register `TXRATE` writer"] pub type W = crate :: W < TxrateSpec > ; # [doc = "Field `Y_DIVIDER` reader - I2S transmit MCLK rate denominator. This value is used to divide PCLK to produce the transmit MCLK. Eight bits of fractional divide supports a wide range of possibilities. A value of 0 stops the clock."] pub type YDividerR = crate :: FieldReader ; # [doc = "Field `Y_DIVIDER` writer - I2S transmit MCLK rate denominator. This value is used to divide PCLK to produce the transmit MCLK. Eight bits of fractional divide supports a wide range of possibilities. A value of 0 stops the clock."] pub type YDividerW < 'a , REG > = crate :: FieldWriter < 'a , REG , 8 > ; # [doc = "Field `X_DIVIDER` reader - I2S transmit MCLK rate numerator. This value is used to multiply PCLK by to produce the transmit MCLK. A value of 0 stops the clock. Eight bits of fractional divide supports a wide range of possibilities. Note: the resulting ratio X/Y is divided by 2."] pub type XDividerR = crate :: FieldReader ; # [doc = "Field `X_DIVIDER` writer - I2S transmit MCLK rate numerator. This value is used to multiply PCLK by to produce the transmit MCLK. A value of 0 stops the clock. Eight bits of fractional divide supports a wide range of possibilities. Note: the resulting ratio X/Y is divided by 2."] pub type XDividerW < 'a , REG > = crate :: FieldWriter < 'a , REG , 8 > ; impl R { # [doc = "Bits 0:7 - I2S transmit MCLK rate denominator. This value is used to divide PCLK to produce the transmit MCLK. Eight bits of fractional divide supports a wide range of possibilities. A value of 0 stops the clock."] # [inline (always)] pub fn y_divider (& self) -> YDividerR { YDividerR :: new ((self . bits & 0xff) as u8) } # [doc = "Bits 8:15 - I2S transmit MCLK rate numerator. This value is used to multiply PCLK by to produce the transmit MCLK. A value of 0 stops the clock. Eight bits of fractional divide supports a wide range of possibilities. Note: the resulting ratio X/Y is divided by 2."] # [inline (always)] pub fn x_divider (& self) -> XDividerR { XDividerR :: new (((self . bits >> 8) & 0xff) as u8) } } impl W { # [doc = "Bits 0:7 - I2S transmit MCLK rate denominator. This value is used to divide PCLK to produce the transmit MCLK. Eight bits of fractional divide supports a wide range of possibilities. A value of 0 stops the clock."] # [inline (always)] pub fn y_divider (& mut self) -> YDividerW < '_ , TxrateSpec > { YDividerW :: new (self , 0) } # [doc = "Bits 8:15 - I2S transmit MCLK rate numerator. This value is used to multiply PCLK by to produce the transmit MCLK. A value of 0 stops the clock. Eight bits of fractional divide supports a wide range of possibilities. Note: the resulting ratio X/Y is divided by 2."] # [inline (always)] pub fn x_divider (& mut self) -> XDividerW < '_ , TxrateSpec > { XDividerW :: new (self , 8) } } # [doc = "I2S Transmit MCLK divider. This register determines the I2S TX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK.\n\nYou can [`read`](crate::Reg::read) this register and get [`txrate::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`txrate::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct TxrateSpec ; impl crate :: RegisterSpec for TxrateSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`txrate::R`](R) reader structure"] impl crate :: Readable for TxrateSpec { } # [doc = "`write(|w| ..)` method takes [`txrate::W`](W) writer structure"] impl crate :: Writable for TxrateSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets TXRATE to value 0"] impl crate :: Resettable for TxrateSpec { }