{
  "module_name": "nau8821.h",
  "hash_id": "16e5a58f8c29a5430bab9782d75e6ffd3dfc9f583e8a7a9b2496e5dfc1b3dba2",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/nau8821.h",
  "human_readable_source": " \n \n\n#ifndef __NAU8821_H__\n#define __NAU8821_H__\n\n#define NAU8821_R00_RESET\t\t\t0x00\n#define NAU8821_R01_ENA_CTRL\t\t\t0x01\n#define NAU8821_R03_CLK_DIVIDER\t\t        0x03\n#define NAU8821_R04_FLL1\t\t\t0x04\n#define NAU8821_R05_FLL2\t\t\t0x05\n#define NAU8821_R06_FLL3\t\t\t0x06\n#define NAU8821_R07_FLL4\t\t\t0x07\n#define NAU8821_R08_FLL5\t\t\t0x08\n#define NAU8821_R09_FLL6\t\t\t0x09\n#define NAU8821_R0A_FLL7\t\t\t0x0a\n#define NAU8821_R0B_FLL8\t\t\t0x0b\n#define NAU8821_R0D_JACK_DET_CTRL\t\t0x0d\n#define NAU8821_R0F_INTERRUPT_MASK\t\t0x0f\n#define NAU8821_R10_IRQ_STATUS\t\t        0x10\n#define NAU8821_R11_INT_CLR_KEY_STATUS          0x11\n#define NAU8821_R12_INTERRUPT_DIS_CTRL          0x12\n#define NAU8821_R13_DMIC_CTRL                   0x13\n#define NAU8821_R1A_GPIO12_CTRL                 0x1a\n#define NAU8821_R1B_TDM_CTRL\t\t\t0x1b\n#define NAU8821_R1C_I2S_PCM_CTRL1\t\t0x1c\n#define NAU8821_R1D_I2S_PCM_CTRL2\t\t0x1d\n#define NAU8821_R1E_LEFT_TIME_SLOT\t\t0x1e\n#define NAU8821_R1F_RIGHT_TIME_SLOT\t\t0x1f\n#define NAU8821_R21_BIQ0_COF1\t\t        0x21\n#define NAU8821_R22_BIQ0_COF2\t\t        0x22\n#define NAU8821_R23_BIQ0_COF3\t\t        0x23\n#define NAU8821_R24_BIQ0_COF4\t\t        0x24\n#define NAU8821_R25_BIQ0_COF5\t\t        0x25\n#define NAU8821_R26_BIQ0_COF6\t\t        0x26\n#define NAU8821_R27_BIQ0_COF7\t\t        0x27\n#define NAU8821_R28_BIQ0_COF8\t\t        0x28\n#define NAU8821_R29_BIQ0_COF9\t\t        0x29\n#define NAU8821_R2A_BIQ0_COF10\t\t        0x2a\n#define NAU8821_R2B_ADC_RATE\t\t        0x2b\n#define NAU8821_R2C_DAC_CTRL1\t\t        0x2c\n#define NAU8821_R2D_DAC_CTRL2\t\t        0x2d\n#define NAU8821_R2F_DAC_DGAIN_CTRL\t\t0x2f\n#define NAU8821_R30_ADC_DGAIN_CTRL\t\t0x30\n#define NAU8821_R31_MUTE_CTRL\t\t        0x31\n#define NAU8821_R32_HSVOL_CTRL\t\t        0x32\n#define NAU8821_R34_DACR_CTRL\t\t        0x34\n#define NAU8821_R35_ADC_DGAIN_CTRL1\t\t0x35\n#define NAU8821_R36_ADC_DRC_KNEE_IP12\t        0x36\n#define NAU8821_R37_ADC_DRC_KNEE_IP34\t        0x37\n#define NAU8821_R38_ADC_DRC_SLOPES\t\t0x38\n#define NAU8821_R39_ADC_DRC_ATKDCY\t\t0x39\n#define NAU8821_R3A_DAC_DRC_KNEE_IP12\t        0x3a\n#define NAU8821_R3B_DAC_DRC_KNEE_IP34\t        0x3b\n#define NAU8821_R3C_DAC_DRC_SLOPES\t\t0x3c\n#define NAU8821_R3D_DAC_DRC_ATKDCY\t\t0x3d\n#define NAU8821_R41_BIQ1_COF1\t\t        0x41\n#define NAU8821_R42_BIQ1_COF2\t\t        0x42\n#define NAU8821_R43_BIQ1_COF3\t\t        0x43\n#define NAU8821_R44_BIQ1_COF4\t\t        0x44\n#define NAU8821_R45_BIQ1_COF5\t\t        0x45\n#define NAU8821_R46_BIQ1_COF6\t\t        0x46\n#define NAU8821_R47_BIQ1_COF7\t\t        0x47\n#define NAU8821_R48_BIQ1_COF8\t\t        0x48\n#define NAU8821_R49_BIQ1_COF9\t\t        0x49\n#define NAU8821_R4A_BIQ1_COF10\t\t        0x4a\n#define NAU8821_R4B_CLASSG_CTRL\t\t        0x4b\n#define NAU8821_R4C_IMM_MODE_CTRL\t        0x4c\n#define NAU8821_R4D_IMM_RMS_L\t\t        0x4d\n#define NAU8821_R4E_FUSE_CTRL2\t\t        0x4e\n#define NAU8821_R4F_FUSE_CTRL3\t\t        0x4f\n#define NAU8821_R51_FUSE_CTRL1\t\t        0x51\n#define NAU8821_R53_OTPDOUT_1\t\t        0x53\n#define NAU8821_R54_OTPDOUT_2\t\t        0x54\n#define NAU8821_R55_MISC_CTRL\t\t        0x55\n#define NAU8821_R58_I2C_DEVICE_ID\t\t0x58\n#define NAU8821_R59_SARDOUT_RAM_STATUS\t        0x59\n#define NAU8821_R5A_SOFTWARE_RST\t\t0x5a\n#define NAU8821_R66_BIAS_ADJ\t\t\t0x66\n#define NAU8821_R68_TRIM_SETTINGS\t\t0x68\n#define NAU8821_R69_ANALOG_CONTROL_1\t        0x69\n#define NAU8821_R6A_ANALOG_CONTROL_2\t        0x6a\n#define NAU8821_R6B_PGA_MUTE\t\t\t0x6b\n#define NAU8821_R71_ANALOG_ADC_1\t\t0x71\n#define NAU8821_R72_ANALOG_ADC_2\t\t0x72\n#define NAU8821_R73_RDAC\t\t\t0x73\n#define NAU8821_R74_MIC_BIAS\t\t        0x74\n#define NAU8821_R76_BOOST\t\t\t0x76\n#define NAU8821_R77_FEPGA\t\t\t0x77\n#define NAU8821_R7E_PGA_GAIN\t\t\t0x7e\n#define NAU8821_R7F_POWER_UP_CONTROL\t        0x7f\n#define NAU8821_R80_CHARGE_PUMP\t\t        0x80\n#define NAU8821_R81_CHARGE_PUMP_INPUT_READ\t0x81\n#define NAU8821_R82_GENERAL_STATUS\t\t0x82\n#define NAU8821_REG_MAX                         NAU8821_R82_GENERAL_STATUS\n \n#define NAU8821_REG_ADDR_LEN\t\t\t16\n#define NAU8821_REG_DATA_LEN\t\t\t16\n\n \n#define NAU8821_CLK_DAC_INV_SFT\t        14\n#define NAU8821_CLK_DAC_INV\t\t(0x1 << NAU8821_CLK_DAC_INV)\n#define NAU8821_EN_DACR_SFT\t\t11\n#define NAU8821_EN_DACR\t\t        (0x1 << NAU8821_EN_DACR_SFT)\n#define NAU8821_EN_DACL_SFT\t\t10\n#define NAU8821_EN_DACL\t\t        (0x1 << NAU8821_EN_DACL_SFT)\n#define NAU8821_EN_ADCR_SFT\t\t9\n#define NAU8821_EN_ADCR\t\t        (0x1 << NAU8821_EN_ADCR_SFT)\n#define NAU8821_EN_ADCL_SFT\t\t8\n#define NAU8821_EN_ADCL\t\t        (0x1 << NAU8821_EN_ADCL_SFT)\n#define NAU8821_EN_ADC_CLK_SFT\t        7\n#define NAU8821_EN_ADC_CLK\t\t(0x1 << NAU8821_EN_ADC_CLK_SFT)\n#define NAU8821_EN_DAC_CLK_SFT\t        6\n#define NAU8821_EN_DAC_CLK\t\t(0x1 << NAU8821_EN_DAC_CLK_SFT)\n#define NAU8821_EN_I2S_CLK_SFT\t        4\n#define NAU8821_EN_I2S_CLK\t\t(0x1 << NAU8821_EN_I2S_CLK_SFT)\n#define NAU8821_EN_DRC_CLK_SFT\t        0\n#define NAU8821_EN_DRC_CLK\t\t(0x1 << NAU8821_EN_DRC_CLK_SFT)\n\n \n#define NAU8821_CLK_SRC_SFT\t\t15\n#define NAU8821_CLK_SRC_MASK\t\t(0x1 << NAU8821_CLK_SRC_SFT)\n#define NAU8821_CLK_SRC_VCO\t\t(0x1 << NAU8821_CLK_SRC_SFT)\n#define NAU8821_CLK_SRC_MCLK\t\t(0x0 << NAU8821_CLK_SRC_SFT)\n#define NAU8821_CLK_CODEC_SRC_SFT\t13\n#define NAU8821_CLK_CODEC_SRC_MASK\t(0x1 << NAU8821_CLK_CODEC_SRC_SFT)\n#define NAU8821_CLK_CODEC_SRC_VCO\t(0x1 << NAU8821_CLK_CODEC_SRC_SFT)\n#define NAU8821_CLK_CODEC_SRC_MCLK\t(0x0 << NAU8821_CLK_CODEC_SRC_SFT)\n#define NAU8821_CLK_ADC_SRC_SFT\t        6\n#define NAU8821_CLK_ADC_SRC_MASK\t(0x3 << NAU8821_CLK_ADC_SRC_SFT)\n#define NAU8821_CLK_DAC_SRC_SFT\t        4\n#define NAU8821_CLK_DAC_SRC_MASK\t(0x3 << NAU8821_CLK_DAC_SRC_SFT)\n#define NAU8821_CLK_MCLK_SRC_MASK\t0xf\n\n \n#define NAU8821_ICTRL_LATCH_SFT\t        10\n#define NAU8821_ICTRL_LATCH_MASK\t(0x7 << NAU8821_ICTRL_LATCH_SFT)\n#define NAU8821_FLL_RATIO_MASK\t        0x7f\n\n \n#define NAU8821_GAIN_ERR_SFT\t\t12\n#define NAU8821_GAIN_ERR_MASK\t        (0xf << NAU8821_GAIN_ERR_SFT)\n#define NAU8821_FLL_CLK_SRC_SFT\t\t10\n#define NAU8821_FLL_CLK_SRC_MASK\t(0x3 << NAU8821_FLL_CLK_SRC_SFT)\n#define NAU8821_FLL_CLK_SRC_FS\t\t(0x3 << NAU8821_FLL_CLK_SRC_SFT)\n#define NAU8821_FLL_CLK_SRC_BLK\t\t(0x2 << NAU8821_FLL_CLK_SRC_SFT)\n#define NAU8821_FLL_CLK_SRC_MCLK\t(0x0 << NAU8821_FLL_CLK_SRC_SFT)\n#define NAU8821_FLL_INTEGER_MASK\t0x3ff\n\n \n#define NAU8821_HIGHBW_EN_SFT\t        15\n#define NAU8821_HIGHBW_EN\t\t(0x1 << NAU8821_HIGHBW_EN_SFT)\n#define NAU8821_FLL_REF_DIV_SFT\t        10\n#define NAU8821_FLL_REF_DIV_MASK\t(0x3 << NAU8821_FLL_REF_DIV_SFT)\n\n \n#define NAU8821_FLL_PDB_DAC_EN\t        (0x1 << 15)\n#define NAU8821_FLL_LOOP_FTR_EN\t        (0x1 << 14)\n#define NAU8821_FLL_CLK_SW_SFT\t\t13\n#define NAU8821_FLL_CLK_SW_MASK\t        (0x1 << NAU8821_FLL_CLK_SW_SFT)\n#define NAU8821_FLL_CLK_SW_N2\t        (0x1 << NAU8821_FLL_CLK_SW_SFT)\n#define NAU8821_FLL_CLK_SW_REF\t        (0x0 << NAU8821_FLL_CLK_SW_SFT)\n#define NAU8821_FLL_FTR_SW_SFT\t\t12\n#define NAU8821_FLL_FTR_SW_MASK\t        (0x1 << NAU8821_FLL_FTR_SW_SFT)\n#define NAU8821_FLL_FTR_SW_ACCU\t        (0x1 << NAU8821_FLL_FTR_SW_SFT)\n#define NAU8821_FLL_FTR_SW_FILTER\t(0x0 << NAU8821_FLL_FTR_SW_SFT)\n\n \n#define NAU8821_DCO_EN          (0x1 << 15)\n#define NAU8821_SDM_EN\t        (0x1 << 14)\n#define NAU8821_CUTOFF500\t(0x1 << 13)\n\n \n#define NAU8821_FLL_FRACH_MASK\t0xff\n\n \n#define NAU8821_FLL_FRACL_MASK\t0xffff\n\n \n \n#define NAU8821_SPKR_DWN1R_SFT\t\t        15\n#define NAU8821_SPKR_DWN1R\t\t        (0x1 << NAU8821_SPKR_DWN1R_SFT)\n#define NAU8821_SPKR_DWN1L_SFT\t\t        14\n#define NAU8821_SPKR_DWN1L\t\t        (0x1 << NAU8821_SPKR_DWN1L_SFT)\n#define NAU8821_JACK_DET_RESTART\t        (0x1 << 9)\n#define NAU8821_JACK_DET_DB_BYPASS\t        (0x1 << 8)\n#define NAU8821_JACK_INSERT_DEBOUNCE_SFT\t5\n#define NAU8821_JACK_INSERT_DEBOUNCE_MASK\t(0x7 << NAU8821_JACK_INSERT_DEBOUNCE_SFT)\n#define NAU8821_JACK_EJECT_DEBOUNCE_SFT\t\t2\n#define NAU8821_JACK_EJECT_DEBOUNCE_MASK\t(0x7 << NAU8821_JACK_EJECT_DEBOUNCE_SFT)\n#define NAU8821_JACK_POLARITY\t\t\t(0x1 << 1)  \n\n \n#define NAU8821_IRQ_PIN_PULL_UP\t        (0x1 << 14)\n#define NAU8821_IRQ_PIN_PULL_EN\t        (0x1 << 13)\n#define NAU8821_IRQ_OUTPUT_EN\t        (0x1 << 11)\n#define NAU8821_IRQ_RMS_EN\t        (0x1 << 8)\n#define NAU8821_IRQ_KEY_RELEASE_EN\t(0x1 << 7)\n#define NAU8821_IRQ_KEY_PRESS_EN\t(0x1 << 6)\n#define NAU8821_IRQ_MIC_DET_EN\t        (0x1 << 4)\n#define NAU8821_IRQ_EJECT_EN\t        (0x1 << 2)\n#define NAU8821_IRQ_INSERT_EN\t        0x1\n\n \n#define NAU8821_SHORT_CIRCUIT_IRQ\t(0x1 << 9)\n#define NAU8821_IMPEDANCE_MEAS_IRQ\t(0x1 << 8)\n#define NAU8821_KEY_IRQ_SFT\t\t6\n#define NAU8821_KEY_IRQ_MASK\t\t(0x3 << NAU8821_KEY_IRQ_SFT)\n#define NAU8821_KEY_RELEASE_IRQ\t\t(0x2 << NAU8821_KEY_IRQ_SFT)\n#define NAU8821_KEY_SHORT_PRESS_IRQ\t(0x1 << NAU8821_KEY_IRQ_SFT)\n#define NAU8821_MIC_DETECT_IRQ\t\t(0x1 << 4)\n#define NAU8821_JACK_EJECT_IRQ_MASK\t(0x3 << 2)\n#define NAU8821_JACK_EJECT_DETECTED\t(0x1 << 2)\n#define NAU8821_JACK_INSERT_IRQ_MASK\t0x3\n#define NAU8821_JACK_INSERT_DETECTED\t0x1\n\n \n#define NAU8821_IRQ_KEY_RELEASE_DIS\t(0x1 << 7)\n#define NAU8821_IRQ_KEY_PRESS_DIS\t(0x1 << 6)\n#define NAU8821_IRQ_MIC_DIS\t\t(0x1 << 4)\n#define NAU8821_IRQ_EJECT_DIS\t\t(0x1 << 2)\n#define NAU8821_IRQ_INSERT_DIS\t\t0x1\n\n \n#define NAU8821_DMIC_DS_SFT\t7\n#define NAU8821_DMIC_DS_MASK\t(0x1 << NAU8821_DMIC_DS_SFT)\n#define NAU8821_DMIC_DS_HIGH\t(0x1 << NAU8821_DMIC_DS_SFT)\n#define NAU8821_DMIC_DS_LOW\t(0x0 << NAU8821_DMIC_DS_SFT)\n#define NAU8821_DMIC_SRC_SFT\t1\n#define NAU8821_DMIC_SRC_MASK\t(0x3 << NAU8821_DMIC_SRC_SFT)\n#define NAU8821_CLK_DMIC_SRC\t(0x2 << NAU8821_DMIC_SRC_SFT)\n#define NAU8821_DMIC_EN_SFT\t0\n\n \n#define NAU8821_JKDET_PULL_UP\t(0x1 << 11)  \n#define NAU8821_JKDET_PULL_EN\t(0x1 << 9)  \n#define NAU8821_JKDET_OUTPUT_EN\t(0x1 << 8)  \n\n \n#define NAU8821_TDM_EN_SFT\t15\n#define NAU8821_TDM_EN\t\t(0x1 << NAU8821_TDM_EN_SFT)\n#define NAU8821_ADCPHS_SFT\t13\n#define NAU8821_DACL_CH_SFT\t7\n#define NAU8821_DACL_CH_MASK\t(0x7 << NAU8821_DACL_CH_SFT)\n#define NAU8821_DACR_CH_SFT\t4\n#define NAU8821_DACR_CH_MASK\t(0x7 << NAU8821_DACR_CH_SFT)\n#define NAU8821_ADCL_CH_SFT\t2\n#define NAU8821_ADCL_CH_MASK\t(0x3 << NAU8821_ADCL_CH_SFT)\n#define NAU8821_ADCR_CH_SFT\t0\n#define NAU8821_ADCR_CH_MASK\t0x3\n\n \n#define NAU8821_I2S_BP_SFT\t\t7\n#define NAU8821_I2S_BP_MASK\t\t(0x1 << NAU8821_I2S_BP_SFT)\n#define NAU8821_I2S_BP_INV\t\t(0x1 << NAU8821_I2S_BP_SFT)\n#define NAU8821_I2S_PCMB_SFT\t\t6\n#define NAU8821_I2S_PCMB_MASK\t        (0x1 << NAU8821_I2S_PCMB_SFT)\n#define NAU8821_I2S_PCMB_EN\t\t(0x1 << NAU8821_I2S_PCMB_SFT)\n#define NAU8821_I2S_DL_SFT              2\n#define NAU8821_I2S_DL_MASK\t\t(0x3 << NAU8821_I2S_DL_SFT)\n#define NAU8821_I2S_DL_32\t\t(0x3 << NAU8821_I2S_DL_SFT)\n#define NAU8821_I2S_DL_24\t\t(0x2 << NAU8821_I2S_DL_SFT)\n#define NAU8821_I2S_DL_20\t\t(0x1 << NAU8821_I2S_DL_SFT)\n#define NAU8821_I2S_DL_16\t\t(0x0 << NAU8821_I2S_DL_SFT)\n#define NAU8821_I2S_DF_MASK\t\t0x3\n#define NAU8821_I2S_DF_PCM_AB\t        0x3\n#define NAU8821_I2S_DF_I2S\t\t0x2\n#define NAU8821_I2S_DF_LEFT\t\t0x1\n#define NAU8821_I2S_DF_RIGTH\t\t0x0\n\n \n#define NAU8821_I2S_TRISTATE_SFT\t15\n#define NAU8821_I2S_TRISTATE\t\t(0x1 << NAU8821_I2S_TRISTATE_SFT)\n#define NAU8821_I2S_LRC_DIV_SFT\t        12\n#define NAU8821_I2S_LRC_DIV_MASK\t(0x3 << NAU8821_I2S_LRC_DIV_SFT)\n#define NAU8821_I2S_MS_SFT\t\t3\n#define NAU8821_I2S_MS_MASK\t\t(0x1 << NAU8821_I2S_MS_SFT)\n#define NAU8821_I2S_MS_MASTER\t        (0x1 << NAU8821_I2S_MS_SFT)\n#define NAU8821_I2S_MS_SLAVE\t\t(0x0 << NAU8821_I2S_MS_SFT)\n#define NAU8821_I2S_BLK_DIV_MASK\t0x7\n\n \n#define NAU8821_TSLOT_L_OFFSET_MASK\t0x3ff\n#define NAU8821_DIS_FS_SHORT_DET\t(0x1 << 13)\n\n \n#define NAU8821_TSLOT_R_OFFSET_MASK\t0x3ff\n\n \n#define NAU8821_BIQ0_ADC_EN_SFT         3\n#define NAU8821_BIQ0_ADC_EN_EN          (0x1 << NAU8821_BIQ0_ADC_EN_SFT)\n\n \n#define NAU8821_ADC_SYNC_DOWN_SFT\t0\n#define NAU8821_ADC_SYNC_DOWN_MASK\t0x3\n#define NAU8821_ADC_SYNC_DOWN_256\t0x3\n#define NAU8821_ADC_SYNC_DOWN_128\t0x2\n#define NAU8821_ADC_SYNC_DOWN_64\t0x1\n#define NAU8821_ADC_SYNC_DOWN_32\t0x0\n#define NAU8821_ADC_L_SRC_SFT\t\t15\n#define NAU8821_ADC_L_SRC_EN\t\t(0x1 << NAU8821_ADC_L_SRC_SFT)\n#define NAU8821_ADC_R_SRC_SFT\t\t14\n#define NAU8821_ADC_R_SRC_EN\t\t(0x1 << NAU8821_ADC_R_SRC_SFT)\n\n \n#define NAU8821_DAC_OVERSAMPLE_SFT\t0\n#define NAU8821_DAC_OVERSAMPLE_MASK\t0x7\n#define NAU8821_DAC_OVERSAMPLE_32\t0x4\n#define NAU8821_DAC_OVERSAMPLE_128\t0x2\n#define NAU8821_DAC_OVERSAMPLE_256\t0x1\n#define NAU8821_DAC_OVERSAMPLE_64\t0x0\n\n \n#define NAU8821_DAC1_TO_DAC0_ST_SFT\t8\n#define NAU8821_DAC1_TO_DAC0_ST_MASK\t(0xff << NAU8821_DAC1_TO_DAC0_ST_SFT)\n#define NAU8821_DAC0_TO_DAC1_ST_SFT\t0\n#define NAU8821_DAC0_TO_DAC1_ST_MASK\t0xff\n\n \n#define NAU8821_DAC_ZC_EN\t(0x1 << 12)\n#define NAU8821_DAC_SOFT_MUTE\t(0x1 << 9)\n#define NAU8821_ADC_ZC_EN\t(0x1 << 2)\n#define NAU8821_ADC_SOFT_MUTE\t(0x1 << 1)\n\n \n#define NAU8821_HP_MUTE\t        (0x1 << 15)\n#define NAU8821_HP_MUTE_AUTO\t(0x1 << 14)\n#define NAU8821_HPL_MUTE\t(0x1 << 13)\n#define NAU8821_HPR_MUTE\t(0x1 << 12)\n#define NAU8821_HPL_VOL_SFT\t4\n#define NAU8821_HPL_VOL_MASK\t(0x3 << NAU8821_HPL_VOL_SFT)\n#define NAU8821_HPR_VOL_SFT\t0\n#define NAU8821_HPR_VOL_MASK\t(0x3 << NAU8821_HPR_VOL_SFT)\n\n \n#define NAU8821_DACR_CH_VOL_SFT\t        8\n#define NAU8821_DACR_CH_VOL_MASK\t(0xff << NAU8821_DACR_CH_VOL_SFT)\n#define NAU8821_DACL_CH_VOL_SFT\t        0\n#define NAU8821_DACL_CH_VOL_MASK\t0xff\n\n \n#define NAU8821_ADCR_CH_VOL_SFT\t        8\n#define NAU8821_ADCR_CH_VOL_MASK\t(0xff << NAU8821_ADCR_CH_VOL_SFT)\n#define NAU8821_ADCL_CH_VOL_SFT\t        0\n#define NAU8821_ADCL_CH_VOL_MASK\t0xff\n\n \n#define NAU8821_DRC_ENA_ADC_SFT\t\t15\n#define NAU8821_DRC_ENA_ADC_EN\t\t(0x1 << NAU8821_DRC_ENA_ADC_SFT)\n\n \n#define NAU8821_DRC_KNEE4_IP_ADC_SFT\t8\n#define NAU8821_DRC_KNEE4_IP_ADC_MASK\t(0xff << NAU8821_DRC_KNEE4_IP_ADC_SFT)\n#define NAU8821_DRC_KNEE3_IP_ADC_SFT\t0\n#define NAU8821_DRC_KNEE3_IP_ADC_MASK\t0xff\n\n \n#define NAU8821_DRC_NG_SLP_ADC_SFT\t12\n#define NAU8821_DRC_EXP_SLP_ADC_SFT\t9\n#define NAU8821_DRC_CMP2_SLP_ADC_SFT\t6\n#define NAU8821_DRC_CMP1_SLP_ADC_SFT\t3\n#define NAU8821_DRC_LMT_SLP_ADC_SFT\t0\n\n \n#define NAU8821_DRC_PK_COEF1_ADC_SFT\t12\n#define NAU8821_DRC_PK_COEF2_ADC_SFT\t8\n#define NAU8821_DRC_ATK_ADC_SFT\t\t4\n#define NAU8821_DRC_DCY_ADC_SFT\t\t0\n\n \n#define NAU8821_BIQ1_DAC_EN_SFT\t        3\n#define NAU8821_BIQ1_DAC_EN_EN          (0x1 << NAU8821_BIQ1_DAC_EN_SFT)\n\n \n#define NAU8821_CLASSG_TIMER_SFT\t8\n#define NAU8821_CLASSG_TIMER_MASK\t(0x3f << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_TIMER_64MS\t(0x20 << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_TIMER_32MS\t(0x10 << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_TIMER_16MS\t(0x8 << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_TIMER_8MS\t(0x4 << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_TIMER_2MS\t(0x2 << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_TIMER_1MS\t(0x1 << NAU8821_CLASSG_TIMER_SFT)\n#define NAU8821_CLASSG_RDAC_EN_SFT\t2\n#define NAU8821_CLASSG_RDAC_EN\t\t(0x1 << NAU8821_CLASSG_RDAC_EN_SFT)\n#define NAU8821_CLASSG_LDAC_EN_SFT\t1\n#define NAU8821_CLASSG_LDAC_EN\t\t(0x1 << NAU8821_CLASSG_LDAC_EN_SFT)\n#define NAU8821_CLASSG_EN_SFT\t\t0\n#define NAU8821_CLASSG_EN\t\t0x1\n\n \n#define NAU8821_IMM_THD_SFT\t\t8\n#define NAU8821_IMM_THD_MASK\t\t(0x3f << NAU8821_IMM_THD_SFT)\n#define NAU8821_IMM_GEN_VOL_SFT\t\t6\n#define NAU8821_IMM_GEN_VOL_MASK\t(0x3 << NAU8821_IMM_GEN_VOL_SFT)\n#define NAU8821_IMM_CYC_SFT\t\t4\n#define NAU8821_IMM_CYC_MASK\t\t(0x3 << NAU8821_IMM_CYC_SFT)\n#define NAU8821_IMM_EN\t\t\t(0x1 << 3)\n#define NAU8821_IMM_DAC_SRC_MASK\t0x3\n\n \n#define NAU8821_KEYDET\t\t\t(0x1 << 7)\n#define NAU8821_MICDET\t\t\t(0x1 << 6)\n#define NAU8821_SOFTWARE_ID_MASK\t0x3\n\n \n#define NAU8821_BIAS_HP_IMP\t\t(0x1 << 15)\n#define NAU8821_BIAS_TESTDAC_SFT\t8\n#define NAU8821_BIAS_TESTDAC_EN\t        (0x3 << NAU8821_BIAS_TESTDAC_SFT)\n#define NAU8821_BIAS_TESTDACR_EN\t(0x2 << NAU8821_BIAS_TESTDAC_SFT)\n#define NAU8821_BIAS_TESTDACL_EN\t(0x1 << NAU8821_BIAS_TESTDAC_SFT)\n#define NAU8821_BIAS_VMID\t\t(0x1 << 6)\n#define NAU8821_BIAS_VMID_SEL_SFT\t4\n#define NAU8821_BIAS_VMID_SEL_MASK\t(0x3 << NAU8821_BIAS_VMID_SEL_SFT)\n\n \n#define NAU8821_JD_POL_SFT\t\t2\n#define NAU8821_JD_POL_MASK\t\t(0x1 << NAU8821_JD_POL_SFT)\n#define NAU8821_JD_POL_INV\t\t(0x1 << NAU8821_JD_POL_SFT)\n#define NAU8821_JD_OUT_POL_SFT\t\t1\n#define NAU8821_JD_OUT_POL_MASK\t\t(0x1 << NAU8821_JD_OUT_POL_SFT)\n#define NAU8821_JD_OUT_POL_INV\t\t(0x1 << NAU8821_JD_OUT_POL_SFT)\n#define NAU8821_JD_EN_SFT\t\t0\n#define NAU8821_JD_EN\t\t\t0x1\n\n \n#define NAU8821_HP_NON_CLASSG_CURRENT_2xADJ\t(0x1 << 12)\n#define NAU8821_DAC_CAPACITOR_MSB\t\t(0x1 << 1)\n#define NAU8821_DAC_CAPACITOR_LSB\t\t0x1\n\n \n#define NAU8821_MUTE_MICNL_SFT\t\t5\n#define NAU8821_MUTE_MICNL_EN           (0x1 << NAU8821_MUTE_MICNL_SFT)\n#define NAU8821_MUTE_MICNR_SFT          4\n#define NAU8821_MUTE_MICNR_EN           (0x1 << NAU8821_MUTE_MICNR_SFT)\n#define NAU8821_MUTE_MICRP_SFT          2\n#define NAU8821_MUTE_MICRP_EN           (0x1 << NAU8821_MUTE_MICRP_SFT)\n\n \n#define NAU8821_MICDET_EN_SFT\t\t0\n#define NAU8821_MICDET_MASK\t\t0x1\n#define NAU8821_MICDET_DIS\t\t0x1\n#define NAU8821_MICDET_EN\t\t0x0\n\n \n#define NAU8821_ADC_VREFSEL_SFT\t\t8\n#define NAU8821_ADC_VREFSEL_MASK\t(0x3 << NAU8821_ADC_VREFSEL_SFT)\n#define NAU8821_POWERUP_ADCL_SFT\t6\n#define NAU8821_POWERUP_ADCL\t\t(0x1 << NAU8821_POWERUP_ADCL_SFT)\n#define NAU8821_POWERUP_ADCR_SFT\t4\n#define NAU8821_POWERUP_ADCR\t\t(0x1 << NAU8821_POWERUP_ADCR_SFT)\n\n \n#define NAU8821_DACR_EN_SFT\t\t13\n#define NAU8821_DACR_EN\t\t\t(0x3 << NAU8821_DACR_EN_SFT)\n#define NAU8821_DACL_EN_SFT\t\t12\n#define NAU8821_DACL_EN\t\t\t(0x3 << NAU8821_DACL_EN_SFT)\n#define NAU8821_DACR_CLK_EN_SFT\t\t9\n#define NAU8821_DACR_CLK_EN\t\t(0x3 << NAU8821_DACR_CLK_EN_SFT)\n#define NAU8821_DACL_CLK_EN_SFT\t\t8\n#define NAU8821_DACL_CLK_EN\t\t(0x3 << NAU8821_DACL_CLK_EN_SFT)\n#define NAU8821_DAC_CLK_DELAY_SFT\t4\n#define NAU8821_DAC_CLK_DELAY_MASK\t(0x7 << NAU8821_DAC_CLK_DELAY_SFT)\n#define NAU8821_DAC_VREF_SFT\t\t2\n#define NAU8821_DAC_VREF_MASK\t\t(0x3 << NAU8821_DAC_VREF_SFT)\n\n \n#define NAU8821_MICBIAS_JKR2\t\t(0x1 << 12)\n#define NAU8821_MICBIAS_LOWNOISE_SFT\t10\n#define NAU8821_MICBIAS_LOWNOISE_EN\t(0x1 << NAU8821_MICBIAS_LOWNOISE_SFT)\n#define NAU8821_MICBIAS_POWERUP_SFT\t8\n#define NAU8821_MICBIAS_POWERUP_EN\t(0x1 << NAU8821_MICBIAS_POWERUP_SFT)\n#define NAU8821_MICBIAS_VOLTAGE_SFT\t0\n#define NAU8821_MICBIAS_VOLTAGE_MASK\t0x7\n\n \n#define NAU8821_PRECHARGE_DIS\t\t(0x1 << 13)\n#define NAU8821_GLOBAL_BIAS_EN\t\t(0x1 << 12)\n#define NAU8821_HP_BOOST_DISCHRG_SFT\t11\n#define NAU8821_HP_BOOST_DISCHRG_EN\t(0x1 << NAU8821_HP_BOOST_DISCHRG_SFT)\n#define NAU8821_HP_BOOST_DIS_SFT\t9\n#define NAU8821_HP_BOOST_DIS\t\t(0x1 << NAU8821_HP_BOOST_DIS_SFT)\n#define NAU8821_HP_BOOST_G_DIS\t\t(0x1 << 8)\n#define NAU8821_SHORT_SHUTDOWN_EN\t(0x1 << 6)\n\n \n#define NAU8821_ACDC_CTRL_SFT\t\t14\n#define NAU8821_ACDC_CTRL_MASK\t\t(0x3 << NAU8821_ACDC_CTRL_SFT)\n#define NAU8821_ACDC_VREF_MICP\t\t(0x1 << NAU8821_ACDC_CTRL_SFT)\n#define NAU8821_ACDC_VREF_MICN\t\t(0x2 << NAU8821_ACDC_CTRL_SFT)\n#define NAU8821_FEPGA_MODEL_SFT\t\t4\n#define NAU8821_FEPGA_MODEL_MASK\t(0xf << NAU8821_FEPGA_MODEL_SFT)\n#define NAU8821_FEPGA_MODEL_AAF\t\t(0x1 << NAU8821_FEPGA_MODEL_SFT)\n#define NAU8821_FEPGA_MODEL_DIS\t\t(0x2 << NAU8821_FEPGA_MODEL_SFT)\n#define NAU8821_FEPGA_MODEL_IMP12K\t(0x8 << NAU8821_FEPGA_MODEL_SFT)\n#define NAU8821_FEPGA_MODER_SFT\t\t0\n#define NAU8821_FEPGA_MODER_MASK\t0xf\n#define NAU8821_FEPGA_MODER_AAF\t\t0x1\n#define NAU8821_FEPGA_MODER_DIS\t\t0x2\n#define NAU8821_FEPGA_MODER_IMP12K\t0x8\n\n\n \n#define NAU8821_PGA_GAIN_L_SFT\t        8\n#define NAU8821_PGA_GAIN_L_MASK\t        (0x3f << NAU8821_PGA_GAIN_L_SFT)\n#define NAU8821_PGA_GAIN_R_SFT\t        0\n#define NAU8821_PGA_GAIN_R_MASK\t        0x3f\n\n \n#define NAU8821_PUP_PGA_L_SFT\t\t15\n#define NAU8821_PUP_PGA_L\t\t(0x1 << NAU8821_PUP_PGA_L_SFT)\n#define NAU8821_PUP_PGA_R_SFT\t\t14\n#define NAU8821_PUP_PGA_R\t\t(0x1 << NAU8821_PUP_PGA_R_SFT)\n#define NAU8821_PUP_INTEG_R_SFT\t\t5\n#define NAU8821_PUP_INTEG_R\t\t(0x1 << NAU8821_PUP_INTEG_R_SFT)\n#define NAU8821_PUP_INTEG_L_SFT\t\t4\n#define NAU8821_PUP_INTEG_L\t\t(0x1 << NAU8821_PUP_INTEG_L_SFT)\n#define NAU8821_PUP_DRV_INSTG_R_SFT\t3\n#define NAU8821_PUP_DRV_INSTG_R\t\t(0x1 << NAU8821_PUP_DRV_INSTG_R_SFT)\n#define NAU8821_PUP_DRV_INSTG_L_SFT\t2\n#define NAU8821_PUP_DRV_INSTG_L\t\t(0x1 << NAU8821_PUP_DRV_INSTG_L_SFT)\n#define NAU8821_PUP_MAIN_DRV_R_SFT\t1\n#define NAU8821_PUP_MAIN_DRV_R\t\t(0x1 << NAU8821_PUP_MAIN_DRV_R_SFT)\n#define NAU8821_PUP_MAIN_DRV_L_SFT\t0\n#define NAU8821_PUP_MAIN_DRV_L\t\t0x1\n\n \n#define NAU8821_JAMNODCLOW\t\t(0x1 << 10)\n#define NAU8821_POWER_DOWN_DACR_SFT\t9\n#define NAU8821_POWER_DOWN_DACR\t\t(0x1 << NAU8821_POWER_DOWN_DACR_SFT)\n#define NAU8821_POWER_DOWN_DACL_SFT\t8\n#define NAU8821_POWER_DOWN_DACL\t\t(0x1 << NAU8821_POWER_DOWN_DACL_SFT)\n#define NAU8821_CHANRGE_PUMP_EN_SFT\t5\n#define NAU8821_CHANRGE_PUMP_EN\t\t(0x1 << NAU8821_CHANRGE_PUMP_EN_SFT)\n\n \n#define NAU8821_GPIO2_IN_SFT\t1\n#define NAU8821_GPIO2_IN\t(0x1 << NAU8821_GPIO2_IN_SFT)\n\n#define NUVOTON_CODEC_DAI \"nau8821-hifi\"\n\n \nenum {\n\tNAU8821_CLK_DIS,\n\tNAU8821_CLK_MCLK,\n\tNAU8821_CLK_INTERNAL,\n\tNAU8821_CLK_FLL_MCLK,\n\tNAU8821_CLK_FLL_BLK,\n\tNAU8821_CLK_FLL_FS,\n};\n\nstruct nau8821 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tstruct snd_soc_dapm_context *dapm;\n\tstruct snd_soc_jack *jack;\n\tstruct work_struct jdet_work;\n\tint irq;\n\tint clk_id;\n\tint micbias_voltage;\n\tint vref_impedance;\n\tbool jkdet_enable;\n\tbool jkdet_pull_enable;\n\tbool jkdet_pull_up;\n\tbool left_input_single_end;\n\tint jkdet_polarity;\n\tint jack_insert_debounce;\n\tint jack_eject_debounce;\n\tint fs;\n\tint dmic_clk_threshold;\n\tint key_enable;\n};\n\nint nau8821_enable_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *jack);\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}