#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56139852c230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56139852c3c0 .scope module, "alu_tb" "alu_tb" 3 8;
 .timescale -9 -12;
v0x561398545640_0 .var "d0_in", 7 0;
v0x561398545720_0 .var "d1_in", 7 0;
v0x5613985457c0_0 .net "eq_out", 0 0, L_0x561398545ce0;  1 drivers
v0x5613985458c0_0 .net "gt_out", 0 0, L_0x561398545b50;  1 drivers
v0x561398545990_0 .net "res_out", 15 0, v0x561398545370_0;  1 drivers
v0x561398545a80_0 .var "sel_in", 2 0;
S_0x56139851bef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 42, 3 42 0, S_0x56139852c3c0;
 .timescale -9 -12;
v0x56139851c080_0 .var/i "i", 31 0;
S_0x561398544d70 .scope module, "uut" "alu" 3 20, 4 1 0, S_0x56139852c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d0_in";
    .port_info 1 /INPUT 8 "d1_in";
    .port_info 2 /INPUT 3 "sel_in";
    .port_info 3 /OUTPUT 16 "res_out";
    .port_info 4 /OUTPUT 1 "gt_out";
    .port_info 5 /OUTPUT 1 "eq_out";
v0x561398545030_0 .net "d0_in", 7 0, v0x561398545640_0;  1 drivers
v0x561398545130_0 .net "d1_in", 7 0, v0x561398545720_0;  1 drivers
v0x561398545210_0 .net "eq_out", 0 0, L_0x561398545ce0;  alias, 1 drivers
v0x5613985452b0_0 .net "gt_out", 0 0, L_0x561398545b50;  alias, 1 drivers
v0x561398545370_0 .var "res_out", 15 0;
v0x5613985454a0_0 .net "sel_in", 2 0, v0x561398545a80_0;  1 drivers
E_0x56139852d710 .event edge, v0x5613985454a0_0, v0x561398545030_0, v0x561398545130_0;
L_0x561398545b50 .cmp/eq 8, v0x561398545640_0, v0x561398545720_0;
L_0x561398545ce0 .cmp/gt 8, v0x561398545720_0, v0x561398545640_0;
    .scope S_0x561398544d70;
T_0 ;
Ewait_0 .event/or E_0x56139852d710, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5613985454a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %div;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %mod;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %and;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %or;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x561398545130_0;
    %pad/u 16;
    %load/vec4 v0x561398545030_0;
    %pad/u 16;
    %xor;
    %store/vec4 v0x561398545370_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56139852c3c0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561398545640_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561398545720_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561398545a80_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 36 "$display", "\012---------\012Starting Simulation!" {0 0 0};
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x561398545640_0, 0, 8;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v0x561398545720_0, 0, 8;
    %vpi_call/w 3 41 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_1, S_0x56139851bef0;
    %jmp t_0;
    .scope S_0x56139851bef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56139851c080_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x56139851c080_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x56139851c080_0;
    %pad/s 3;
    %store/vec4 v0x561398545a80_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 46 "$display", "%8b   %8b  %3b     %15b  %b       %b", v0x561398545720_0, v0x561398545640_0, v0x561398545a80_0, v0x561398545990_0, v0x5613985457c0_0, v0x5613985458c0_0 {0 0 0};
    %vpi_call/w 3 47 "$display", "%d     %d    %d     %d    %d    %d", v0x561398545720_0, v0x561398545640_0, v0x561398545a80_0, v0x561398545990_0, v0x5613985457c0_0, v0x5613985458c0_0 {0 0 0};
    %load/vec4 v0x56139851c080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56139851c080_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x56139852c3c0;
t_0 %join;
    %vpi_call/w 3 50 "$display", "\012---------\012Finishing Simulation!" {0 0 0};
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/alu_tb.sv";
    "src/alu.sv";
