Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  1 19:12:20 2019
| Host         : DESKTOP-MBF5BR3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1538 register/latch pins with no clock driven by root clock pin: clk_10HZ_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_ALUop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_Imm_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_Imm_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_Imm_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_Imm_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_Imm_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pcpu/id_ex_reg/EX_Imm_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5942 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.105        0.000                      0                   79        0.238        0.000                      0                   79        3.000        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHZ            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHZ                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.105        0.000                      0                   79        0.238        0.000                      0                   79        9.500        0.000                       0                    70  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHZ
  To Clock:  clk_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.105ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.981ns (21.652%)  route 3.550ns (78.348%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.620    -0.920    clk_50MHZ
    SLICE_X55Y86         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.005     0.541    cnt_reg_n_1_[20]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 r  clk_10HZ_i_6/O
                         net (fo=2, routed)           0.294     0.959    clk_10HZ_i_6_n_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.083 r  cnt[27]_i_4/O
                         net (fo=1, routed)           0.856     1.939    cnt[27]_i_4_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.063 r  cnt[27]_i_3/O
                         net (fo=28, routed)          0.870     2.934    cnt[27]_i_3_n_1
    SLICE_X55Y86         LUT2 (Prop_lut2_I0_O)        0.153     3.087 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.524     3.611    cnt[0]_i_1_n_1
    SLICE_X54Y86         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.499    18.479    clk_50MHZ
    SLICE_X54Y86         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.579    19.058    
                         clock uncertainty           -0.084    18.975    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)       -0.259    18.716    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                 15.105    

Slack (MET) :             15.676ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.350ns (32.075%)  route 2.859ns (67.925%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.626    -0.914    vga/clk_50MHZ
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  vga/h_count_reg[1]/Q
                         net (fo=13, routed)          1.034     0.638    vga/h_count_reg_n_1_[1]
    SLICE_X55Y95         LUT4 (Prop_lut4_I3_O)        0.152     0.790 r  vga/h_count[8]_i_2/O
                         net (fo=3, routed)           0.611     1.402    vga/h_count[8]_i_2_n_1
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.352     1.754 r  vga/h_count[9]_i_2/O
                         net (fo=2, routed)           0.603     2.356    vga/h_count[9]_i_2_n_1
    SLICE_X56Y96         LUT3 (Prop_lut3_I2_O)        0.328     2.684 r  vga/h_count[9]_i_1/O
                         net (fo=1, routed)           0.611     3.295    vga/h_count[9]
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.505    18.485    vga/clk_50MHZ
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[9]/C
                         clock pessimism              0.601    19.086    
                         clock uncertainty           -0.084    19.003    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)       -0.031    18.972    vga/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 15.676    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.702%)  route 3.241ns (77.298%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.620    -0.920    clk_50MHZ
    SLICE_X55Y86         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.005     0.541    cnt_reg_n_1_[20]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 r  clk_10HZ_i_6/O
                         net (fo=2, routed)           0.294     0.959    clk_10HZ_i_6_n_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.083 r  cnt[27]_i_4/O
                         net (fo=1, routed)           0.856     1.939    cnt[27]_i_4_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.063 r  cnt[27]_i_3/O
                         net (fo=28, routed)          1.086     3.150    cnt[27]_i_3_n_1
    SLICE_X55Y87         LUT2 (Prop_lut2_I1_O)        0.124     3.274 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.274    cnt[21]
    SLICE_X55Y87         FDRE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.500    18.480    clk_50MHZ
    SLICE_X55Y87         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.576    19.056    
                         clock uncertainty           -0.084    18.973    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.032    19.005    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 15.731    

Slack (MET) :             15.735ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.952ns (22.729%)  route 3.236ns (77.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.620    -0.920    clk_50MHZ
    SLICE_X55Y86         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.005     0.541    cnt_reg_n_1_[20]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 r  clk_10HZ_i_6/O
                         net (fo=2, routed)           0.294     0.959    clk_10HZ_i_6_n_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.083 r  cnt[27]_i_4/O
                         net (fo=1, routed)           0.856     1.939    cnt[27]_i_4_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.063 r  cnt[27]_i_3/O
                         net (fo=28, routed)          1.081     3.145    cnt[27]_i_3_n_1
    SLICE_X55Y87         LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.269    cnt[15]
    SLICE_X55Y87         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.500    18.480    clk_50MHZ
    SLICE_X55Y87         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.576    19.056    
                         clock uncertainty           -0.084    18.973    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.031    19.004    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 15.735    

Slack (MET) :             15.749ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.982ns (23.278%)  route 3.236ns (76.722%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.620    -0.920    clk_50MHZ
    SLICE_X55Y86         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.005     0.541    cnt_reg_n_1_[20]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 r  clk_10HZ_i_6/O
                         net (fo=2, routed)           0.294     0.959    clk_10HZ_i_6_n_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.083 r  cnt[27]_i_4/O
                         net (fo=1, routed)           0.856     1.939    cnt[27]_i_4_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.063 r  cnt[27]_i_3/O
                         net (fo=28, routed)          1.081     3.145    cnt[27]_i_3_n_1
    SLICE_X55Y87         LUT2 (Prop_lut2_I1_O)        0.154     3.299 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     3.299    cnt[27]
    SLICE_X55Y87         FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.500    18.480    clk_50MHZ
    SLICE_X55Y87         FDRE                                         r  cnt_reg[27]/C
                         clock pessimism              0.576    19.056    
                         clock uncertainty           -0.084    18.973    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.075    19.048    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         19.048    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 15.749    

Slack (MET) :             15.749ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.977ns (23.160%)  route 3.241ns (76.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.620    -0.920    clk_50MHZ
    SLICE_X55Y86         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.005     0.541    cnt_reg_n_1_[20]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 r  clk_10HZ_i_6/O
                         net (fo=2, routed)           0.294     0.959    clk_10HZ_i_6_n_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.083 r  cnt[27]_i_4/O
                         net (fo=1, routed)           0.856     1.939    cnt[27]_i_4_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.063 r  cnt[27]_i_3/O
                         net (fo=28, routed)          1.086     3.150    cnt[27]_i_3_n_1
    SLICE_X55Y87         LUT2 (Prop_lut2_I1_O)        0.149     3.299 r  cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.299    cnt[9]
    SLICE_X55Y87         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.500    18.480    clk_50MHZ
    SLICE_X55Y87         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.576    19.056    
                         clock uncertainty           -0.084    18.973    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.075    19.048    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.048    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 15.749    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 vga/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.120ns (28.342%)  route 2.832ns (71.658%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.626    -0.914    vga/clk_50MHZ
    SLICE_X56Y95         FDRE                                         r  vga/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  vga/h_count_reg[7]/Q
                         net (fo=9, routed)           1.026     0.630    vga/Q[0]
    SLICE_X56Y96         LUT2 (Prop_lut2_I1_O)        0.150     0.780 f  vga/h_count[10]_i_7/O
                         net (fo=2, routed)           0.574     1.354    vga/h_count[10]_i_7_n_1
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.328     1.682 f  vga/h_count[10]_i_4/O
                         net (fo=3, routed)           0.339     2.021    vga/h_count[10]_i_4_n_1
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.145 r  vga/v_count[10]_i_1/O
                         net (fo=11, routed)          0.893     3.038    vga/v_count
    SLICE_X58Y93         FDRE                                         r  vga/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.509    18.489    vga/clk_50MHZ
    SLICE_X58Y93         FDRE                                         r  vga/v_count_reg[1]/C
                         clock pessimism              0.559    19.048    
                         clock uncertainty           -0.084    18.965    
    SLICE_X58Y93         FDRE (Setup_fdre_C_CE)      -0.169    18.796    vga/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 vga/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.120ns (28.342%)  route 2.832ns (71.658%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.626    -0.914    vga/clk_50MHZ
    SLICE_X56Y95         FDRE                                         r  vga/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  vga/h_count_reg[7]/Q
                         net (fo=9, routed)           1.026     0.630    vga/Q[0]
    SLICE_X56Y96         LUT2 (Prop_lut2_I1_O)        0.150     0.780 f  vga/h_count[10]_i_7/O
                         net (fo=2, routed)           0.574     1.354    vga/h_count[10]_i_7_n_1
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.328     1.682 f  vga/h_count[10]_i_4/O
                         net (fo=3, routed)           0.339     2.021    vga/h_count[10]_i_4_n_1
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.145 r  vga/v_count[10]_i_1/O
                         net (fo=11, routed)          0.893     3.038    vga/v_count
    SLICE_X58Y93         FDRE                                         r  vga/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.509    18.489    vga/clk_50MHZ
    SLICE_X58Y93         FDRE                                         r  vga/v_count_reg[2]/C
                         clock pessimism              0.559    19.048    
                         clock uncertainty           -0.084    18.965    
    SLICE_X58Y93         FDRE (Setup_fdre_C_CE)      -0.169    18.796    vga/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.768ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.474ns (35.226%)  route 2.710ns (64.774%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.626    -0.914    vga/clk_50MHZ
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  vga/h_count_reg[1]/Q
                         net (fo=13, routed)          1.034     0.638    vga/h_count_reg_n_1_[1]
    SLICE_X55Y95         LUT4 (Prop_lut4_I3_O)        0.152     0.790 f  vga/h_count[8]_i_2/O
                         net (fo=3, routed)           0.611     1.402    vga/h_count[8]_i_2_n_1
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.352     1.754 f  vga/h_count[9]_i_2/O
                         net (fo=2, routed)           0.620     2.373    vga/h_count[9]_i_2_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.328     2.701 r  vga/h_count[10]_i_2/O
                         net (fo=1, routed)           0.445     3.147    vga/h_count[10]_i_2_n_1
    SLICE_X54Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.271 r  vga/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.271    vga/h_count[10]
    SLICE_X54Y95         FDRE                                         r  vga/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.504    18.484    vga/clk_50MHZ
    SLICE_X54Y95         FDRE                                         r  vga/h_count_reg[10]/C
                         clock pessimism              0.559    19.043    
                         clock uncertainty           -0.084    18.960    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)        0.079    19.039    vga/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 15.768    

Slack (MET) :             15.778ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.952ns (22.958%)  route 3.195ns (77.042%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.620    -0.920    clk_50MHZ
    SLICE_X55Y86         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.005     0.541    cnt_reg_n_1_[20]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 r  clk_10HZ_i_6/O
                         net (fo=2, routed)           0.294     0.959    clk_10HZ_i_6_n_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.083 r  cnt[27]_i_4/O
                         net (fo=1, routed)           0.856     1.939    cnt[27]_i_4_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.063 r  cnt[27]_i_3/O
                         net (fo=28, routed)          1.040     3.103    cnt[27]_i_3_n_1
    SLICE_X55Y88         LUT2 (Prop_lut2_I1_O)        0.124     3.227 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.227    cnt[17]
    SLICE_X55Y88         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.501    18.481    clk_50MHZ
    SLICE_X55Y88         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.576    19.057    
                         clock uncertainty           -0.084    18.974    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.031    19.005    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 15.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.196%)  route 0.150ns (41.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    vga/clk_50MHZ
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vga/h_count_reg[1]/Q
                         net (fo=13, routed)          0.150    -0.285    vga/h_count_reg_n_1_[1]
    SLICE_X56Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  vga/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga/h_count[1]
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.835    -0.838    vga/clk_50MHZ
    SLICE_X56Y96         FDRE                                         r  vga/h_count_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.121    -0.478    vga/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.566    -0.598    vga/clk_50MHZ
    SLICE_X58Y94         FDRE                                         r  vga/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga/v_count_reg[4]/Q
                         net (fo=15, routed)          0.150    -0.284    vga/v_count_reg_n_1_[4]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  vga/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga/v_count[4]_i_1_n_1
    SLICE_X58Y94         FDRE                                         r  vga/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.837    -0.836    vga/clk_50MHZ
    SLICE_X58Y94         FDRE                                         r  vga/v_count_reg[4]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y94         FDRE (Hold_fdre_C_D)         0.121    -0.477    vga/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.080%)  route 0.185ns (49.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    vga/clk_50MHZ
    SLICE_X57Y93         FDRE                                         r  vga/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga/v_count_reg[9]/Q
                         net (fo=10, routed)          0.185    -0.273    vga/v_count_reg_n_1_[9]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  vga/v_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    vga/v_count[10]_i_2_n_1
    SLICE_X56Y93         FDRE                                         r  vga/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.835    -0.838    vga/clk_50MHZ
    SLICE_X56Y93         FDRE                                         r  vga/v_count_reg[10]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.120    -0.466    vga/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.864%)  route 0.152ns (42.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.566    -0.598    vga/clk_50MHZ
    SLICE_X58Y94         FDRE                                         r  vga/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  vga/v_count_reg[4]/Q
                         net (fo=15, routed)          0.152    -0.282    vga/v_count_reg_n_1_[4]
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  vga/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga/v_count[3]_i_1_n_1
    SLICE_X58Y94         FDRE                                         r  vga/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.837    -0.836    vga/clk_50MHZ
    SLICE_X58Y94         FDRE                                         r  vga/v_count_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y94         FDRE (Hold_fdre_C_D)         0.120    -0.478    vga/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.621%)  route 0.148ns (44.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.564    -0.600    vga/clk_50MHZ
    SLICE_X55Y96         FDRE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga/h_count_reg[6]/Q
                         net (fo=10, routed)          0.148    -0.311    vga/h_count_reg_n_1_[6]
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  vga/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga/h_count[6]
    SLICE_X55Y96         FDRE                                         r  vga/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.834    -0.839    vga/clk_50MHZ
    SLICE_X55Y96         FDRE                                         r  vga/h_count_reg[6]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    vga/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.564    -0.600    vga/clk_50MHZ
    SLICE_X54Y95         FDRE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  vga/h_count_reg[2]/Q
                         net (fo=9, routed)           0.140    -0.297    vga/h_count_reg_n_1_[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  vga/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga/h_count[5]
    SLICE_X55Y95         FDRE                                         r  vga/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.834    -0.839    vga/clk_50MHZ
    SLICE_X55Y95         FDRE                                         r  vga/h_count_reg[5]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092    -0.495    vga/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.564    -0.600    vga/clk_50MHZ
    SLICE_X54Y95         FDRE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  vga/h_count_reg[2]/Q
                         net (fo=9, routed)           0.139    -0.298    vga/h_count_reg_n_1_[2]
    SLICE_X55Y95         LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  vga/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga/h_count[3]
    SLICE_X55Y95         FDRE                                         r  vga/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.834    -0.839    vga/clk_50MHZ
    SLICE_X55Y95         FDRE                                         r  vga/h_count_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.091    -0.496    vga/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.968%)  route 0.193ns (48.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.564    -0.600    vga/clk_50MHZ
    SLICE_X54Y95         FDRE                                         r  vga/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  vga/h_count_reg[10]/Q
                         net (fo=8, routed)           0.193    -0.243    vga/h_count_reg_n_1_[10]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  vga/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga/h_count[0]
    SLICE_X56Y95         FDRE                                         r  vga/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.835    -0.838    vga/clk_50MHZ
    SLICE_X56Y95         FDRE                                         r  vga/h_count_reg[0]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.121    -0.442    vga/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.191%)  route 0.170ns (47.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    vga/clk_50MHZ
    SLICE_X57Y94         FDRE                                         r  vga/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga/v_count_reg[8]/Q
                         net (fo=13, routed)          0.170    -0.288    vga/v_count_reg_n_1_[8]
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  vga/v_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    vga/v_count[9]_i_1_n_1
    SLICE_X57Y93         FDRE                                         r  vga/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.835    -0.838    vga/clk_50MHZ
    SLICE_X57Y93         FDRE                                         r  vga/v_count_reg[9]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.092    -0.491    vga/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.563    -0.601    nolabel_line72/clk_out1
    SLICE_X39Y102        FDRE                                         r  nolabel_line72/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  nolabel_line72/counter_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.352    nolabel_line72/counter_reg_n_1_[11]
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  nolabel_line72/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    nolabel_line72/counter_reg[8]_i_1_n_5
    SLICE_X39Y102        FDRE                                         r  nolabel_line72/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.835    -0.838    nolabel_line72/clk_out1
    SLICE_X39Y102        FDRE                                         r  nolabel_line72/counter_reg[11]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.105    -0.496    nolabel_line72/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y87     clk_10HZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y86     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y86     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y87     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y88     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y87     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y87     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y87     cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y100    nolabel_line72/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y102    nolabel_line72/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y102    nolabel_line72/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y103    nolabel_line72/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y103    nolabel_line72/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y103    nolabel_line72/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y103    nolabel_line72/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y104    nolabel_line72/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y100    nolabel_line72/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y100    nolabel_line72/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y87     clk_10HZ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y86     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y86     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y87     cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y88     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y88     cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y87     cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y87     cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y87     cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y88     cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_0/inst/mmcm_adv_inst/CLKFBOUT



