\chapter{Serial Peripheral Interface (Master-\/\+Slave) Reusable Driver -\/ Version 1.1}
\hypertarget{index}{}\label{index}\index{Serial Peripheral Interface (Master-\/Slave) Reusable Driver -\/ Version 1.1@{Serial Peripheral Interface (Master-\/Slave) Reusable Driver -\/ Version 1.1}}
\hypertarget{index_intro}{}\doxysection{\texorpdfstring{Introduction}{Introduction}}\label{index_intro}
This project is a personal initiative aimed at developing reusable firmware components for microcontroller platforms. It focuses on building a modular and efficient SPI (Serial Peripheral Interface) driver that facilitates communication between two STM32 Nucleo-\/\+F401\+RE boards configured in a {\bfseries{Master-\/\+Slave}} setup. The {\bfseries{DIO driver}} is used to configure the selected SPI pins and establish the necessary physical connections.\hypertarget{index_version}{}\doxysection{\texorpdfstring{Version History}{Version History}}\label{index_version}

\begin{DoxyItemize}
\item {\bfseries{v1.\+0}}\+: Initial release.
\item {\bfseries{v1.\+1}}\+: Updated documentation, structural improvements, and design by contract enhancements.
\end{DoxyItemize}\hypertarget{index_architecture}{}\doxysection{\texorpdfstring{Software Architecture Overview}{Software Architecture Overview}}\label{index_architecture}
The software architecture follows a layered approach. This design pattern separates low-\/level driver code (HALs) from application-\/specific code, promoting reusability and simplifying portability between different applications or microcontrollers. The layered architecture can be seen in figure 1 and contains a driver and application layer operating on the hardware.

\begin{center} \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{1}{|X[-1]}|}
\hline
Application Code  \\\cline{1-1}
Drivers  \\\cline{1-1}
Hardware  \\\cline{1-1}
\end{longtabu}
Figure 1. Two-\/\+Layer Software Architecture. \end{center} 

The {\bfseries{Driver Layer}} includes all code required to initialize and control microcontroller peripherals. ~\newline
 The {\bfseries{Application Layer}} uses these drivers to implement the program logic, keeping hardware interactions abstracted and maintainable.\hypertarget{index_coding-standards}{}\doxysection{\texorpdfstring{Coding Standards}{Coding Standards}}\label{index_coding-standards}
This firmware is developed using a {\bfseries{bare-\/metal}} approach and adheres to the {\bfseries{MISRA-\/C}} guidelines. Standardized naming, consistent formatting, modular design, and structured documentation practices are followed throughout the project.\hypertarget{index_description}{}\doxysection{\texorpdfstring{Project Description}{Project Description}}\label{index_description}
This setup uses two STM32 Nucleo-\/\+F401\+RE boards\+: one as {\bfseries{SPI master}}, and the other as {\bfseries{SPI slave}}. ~\newline
 The configuration includes\+:
\begin{DoxyItemize}
\item {\bfseries{SPI Channel}}\+: SPI1 on both devices.
\item {\bfseries{Baud Rate}}\+: 4 k\+Hz.
\item {\bfseries{Communication}}\+: Full duplex.
\item {\bfseries{Data Frame}}\+: 8-\/bit.
\item {\bfseries{Bit Order}}\+: MSB first.
\end{DoxyItemize}

The GPIO (DIO) driver configures the pin mappings, as shown in the table below\+:

\begin{center}\end{center} 

\begin{center}\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ SPI Connection   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Master   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Slave   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Logic Analyzer    }\\\cline{1-4}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ SPI Connection   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Master   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Slave   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Logic Analyzer    }\\\cline{1-4}
\endhead
NSS   &PA4   &PA4   &CH4    \\\cline{1-4}
SCK   &PA5   &PA5   &CH1    \\\cline{1-4}
MISO   &PA6   &PA6   &CH2    \\\cline{1-4}
MOSI   &PA7   &PA7   &CH3   \\\cline{1-4}
\end{longtabu}
Table 1. SPI Pin Connections. \end{center} 

{\bfseries{Operation Summary}}\+: ~\newline

\begin{DoxyItemize}
\item The slave device continuously sends the byte {\bfseries{0x66}} to the master. ~\newline

\item The master receives this value and echoes it back to the slave. ~\newline

\item The {\bfseries{KY-\/57 logic analyzer}} is connected to monitor this SPI exchange in real-\/time.
\end{DoxyItemize}\hypertarget{index_requirements}{}\doxysection{\texorpdfstring{Project Requirements}{Project Requirements}}\label{index_requirements}

\begin{DoxyItemize}
\item Develop a reusable SPI master-\/slave communication driver.
\item Ensure compatibility and portability across STM32 and other microcontrollers. ~\newline

\item Comply with professional firmware development practices (MISRA-\/C).
\end{DoxyItemize}\hypertarget{index_tools}{}\doxysection{\texorpdfstring{Development Tools}{Development Tools}}\label{index_tools}

\begin{DoxyItemize}
\item {\bfseries{Development Board}}\+: STM32 Nucleo-\/\+F401\+RE. ~\newline

\item {\bfseries{IDE/\+Debugger}}\+: Visual Studio Code with Platform\+IO extension. ~\newline

\item {\bfseries{Toolchain}}\+: GNU ARM Embedded Toolchain.
\end{DoxyItemize}\hypertarget{index_usage}{}\doxysection{\texorpdfstring{Usage \& Documentation}{Usage \& Documentation}}\label{index_usage}
The codebase is thoroughly documented using {\bfseries{Doxygen}}, with inline comments detailing the logic and configuration of each module. The generated documentation provides an intuitive, navigable interface to explore API details and implementation specifics.\hypertarget{index_acronyms}{}\doxysection{\texorpdfstring{Glossary}{Glossary}}\label{index_acronyms}

\begin{DoxyItemize}
\item {\bfseries{SPI}}\+: Serial Peripheral Interface. ~\newline

\item {\bfseries{DIO}}\+: Digital Input/\+Output. 
\end{DoxyItemize}