INFO-FLOW: Workspace /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1 opened at Sun Apr 14 17:35:57 IST 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu190-flgb2104-2-e 
Execute       add_library xilinx/virtexu/virtexu:xcvu190:-flgb2104:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu190 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 55714}  {LUT 445712}    {FF 891424}   {DSP48E 672}   {BRAM 2842}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.15 sec.
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.27 sec.
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.27 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 134280} {LUT 1074240}   {FF 2148480}  {DSP48E 1800}  {BRAM 7560} {SLR 3}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.53 sec.
Execute       add_library xilinx/virtexu/virtexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_hp.hlp 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-2-e'
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 3.55 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 27.84 sec.
INFO-FLOW: GCC PP time: 31 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 49.95 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/solution1.json 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/solution1.json -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 45.44 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 33.3 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: firmware/myproject.cpp:47:73
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
INFO-FLOW: Workspace /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1 opened at Sun Apr 14 18:31:45 IST 2024
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 55714}  {LUT 445712}    {FF 891424}   {DSP48E 672}   {BRAM 2842}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_hp.hlp 
Execute       source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcvu190-flgb2104-2-e 
Execute         add_library xilinx/virtexu/virtexu:xcvu190:-flgb2104:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xcvu190 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 55714}  {LUT 445712}    {FF 891424}   {DSP48E 672}   {BRAM 2842}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 134280} {LUT 1074240}   {FF 2148480}  {DSP48E 1800}  {BRAM 7560} {SLR 3}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.11 sec.
Execute         add_library xilinx/virtexu/virtexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_hp.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-2-e'
Execute         get_default_platform 
Command       set_part done; 0.16 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 134280} {LUT 1074240}   {FF 2148480}  {DSP48E 1800}  {BRAM 7560} {SLR 3}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Command     open_solution done; 0.38 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu190-flgb2104-2-e 
Execute       add_library xilinx/virtexu/virtexu:xcvu190:-flgb2104:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu190 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 55714}  {LUT 445712}    {FF 891424}   {DSP48E 672}   {BRAM 2842}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 134280} {LUT 1074240}   {FF 2148480}  {DSP48E 1800}  {BRAM 7560} {SLR 3}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexu/virtexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_hp.hlp 
Execute         source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.63 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 27.22 sec.
INFO-FLOW: GCC PP time: 28 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 46.42 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/solution1.json 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/solution1.json -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 45.04 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 33.45 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: firmware/myproject.cpp:47:73
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 99 sec.
INFO-FLOW: tidy-3.1 time 177 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 66.52 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp" 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp
Command         clang done; 1.31 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot -I /home/sahil/Desktop/xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 39.64 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 5.73 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:58 ; elapsed = 00:06:08 . Memory (MB): peak = 342.539 ; gain = 0.000 ; free physical = 2623 ; free virtual = 5583
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:58 ; elapsed = 00:06:08 . Memory (MB): peak = 342.539 ; gain = 0.000 ; free physical = 2623 ; free virtual = 5583
Execute         ::config_rtl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 2.74 sec.
Execute           llvm-ld /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/sahil/Desktop/xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 5.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'myproject' (firmware/myproject.cpp:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' into 'myproject' (firmware/myproject.cpp:104).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' into 'myproject' (firmware/myproject.cpp:112).
Command           transform done; 386.07 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:12:28 ; elapsed = 00:12:42 . Memory (MB): peak = 2605.262 ; gain = 2262.723 ; free physical = 354 ; free virtual = 3293
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/sahil/Desktop/SMD/example-models/SMD_M/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
