
---------- Begin Simulation Statistics ----------
final_tick                               104167199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151337                       # Simulator instruction rate (inst/s)
host_mem_usage                                8621844                       # Number of bytes of host memory used
host_op_rate                                   184138                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3303.89                       # Real time elapsed on the host
host_tick_rate                               31528674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     608372404                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104167                       # Number of seconds simulated
sim_ticks                                104167199500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119336088                       # number of cc regfile reads
system.cpu.cc_regfile_writes                127215078                       # number of cc regfile writes
system.cpu.committedInsts                   500000001                       # Number of Instructions Simulated
system.cpu.committedOps                     608372404                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.416669                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.416669                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          238390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11622                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                106008279                       # Number of branches executed
system.cpu.iew.exec_nop                       2641296                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.937042                       # Inst execution rate
system.cpu.iew.exec_refs                    227918485                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  103135115                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  304621                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             121777058                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1606                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               745                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            103173939                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           611644991                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             124783370                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28753                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             611886803                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2926                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7406                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18840                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10812                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5519                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7767                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3855                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 495366886                       # num instructions consuming a value
system.cpu.iew.wb_count                     608815730                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572064                       # average fanout of values written-back
system.cpu.iew.wb_producers                 283381442                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.922301                       # insts written-back per cycle
system.cpu.iew.wb_sent                      608838459                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                728208206                       # number of integer regfile reads
system.cpu.int_regfile_writes               431439353                       # number of integer regfile writes
system.cpu.ipc                               2.399988                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.399988                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               165      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             373419001     61.02%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2644474      0.43%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   201      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 118      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 245      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 187      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 68      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  89      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                700      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2639878      0.43%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              5280046      0.86%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  160      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 638      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                177      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            124791946     20.39%     83.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           103137466     16.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              611915561                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    13232354                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021624                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5291074     39.99%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     63      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    13      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    17      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   59      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   220      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   94      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5232728     39.54%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2708086     20.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              614576628                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1424018827                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    598246303                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         599063214                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  609002088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 611915561                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1607                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          631264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               895                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            465                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       266765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     208096010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.940544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.360701                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38683071     18.59%     18.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34029983     16.35%     34.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24204473     11.63%     46.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39623320     19.04%     65.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13470876      6.47%     72.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18475002      8.88%     80.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            23548041     11.32%     92.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5430040      2.61%     94.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            10631204      5.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       208096010                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.937180                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               10571122                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           21141549                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     10569427                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          10577255                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           7872872                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5146726                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            121777058                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           103173939                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1529682161                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    808                       # number of misc regfile writes
system.cpu.numCycles                        208334400                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                15838625                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                5279550                       # number of predicate regfile writes
system.cpu.timesIdled                            2705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  5288763                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 5283472                       # number of vector regfile writes
system.cpu.workload.numSyscalls                  1093                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       207556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       402555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        52611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       782586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          52611                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               106108079                       # Number of BP lookups
system.cpu.branchPred.condPredicted          74294825                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12279                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             42468475                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                42459346                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.978504                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 7958497                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5285166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            5281589                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3577                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          478                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          382270                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8725                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    208035534                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.937058                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.013720                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        57890671     27.83%     27.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        39295386     18.89%     46.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        23634654     11.36%     58.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        21022426     10.11%     68.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7893579      3.79%     71.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7802933      3.75%     75.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2777340      1.34%     77.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         7620949      3.66%     80.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        40097596     19.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    208035534                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            502640001                       # Number of instructions committed
system.cpu.commit.opsCommitted              611012404                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   224734545                       # Number of memory references committed
system.cpu.commit.loads                     121673687                       # Number of loads committed
system.cpu.commit.amos                             18                       # Number of atomic instructions committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.branches                  105911599                       # Number of branches committed
system.cpu.commit.vector                     10564295                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   558067817                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               7948332                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          130      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    375714636     61.49%     61.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2644203      0.43%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv          131      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           95      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp          174      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          182      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           65      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           85      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          508      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2638872      0.43%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      5277962      0.86%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          141      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          537      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          137      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    121673687     19.91%     83.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    103060858     16.87%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    611012404                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      40097596                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    207966314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        207966314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    207966314                       # number of overall hits
system.cpu.dcache.overall_hits::total       207966314                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1076697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1076697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1076697                       # number of overall misses
system.cpu.dcache.overall_misses::total       1076697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18763146966                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18763146966                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18763146966                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18763146966                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    209043011                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    209043011                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    209043011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    209043011                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17426.580520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17426.580520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17426.580520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17426.580520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34265                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          740                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.683206                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.272727                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses        23450                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                 40732                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    9                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       415378                       # number of writebacks
system.cpu.dcache.writebacks::total            415378                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       677632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       677632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       677632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       677632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       399065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       399065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       399065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       399065                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6157068129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6157068129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6157068129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6157068129                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15428.734991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15428.734991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15428.734991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15428.734991                       # average overall mshr miss latency
system.cpu.dcache.replacements                 374646                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    108544812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       108544812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1730110500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1730110500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    108620941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    108620941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22726.037384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22726.037384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        64569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1001724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1001724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15514.008270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15514.008270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     99421502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99421502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       998986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       998986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16981571793                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16981571793                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    100420488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    100420488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16998.808585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16998.808585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       666072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       666072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       332914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       332914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5105461456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5105461456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15335.676649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15335.676649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1582                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1582                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     51464673                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     51464673                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1582                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1582                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32531.398862                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32531.398862                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1582                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1582                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     49882673                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     49882673                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31531.398862                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31531.398862                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        30500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        30500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       147500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       147500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.357143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        29500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           14                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              14                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        90500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        90500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           18                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           18                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.222222                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.222222                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        22625                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        22625                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        86500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        86500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.222222                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        21625                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        21625                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -177790.025179                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 34344.722454                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data  1073.272577                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total  1073.272577                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses      2217867                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses      2217867                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -22132.122701                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           208382846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            416261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.606221                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -22132.122701                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data   -43.226802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total   -43.226802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1672719542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1672719542                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 61053081                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              38415055                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 105927667                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2681367                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18840                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             42447916                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3583                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              611792400                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 21338                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           74346771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      503489334                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   106108079                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           55699432                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     133726434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   44822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           106                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  74256306                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 10017                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          208096010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.941088                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.245369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 91486904     43.96%     43.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13243288      6.36%     50.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10614936      5.10%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5327814      2.56%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 26466346     12.72%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5333804      2.56%     73.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  5322001      2.56%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5301763      2.55%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 44999154     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            208096010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.509316                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.416736                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     74250929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         74250929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     74250929                       # number of overall hits
system.cpu.icache.overall_hits::total        74250929                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5376                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5376                       # number of overall misses
system.cpu.icache.overall_misses::total          5376                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    310677497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310677497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    310677497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310677497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     74256305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     74256305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     74256305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     74256305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57789.712984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57789.712984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57789.712984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57789.712984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2345                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.745763                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                  2297                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks         4087                       # number of writebacks
system.cpu.icache.writebacks::total              4087                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          874                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          874                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4502                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4502                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4502                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4502                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    259998997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    259998997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    259998997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    259998997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57751.887383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57751.887383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57751.887383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57751.887383                       # average overall mshr miss latency
system.cpu.icache.replacements                   1787                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     74250929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        74250929                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5376                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5376                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310677497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310677497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     74256305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     74256305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57789.712984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57789.712984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          874                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          874                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    259998997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    259998997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57751.887383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57751.887383                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -1779.303429                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst  4480.990774                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst   140.030962                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total   140.030962                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses        17007                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses        17007                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -3969.641448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            74257725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10926.681136                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -3969.641448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst    -7.753206                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -7.753206                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         594052739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        594052739                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10565637                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  103368                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5519                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 113074                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              3038536                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 104167199500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18840                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 63714742                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  329692                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       35354519                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 105943773                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2734444                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              611730653                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1852                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15356                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  32618                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24345                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           569437357                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   908284476                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                725472063                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  5290524                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups             10559172                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             568770383                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   666936                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 2647783                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1950                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15984965                       # count of insts added to the skid buffer
system.cpu.rob.reads                        779250803                       # The number of ROB reads
system.cpu.rob.writes                      1222849930                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   608372404                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               382361                       # number of demand (read+write) hits
system.l2.demand_hits::total                   383797                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1436                       # number of overall hits
system.l2.overall_hits::.cpu.data              382361                       # number of overall hits
system.l2.overall_hits::total                  383797                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3066                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15012                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18078                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3066                       # number of overall misses
system.l2.overall_misses::.cpu.data             15012                       # number of overall misses
system.l2.overall_misses::total                 18078                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    237874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1493673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1731547000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    237874000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1493673000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1731547000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           397373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               401875                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          397373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              401875                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.681031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.037778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.681031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.037778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77584.474886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99498.601119                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95782.000221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77584.474886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99498.601119                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95782.000221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    319118                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            1                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              201192                       # number of writebacks
system.l2.writebacks::total                    201192                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  77                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 77                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       371881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           389882                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    207213002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1341857500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1549070502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    207213002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1341857500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  20105359829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21654430331                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.681031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.037584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.681031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.037584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67584.149380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89846.501507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86054.691517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67584.149380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89846.501507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 54063.960861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55540.985044                       # average overall mshr miss latency
system.l2.replacements                         206056                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       334127                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           334127                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       334127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       334127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        42308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            42308                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        42308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        42308                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1713                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1713                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       371881                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         371881                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  20105359829                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  20105359829                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 54063.960861                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 54063.960861                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   81                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        57500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        57500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.164948                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.164948                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  3593.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3593.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       304000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       304000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.164948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.164948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            321280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321280                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11519                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1230328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1230328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        332799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            332799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.034612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106808.577133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106808.577133                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           58                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               58                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        11461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1113864000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1113864000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.034438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97187.330948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97187.330948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data          61081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         3493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    237874000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data    263345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    501219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data        64574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.681031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.054093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.094953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77584.474886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 75392.212997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76416.984296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         3474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    207213002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data    227993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    435206502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.681031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.053799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.094678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67584.149380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 65628.526195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66545.336697                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                39                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1567                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1567                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        18500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        18500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data         1606                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1606                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.975716                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.975716                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data    11.805999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    11.805999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data         1566                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1566                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     30193000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30193000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.975093                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.975093                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19280.332056                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19280.332056                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 2427823                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2427841                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   12                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                215535                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 106912.341008                       # Cycle average of tags in use
system.l2.tags.total_refs                     1080807                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658210                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.642040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4904000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   106713.043603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   199.297406                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.814156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.815676                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        98885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000061                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997345                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13179570                       # Number of tag accesses
system.l2.tags.data_accesses                 13179570                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    201192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    319594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005389554812                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10710                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10710                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             190778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      337596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     201192                       # Number of write requests accepted
system.mem_ctrls.readBursts                    337596                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   201192                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      36.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                337596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               201192                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.520822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.771465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1241.194316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        10708     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-129023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10710                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.780299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.696383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.895043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              143      1.34%      1.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.18%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8375     78.20%     79.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              426      3.98%     83.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              181      1.69%     85.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              307      2.87%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              379      3.54%     91.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              261      2.44%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              285      2.66%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              250      2.33%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               84      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10710                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21606144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12876288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    207.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  104167184500                       # Total gap between requests
system.mem_ctrls.avgGap                     193336.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       196224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       955904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     20454016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12872768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1883740.764289242448                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 9176631.459694758058                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 196357549.191864371300                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 123577940.674117863178                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3066                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        14936                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       319594                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       201192                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     80273810                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    725351004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  10068769270                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3721398819718                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26181.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     48563.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31504.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18496753.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       196224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       955904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     20454016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21606144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       196224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       196224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12876288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12876288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3066                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        14936                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       319594                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         337596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       201192                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        201192                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1883741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      9176631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    196357549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        207417921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1883741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1883741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    123611733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       123611733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    123611733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1883741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      9176631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    196357549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       331029654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               337596                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              201137                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        10482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        10614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        10578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        10602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        10677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        10715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        10455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        10536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        10694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        10627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        10593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        10412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        10459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        10559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        10547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        10539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        10617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        10496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        10534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        10586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         6214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         6318                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4969164852                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1124869872                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10874394084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14719.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32211.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              302656                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             174470                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        61606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   559.666007                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   398.427837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   350.541697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8981     14.58%     14.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7264     11.79%     26.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3568      5.79%     32.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5895      9.57%     41.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8808     14.30%     56.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6251     10.15%     66.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3898      6.33%     72.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2774      4.50%     77.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14167     23.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        61606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21606144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12872768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              207.417921                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              123.577941                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    48125462.112001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    84957197.522402                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   463501133.356800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  238191525.263991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9042271398.096785                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26276004274.448826                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 15860394407.557865                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  52013445398.357079                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.326522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48233358073                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4682650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51251191427                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    47943015.120001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    84637861.308002                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   462491745.273601                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  236301921.407991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9042271398.096785                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 26151395295.985527                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 15946418879.999577                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  51971460117.189743                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.923465                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48496516168                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4682650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50988033332                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             326135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       201192                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6261                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11461                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11461                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         326135                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       884228                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 884228                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     34482432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                34482432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            339179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  339179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              339179                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1582041478                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1825544418                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             69076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       535319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        42309                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7435                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           418964                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              97                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           332799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          332799                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69076                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1606                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1606                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12994                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1173171                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1186165                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       402688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     49409216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49811904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          625020                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12876288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1028599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051149                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.220302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 975987     94.89%     94.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52612      5.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1028599                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 104167199500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          789251369                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6755495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         596914993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
