# Tutorial-Diseñologico

[TUTORIAL Uso del toolchain para diseño FPGA.zip](https://github.com/user-attachments/files/21955241/TUTORIAL.open_source_fpga_environment-main.zip)

[TUTORIAL Primer diseño, desde el RTL hasta el bitsream.zip](https://github.com/user-attachments/files/21955242/PROYECTO.TUTORIAL.zip)

### Plantilla para proyectos 

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/10d57b09-8748-4bd5-8d21-85b0a748183e" />

### Clonar el repositorio 

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/1618fb4e-7b58-4d7c-9149-bc8b1bb0c354" />

### Uso de las herremientas 

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/25f5a97b-e59f-48d7-a167-b78026c57a17" />

### Prueba de las herramientas de síntesis, simulación e implementación.

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/a5dce095-ddfd-4d5b-b25b-4c75ee563d26" />

### Ruta al Makefile 

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/174173f3-f1bf-4e64-bc15-36a6f1f63923" />

### Verificacion de los diseños y comandos (make test )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/90b71ee5-6cfd-4bbf-98a7-467c191ab799" />

### Diagramas de Tiempo (make wv )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/b00ff955-0b9c-4282-99bf-ce565ef6db31" />

### Verificar la sintaxis y sistetizar los diseños RTL (make synth )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/42d6f69a-8f2c-4cd7-9f9b-9b71f3920652" />

### Place and router que contiene el diseño en la FPGA ( make pnr )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/8cc587e8-7451-4a40-b9e6-191ad9c50558" />

### Generar el biststeam ( make biststeam )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/b79cd242-3f0a-428d-b1b7-f2163eb3bab5" />

###   Cargar el bitsream ( make load )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/f2b597d4-4b82-4d13-a869-1feb2db6c4fb" />

### Ejecutar todos los conmandos de implementacion fisica ( make all )

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/7749c8ba-9578-4fff-913a-8624140ffe9f" />

### Implementacion en la FPGA

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/ca152925-169e-4b80-8190-85b448ec2ff2" />

<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/cecaff01-8abf-45af-96dc-f5590a5ee5a1" />


### Carpeta build del ejemplo lcd.spi 
<img width="800" height="800" alt="image" src="https://github.com/user-attachments/assets/5bf7bbb4-0a4b-4087-a66f-80ad2da4f8e9" />









