
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/sphinx3_883B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2628880 heartbeat IPC: 3.8039 cumulative IPC: 3.8039 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2628880 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 14784676 heartbeat IPC: 0.822653 cumulative IPC: 0.822653 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 27280291 heartbeat IPC: 0.800281 cumulative IPC: 0.811312 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 39109980 heartbeat IPC: 0.845331 cumulative IPC: 0.822344 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 50683538 heartbeat IPC: 0.864038 cumulative IPC: 0.832385 (Simulation time: 0 hr 4 min 39 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 61459012 heartbeat IPC: 0.928033 cumulative IPC: 0.849905 (Simulation time: 0 hr 5 min 40 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 70304701 heartbeat IPC: 1.13049 cumulative IPC: 0.88658 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 80399638 heartbeat IPC: 0.990596 cumulative IPC: 0.900081 (Simulation time: 0 hr 7 min 32 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 88696737 heartbeat IPC: 1.20524 cumulative IPC: 0.929499 (Simulation time: 0 hr 8 min 23 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 96338754 heartbeat IPC: 1.30856 cumulative IPC: 0.960411 (Simulation time: 0 hr 9 min 11 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 106007142 heartbeat IPC: 1.0343 cumulative IPC: 0.967321 (Simulation time: 0 hr 10 min 7 sec) 
Finished CPU 0 instructions: 100000004 cycles: 103378263 cumulative IPC: 0.967321 (Simulation time: 0 hr 10 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.967321 instructions: 100000004 cycles: 103378263
cpu0_DTLB TOTAL     ACCESS:   16739090  HIT:   16579091  MISS:     159999
cpu0_DTLB LOAD      ACCESS:   15404313  HIT:   15252572  MISS:     151741
cpu0_DTLB RFO       ACCESS:    1334777  HIT:    1326519  MISS:       8258
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.8123 cycles
cpu0_ITLB TOTAL     ACCESS:    9389791  HIT:    9389726  MISS:         65
cpu0_ITLB LOAD      ACCESS:    9389791  HIT:    9389726  MISS:         65
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 155.338 cycles
cpu0_L1I TOTAL     ACCESS:     192382  HIT:     191002  MISS:       1380
cpu0_L1I LOAD      ACCESS:     192382  HIT:     191002  MISS:       1380
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 198.873 cycles
cpu0_STLB TOTAL     ACCESS:     160064  HIT:      99168  MISS:      60896
cpu0_STLB LOAD      ACCESS:     151806  HIT:      92130  MISS:      59676
cpu0_STLB RFO       ACCESS:       8258  HIT:       7038  MISS:       1220
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.048 cycles
cpu0_L1D TOTAL     ACCESS:   12835197  HIT:   11085875  MISS:    1749322
cpu0_L1D LOAD      ACCESS:   10599180  HIT:    8964787  MISS:    1634393
cpu0_L1D RFO       ACCESS:    2177926  HIT:    2063791  MISS:     114135
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      58091  HIT:      57297  MISS:        794
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 106.991 cycles
cpu0_L2C TOTAL     ACCESS:    1908285  HIT:     517704  MISS:    1390581
cpu0_L2C LOAD      ACCESS:    1635770  HIT:     346951  MISS:    1288819
cpu0_L2C RFO       ACCESS:     114131  HIT:      12988  MISS:     101143
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     157590  HIT:     157293  MISS:        297
cpu0_L2C TRANSLATION ACCESS:        794  HIT:        472  MISS:        322
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 120.882 cycles
LLC TOTAL     ACCESS:    1524821  HIT:     805733  MISS:     719088
LLC LOAD      ACCESS:    1288819  HIT:     626089  MISS:     662730
LLC RFO       ACCESS:     101143  HIT:      71239  MISS:      29904
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     134537  HIT:     108118  MISS:      26419
LLC TRANSLATION ACCESS:        322  HIT:        287  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 193.125 cycles
Insertion Distribution: 
	LOAD 28059 0 0 0 0 136649 616959 
	RFO 3295 0 0 0 0 9589 22694 
	PREF 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 26824 
	 1 0 0 0 0 36 13 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      79991  ROW_BUFFER_MISS:     612515
 DBUS AVG_CONGESTED_CYCLE:    3.79674
 WQ ROW_BUFFER_HIT:      13038  ROW_BUFFER_MISS:      25811  FULL:      11495


CPU 0 Branch Prediction Accuracy: 91.645% MPKI: 7.87682 Average ROB Occupancy at Mispredict: 154.771
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0017
BRANCH_INDIRECT: 0.00111
BRANCH_CONDITIONAL: 7.87013
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0.0005
BRANCH_RETURN: 0.00172

