

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_layer_loop_0'
================================================================
* Date:           Sat Sep 27 10:30:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  30.750 us|  30.750 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_0  |     3073|     3073|         5|          3|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 8 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 9 'alloca' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_9"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i42"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i11 %i_9" [activation_accelerator.cpp:201]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln201 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:201]   --->   Operation 15 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln201 = add i11 %i, i11 1" [activation_accelerator.cpp:201]   --->   Operation 17 'add' 'add_ln201' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %for.inc.i42.split, void %for.end.i44.exitStub" [activation_accelerator.cpp:201]   --->   Operation 18 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i11 %i" [activation_accelerator.cpp:201]   --->   Operation 19 'zext' 'zext_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln201" [activation_accelerator.cpp:203]   --->   Operation 20 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:203]   --->   Operation 21 'load' 'xt_load' <Predicate = (!icmp_ln201)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln201 = store i11 %add_ln201, i11 %i_9" [activation_accelerator.cpp:201]   --->   Operation 22 'store' 'store_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.13>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum" [activation_accelerator.cpp:203]   --->   Operation 23 'load' 'sum_load_3' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:203]   --->   Operation 24 'load' 'xt_load' <Predicate = (!icmp_ln201)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 25 [4/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %xt_load" [activation_accelerator.cpp:203]   --->   Operation 25 'fadd' 'sum_3' <Predicate = (!icmp_ln201)> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 33 'load' 'sum_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_3_out, i32 %sum_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 26 [3/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %xt_load" [activation_accelerator.cpp:203]   --->   Operation 26 'fadd' 'sum_3' <Predicate = (!icmp_ln201)> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 27 [2/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %xt_load" [activation_accelerator.cpp:203]   --->   Operation 27 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.32>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:202]   --->   Operation 28 'specpipeline' 'specpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [activation_accelerator.cpp:199]   --->   Operation 29 'specloopname' 'specloopname_ln199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %xt_load" [activation_accelerator.cpp:203]   --->   Operation 30 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln201 = store i32 %sum_3, i32 %sum" [activation_accelerator.cpp:201]   --->   Operation 31 'store' 'store_ln201' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.inc.i42" [activation_accelerator.cpp:201]   --->   Operation 32 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:201) on local variable 'i' [10]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:203) [20]  (0 ns)
	'load' operation ('xt_load', activation_accelerator.cpp:203) on array 'xt' [21]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 6.13ns
The critical path consists of the following:
	'load' operation ('xt_load', activation_accelerator.cpp:203) on array 'xt' [21]  (1.24 ns)
	'fadd' operation ('sum', activation_accelerator.cpp:203) [22]  (4.89 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:203) [22]  (4.89 ns)

 <State 4>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:203) [22]  (4.89 ns)

 <State 5>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:203) [22]  (4.89 ns)
	'store' operation ('store_ln201', activation_accelerator.cpp:201) of variable 'sum', activation_accelerator.cpp:203 on local variable 'sum' [24]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
