$date
	Mon Feb 09 23:04:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux2to1 $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 % A1 $end
$var wire 1 # B $end
$var wire 1 & B1 $end
$var wire 1 $ S $end
$var wire 1 ! Y $end
$var wire 1 ' nS $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
1"
#20
0!
0%
1#
0"
#30
1!
1%
1"
#40
0!
0'
0%
1$
0#
0"
#50
1"
#60
1!
1&
1#
0"
#70
1"
#80
