
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.78

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.73    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.43 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem_ready$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     9    0.08    0.00    0.00    0.20 v mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 v mem_ready$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.73    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.43 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.08    0.41    0.41 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.08    0.00    0.41 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     8    0.08    0.32    0.26    0.68 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0601_ (net)
                  0.32    0.00    0.68 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.04    0.20    0.17    0.84 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0602_ (net)
                  0.20    0.00    0.84 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.26    0.31    1.15 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0603_ (net)
                  0.26    0.00    1.15 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.26    0.33    1.48 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1498_ (net)
                  0.26    0.00    1.48 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.48    0.63    2.11 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1500_ (net)
                  0.48    0.00    2.11 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.12    0.34    2.44 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.12    0.00    2.44 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    2.67 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    2.67 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.07    0.20    0.32    2.99 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0597_ (net)
                  0.20    0.00    2.99 v _1566_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.05    0.43    0.29    3.28 ^ _1566_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0624_ (net)
                  0.43    0.00    3.28 ^ _1567_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.05    0.23    0.15    3.43 v _1567_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0625_ (net)
                  0.23    0.00    3.43 v _1619_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.35    3.77 v _1619_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0676_ (net)
                  0.30    0.00    3.77 v _1662_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.38    0.27    4.05 ^ _1662_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0001_ (net)
                  0.38    0.00    4.05 ^ ext_data_reg[10]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.05   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                  5.78   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.73    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.43 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.08    0.41    0.41 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.08    0.00    0.41 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     8    0.08    0.32    0.26    0.68 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0601_ (net)
                  0.32    0.00    0.68 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.04    0.20    0.17    0.84 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0602_ (net)
                  0.20    0.00    0.84 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.26    0.31    1.15 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0603_ (net)
                  0.26    0.00    1.15 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.26    0.33    1.48 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1498_ (net)
                  0.26    0.00    1.48 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.48    0.63    2.11 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1500_ (net)
                  0.48    0.00    2.11 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.12    0.34    2.44 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.12    0.00    2.44 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    2.67 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    2.67 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.07    0.20    0.32    2.99 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0597_ (net)
                  0.20    0.00    2.99 v _1566_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.05    0.43    0.29    3.28 ^ _1566_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0624_ (net)
                  0.43    0.00    3.28 ^ _1567_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.05    0.23    0.15    3.43 v _1567_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0625_ (net)
                  0.23    0.00    3.43 v _1619_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.35    3.77 v _1619_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0676_ (net)
                  0.30    0.00    3.77 v _1662_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.38    0.27    4.05 ^ _1662_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0001_ (net)
                  0.38    0.00    4.05 ^ ext_data_reg[10]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.05   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                  5.78   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.00e-01   1.55e-02   3.45e-07   1.16e-01  44.8%
Combinational          1.01e-01   4.18e-02   3.71e-07   1.43e-01  55.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.01e-01   5.73e-02   7.16e-07   2.58e-01 100.0%
                          77.8%      22.2%       0.0%
