<!DOCTYPE html>
<html class="no-js" lang="en">

<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>My Portfolio</title>
	<link rel="shortcut icon" href="favicon.ico" type="image/x-icon">
	<link rel="icon" href="favicon.ico" type="image/x-icon">
    <link href="https://fonts.googleapis.com/css?family=Lato:300,400,700,900" rel="stylesheet">
    <link rel="stylesheet" href="libs/font-awesome/css/font-awesome.min.css">
    <link href="css/bootstrap.min.css" rel="stylesheet">
    <link href="css/styles.css" rel="stylesheet">
</head>

<body>
    <div id="mobile-menu-open" class="shadow-large">
        <i class="fa fa-bars" aria-hidden="true"></i>
    </div>
    <!-- End #mobile-menu-toggle -->
    <header>
        <div id="mobile-menu-close">
            <span>Close</span> <i class="fa fa-times" aria-hidden="true"></i>
        </div>
        <ul id="menu" class="shadow">
            <li>
                <a href="#about">About</a>
            </li>
            <li>
                <a href="#experience">Experience</a>
            </li>
            <li>
                <a href="#education">Education</a>
            </li>
            <li>
                <a href="#projects">Projects</a>
            </li>
            <li>
                <a href="#skills">Skills</a>
            </li>
            <li>
                <a href="#contact">Contact</a>
            </li>
        </ul>
    </header>
    <!-- End header -->

    <div id="lead">
        <div id="lead-content">
            <h1>SUYASH GADHAVE</h1>
            <h2>Physical Design Engineer</h2>
         <a href="documents/Suyash_Gadhave_VLSI_Resume.pdf" class="btn-rounded-white" download>Download Resume</a>
        </div>
        <!-- End #lead-content -->

        <div id="lead-overlay"></div>

        <div id="lead-down">
            <span>
                <i class="fa fa-chevron-down" aria-hidden="true"></i>
            </span>
        </div>
        <!-- End #lead-down -->
    </div>
    <!-- End #lead -->

    <div id="about">
        <div class="container">
            <div class="row">
                <div class="col-md-4">
                    <h2 class="heading">About Me</h2>
                </div>
                <div class="col-md-8">
                  <p>
			    Hello there! I’m <b>Suyash Gadhave</b>, a <b>Physical Design Engineer</b> passionate about <b>VLSI backend design, timing closure, and sign-off methodologies</b>. With hands-on experience in <b>RTL-to-GDSII flow</b>, I have worked across <b>7nm, 14nm, and 28nm technology nodes</b>, focusing on <b>timing optimization, congestion resolution, and power integrity improvements</b>.
			</p>
			
			<p>
			    Currently, I’m part of <b>Pragmatic Silicon</b>, where I execute <b>physical design and STA methodologies</b>, ensuring <b>100% DRC/LVS clean designs</b>. Previously, I trained at <b>VLSIGURU Training Institute</b>, specializing in <b>multi-voltage domain designs and clock tree synthesis</b>. Additionally, during my internship at <b>GE Healthcare</b>, I worked on <b>FPGA design migration, RTL updates, and automation scripting</b>, contributing to <b>30% efficiency improvements</b> in verification processes.
			</p>
			
			<p>
			    I hold an <b>M.Tech in Microelectronics</b> from <b>Manipal Institute of Technology</b> and a <b>B.E. in Instrumentation & Control</b>. My expertise spans <b>physical design methodologies, ASIC design, power distribution, and clock optimization</b>, with strong skills in <b>TCL, Python, and Shell scripting</b>.
			</p>
			
			<p>
			    Beyond work, I actively contribute to <b>VLSI research</b>, having published <b>conference papers</b> on <b>Multiply-Accumulate Units for CNNs</b> and <b>Low-Power CNN Design</b>. I am always eager to explore <b>new methodologies that enhance VLSI design efficiency</b> and push the boundaries of <b>semiconductor innovation</b>.
			</p>

                </div>
            </div>
        </div>
    </div>
    <!-- End #about -->

    <div id="experience" class="background-alt">
        <h2 class="heading">Experience</h2>
        <div id="experience-timeline">
            <div data-date="September 2024 – Present">
                <h3>Pragmatic Silicon</h3>
                <h4>Physical Design Engineer & STA</h4>
                <p>
			I have hands-on experience executing the full RTL-to-GDSII flow across 7nm, 14nm, and 28nm nodes, ensuring 100% DRC/LVS signoff. My expertise includes engineering and refining TSPC flip-flops (45nm) in Cadence Virtuoso, achieving a 15% delay reduction. I have resolved over 100 setup/hold violations through buffer insertion, cell sizing, and path optimization, significantly improving timing closure. Additionally, I have conducted critical sign-off checks, including DRV, DRC, IR drop, max transition, and max capacitance, enhancing power integrity by 20%. By implementing ECO changes, I successfully addressed 50+ congestion and routing issues, legalized 1.2 million cells, and ensured clean routing. My collaboration with the clock team led to a 30% reduction in skew, optimizing overall timing performance. Furthermore, I have optimized power grid connectivity, reducing IR drop by 10% and improving overall design robustness, while executing comprehensive signoff methodologies to achieve 100% DRC/LVS clean designs.
                </p>
            </div>

            <div data-date="February 2024 – September 2024">
                <h3>Vlsiguru Training Institute</h3>
                <h4>Physical Design Trainee</h4>
                <p>
			I have experience in designing and deploying multi-voltage domains, optimizing power grids (rings, straps, and rails) to reduce IR drop by 15% and mitigate EM violations by 25%. By debugging voltage area violations, I enhanced design integrity and reduced re-spins by 40%. My expertise in macro placement and clock tree synthesis helped minimize congestion by 25% while achieving a clock skew of less than 10ps. Additionally, I performed comprehensive physical verification, including DRC, LVS, IR drop, and EM analysis, ensuring a 100% tapeout-ready design.                </p>
            </div>

            <div data-date="July 2023 – June 2024">
                <h3>GE Healthcare</h3>
                <h4>FPGA INTERN</h4>
                <p>
		       I have worked on the FPGA design migration, where I updated 200+ RTL modules and modified pin configurations to ensure 99.5% functional accuracy and seamless integration into the new FPGA architecture. I performed verification and validation of subsystems, maintaining high functional accuracy. By automating verification processes using Tcl and Python scripts, I reduced test cycle time by 30% and improved debugging efficiency by 40%. Additionally, I developed scripts for signal monitoring and validation, streamlining debugging and reducing manual effort by 50%. Collaborating closely with the team, I contributed to a smooth transition from the obsolete FPGA to the new architecture, leading to a 20% reduction in project delivery time.                </p>
            </div>
        </div>
    </div>
    <!-- End #experience -->

    <div id="education">
        <h2 class="heading">Education</h2>
        <div class="education-block">
            <h3>Manipal Institute of Technology</h3>
            <span class="education-date">2024</span>
            <h4>Master of Technology in Microelectronics</h4>
            <p>
               During my M.Tech, I gained expertise in VLSI design, focusing on digital, analog, and physical design methodologies. I worked with CAD tools for layout, verification, and low-power techniques. I explored processor architectures, semiconductor fabrication, RF design, and mixed-signal systems, enhancing my ASIC and FPGA expertise.            </p>
        </div>
        <!-- End .education-block -->

        <div class="education-block">
            <h3>University of Pune</h3>
            <span class="education-date">2021</span>
            <h4>Bachelor of Engineering in Instrumentation and Control</h4>
            <p>
               I hold a B.E. in Instrumentation & Control, where I built a strong foundation in electronics, embedded systems, and automation. I gained expertise in sensors, control systems, signal processing, and hardware design, which enhanced my understanding of VLSI, FPGA, and SoC architectures. 
        </div>
        <!-- End .education-block -->
    </div>
    <!-- End #education -->

    <div id="projects" class="background-alt">
        <h2 class="heading">Projects</h2>
        <div class="container">
            <div class="row">
                <div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->					                  
                    <div class="project-info">
                        <h3>Physical Design Implementation on 7nm</h3>
                        <p>
                            I worked on a 7nm physical design with 135 macros, targeting a 1GHz operating frequency and 1.2 million gates. My responsibilities included floorplanning, placement, clock tree synthesis (CTS), routing, and physical verification using Cadence Innovus. To meet design specifications, I performed multiple iterations to resolve timing closure challenges, ensuring optimal performance. Additionally, I conducted signoff checks, including physical verification and timing analysis, while addressing DRV and DRC violations. To achieve optimal timing, I analyzed and fixed setup and hold violations, ensuring the design met all required constraints.                        
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Timing Analysis and ECO on 14nm</h3>
                        <p>
                            I worked on a 14nm design with 7 macros, 1.4 million instances, 16 metal layers, 24 functional clocks, and 18 scan clocks, operating at 1GHz. My primary focus was timing analysis, optimization, and ECO implementation using Cadence PrimeTime (PT), Star-RC, and Tweaker. I analyzed timing reports and explored PT shell commands for in-depth timing analysis, identifying various timing violations and optimizing data path delays. To resolve issues, I generated and applied Engineering Change Orders (ECOs) using Tweaker, ensuring efficient timing fixes. Additionally, I addressed setup and hold violations through cell sizing and swapping strategies, improving overall design performance.                        </p>
                        
                    </div>
                    <!-- End .project-info -->
                </div>
				<!-- End .project -->
				<div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>TSPC Flip-Flop Integration & Timing Analysis</h3>
                        <p>
                            I worked on TSPC flip-flop integration and timing optimization to enhance high-speed operation, reduce power consumption, and enable single-phase clocking in a digital design. Using Cadence Genus, Innovus, Tempus, and Virtuoso, I replaced conventional D flip-flops with TSPC flip-flops, improving overall design efficiency. I conducted synthesis, timing analysis, and optimization, ensuring the design met performance targets. Additionally, I characterized TSPC cells in Virtuoso and integrated them into Innovus while performing setup timing checks, DRV analysis, and resolving max transition and max capacitance violations. During the process, I tackled glitches caused by timing conflicts through transistor sizing and drive strength adjustments. To further refine the design, I addressed simulation and timing analysis challenges using Tempus and SPICE simulations, ensuring robust functionality and improved performance.                      </p>
                        
                    </div>
                    <!-- End .project-info -->
                </div>
				<!-- End .project -->
				<div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>TGPU Design and Implementation</h3>
                        <p>
                           I worked on a minimal GPU architecture in Verilog, exploring programming, memory management, and parallelization while integrating the Physical Design (PD) flow, constraint definition, and timing analysis. Using Verilog, Cadence Genus, Innovus, and PrimeTime, I implemented GPU compute cores, memory controllers, and a dispatcher, optimizing SIMD parallelism. I developed and simulated matrix operations, analyzed execution traces, and explored RISC-V concepts for ML accelerators. The PD flow included RTL synthesis, floorplanning, placement, CTS, routing, and timing closure, achieving 2ps slack reduction. I resolved library integration issues, optimized constraints, and ensured functional correctness. The final design had ~500K cells, 8 macros, and a 100MHz operating frequency.                     
                    </div>
                    <!-- End .project-info -->
                </div>
				<!-- End .project -->
            </div>
        </div>
    </div>
    <!-- End #projects -->

    <div id="skills">
        <h2 class="heading">Skills</h2>
        <ul>
			<li>Floorplanning</li>
                <li>Placement</li>
                <li>Clock Tree Synthesis (CTS)</li>
                <li>Routing</li>
                <li>Static Timing Analysis (STA)</li>
                <li>Timing Closure</li>
                <li>Setup and Hold Fixes</li>
                <li>ECO Implementation</li>
                <li>Physical Verification</li>
                <li>DRC and LVS Debugging</li>
                <li>IR Drop Analysis</li>
                <li>EM Analysis</li>
                <li>Noise Analysis</li>
                <li>Multi-Voltage Design</li>
                <li>Power Grid Implementation</li>
                <li>Decap Placement</li>
                <li>Signal Integrity</li>
                <li>RDL Routing</li>
                <li>Bump Placement</li>
                <li>Shadow Partition Execution</li>
                <li>Constraints Definition</li>
                <li>Clock Skew Optimization</li>
                <li>Logic Equivalence Checks</li>
                <li>CTS Debugging</li>
                <li>Design Rule Fixes (DRV)</li>
                <li>SDC Constraint Optimization</li>
                <li>Hold Time Optimization</li>
                <li>Cell Sizing and Swapping</li>
                <li>Delay Analysis</li>
                <li>LEF/DEF Handling</li>
                <li>Scripting (TCL, Shell, Python)</li>
                <li>Cadence Innovus</li>
                <li>PrimeTime (PT)</li>
                <li>Star-RC Extraction</li>
                <li>Tweaker ECO</li>
        </ul>
    </div>
    <!-- End #skills -->

    <div id="contact">
    <h2>Get in Touch</h2>
    <div id="contact-info">
        <p><strong>Email:</strong> suyashgadhave@gmail.com</p>
        <p><strong>Phone:</strong> +91 8379923696</p> 
    </div>
</div>

    <footer>
        <div class="container">
            <div class="row">
                <div class="col-sm-5 copyright">
                    <p>
                        Copyright &copy; <span id="current-year">2025</span> SUYASH G.						
                    </p>
                </div>
                <div class="col-sm-2 top">
                    <span id="to-top">
                        <i class="fa fa-chevron-up" aria-hidden="true"></i>
                    </span>
                </div>
                <div class="col-sm-5 social">
                    <ul>
                        <li>
							<a href="https://www.linkedin.com/in/suyashgadhave/" target="_blank">
								<i class="fa fa-linkedin" aria-hidden="true"></i>
							</a>
						</li>
						<li>
							<a href="mailto:suyash@gmail.com" target="_blank">
								<i class="fa fa-envelope" aria-hidden="true"></i>
							</a>
						</li>
                    </ul>
                </div>
            </div>
        </div>
    </footer>
    <!-- End footer -->

    <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
    <script src="js/scripts.min.js"></script>
</body>

</html>
