Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 25 19:43:05 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    147         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (147)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (287)
5. checking no_input_delay (8)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (147)
--------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (287)
--------------------------------------------------
 There are 287 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.592        0.000                      0                   49        0.205        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.592        0.000                      0                   48        0.205        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.320        0.000                      0                    1        0.674        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.371%)  route 2.377ns (75.629%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.397    MPG_instance/s_cnt_out_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.521 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.462    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.626     8.212    MPG_instance/s_en_in
    SLICE_X39Y25         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X39Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.804    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.227%)  route 2.270ns (74.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.397    MPG_instance/s_cnt_out_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.521 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.462    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.520     8.106    MPG_instance/s_en_in
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430    14.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.791    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.227%)  route 2.270ns (74.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.397    MPG_instance/s_cnt_out_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.521 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.462    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.520     8.106    MPG_instance/s_en_in
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430    14.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.791    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.227%)  route 2.270ns (74.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.397    MPG_instance/s_cnt_out_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.521 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.462    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.520     8.106    MPG_instance/s_en_in
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430    14.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.827    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.227%)  route 2.270ns (74.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.397    MPG_instance/s_cnt_out_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.521 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.462    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.520     8.106    MPG_instance/s_en_in
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430    14.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.827    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.732ns (72.281%)  route 0.664ns (27.719%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.664     6.248    MPG_instance/s_cnt_out_reg[1]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.905 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.905    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.022    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.462 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.462    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_6
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433    14.774    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.109    15.123    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.724ns (72.188%)  route 0.664ns (27.812%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.664     6.248    MPG_instance/s_cnt_out_reg[1]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.905 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.905    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.022    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.454 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.454    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433    14.774    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.109    15.123    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.648ns (71.274%)  route 0.664ns (28.726%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.664     6.248    MPG_instance/s_cnt_out_reg[1]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.905 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.905    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.022    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.378 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.378    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_5
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433    14.774    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.109    15.123    MPG_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 1.628ns (71.023%)  route 0.664ns (28.977%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.664     6.248    MPG_instance/s_cnt_out_reg[1]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.905 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.905    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.022    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.358 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.358    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_7
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433    14.774    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[12]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.109    15.123    MPG_instance/s_cnt_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554     5.075    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.541     6.134    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.791 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.348    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433    14.774    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)        0.109    15.122    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.551     1.434    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  MPG_instance/s_dff1_out_reg[2]/Q
                         net (fo=1, routed)           0.112     1.710    MPG_instance/s_dff1_out[2]
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.816     1.943    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059     1.505    MPG_instance/s_dff2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.551     1.434    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  MPG_instance/s_dff1_out_reg[3]/Q
                         net (fo=1, routed)           0.112     1.710    MPG_instance/s_dff1_out[3]
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.816     1.943    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.052     1.498    MPG_instance/s_dff2_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.551     1.434    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_instance/s_dff1_out_reg[4]/Q
                         net (fo=1, routed)           0.177     1.752    MPG_instance/s_dff1_out[4]
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.066     1.532    MPG_instance/s_dff2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.188%)  route 0.191ns (53.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  MPG_instance/s_dff2_out_reg[2]/Q
                         net (fo=3, routed)           0.191     1.788    MPG_instance/s_dff2_out[2]
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.072     1.538    MPG_instance/s_dff3_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.555     1.438    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  SSD_instance/s_cnt_out_reg[2]/Q
                         net (fo=1, routed)           0.114     1.717    SSD_instance/s_cnt_out_reg_n_0_[2]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  SSD_instance/s_cnt_out_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    SSD_instance/s_cnt_out_reg[0]_i_1_n_5
    SLICE_X42Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.823     1.950    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134     1.572    SSD_instance/s_cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.468%)  route 0.199ns (58.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=3, routed)           0.199     1.773    MPG_instance/s_dff2_out[4]
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.075     1.508    MPG_instance/s_dff3_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  MPG_instance/s_cnt_out_reg[2]/Q
                         net (fo=2, routed)           0.125     1.723    MPG_instance/s_cnt_out_reg[2]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.833    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_5
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.816     1.943    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[2]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.134     1.567    MPG_instance/s_cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_cnt_out_reg[14]/Q
                         net (fo=2, routed)           0.125     1.726    MPG_instance/s_cnt_out_reg[14]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.836    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_5
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.134     1.570    MPG_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.127     1.727    MPG_instance/s_cnt_out_reg[10]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.837    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_5
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.134     1.570    MPG_instance/s_cnt_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.128     1.728    SSD_instance/p_0_in[0]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    SSD_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.570    SSD_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y25   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y28   MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.773ns (35.061%)  route 1.432ns (64.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.478     5.544 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=5, routed)           0.830     6.375    MPG_instance/Q[0]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.295     6.670 f  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.601     7.271    clkdiv_instance/reset
    SLICE_X40Y25         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430    14.771    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X40Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.247ns (40.190%)  route 0.368ns (59.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.123     1.704    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.099     1.803 f  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.244     2.048    clkdiv_instance/reset
    SLICE_X40Y25         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.674    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.887ns  (logic 1.463ns (6.684%)  route 20.424ns (93.316%))
  Logic Levels:           7  (FDCE=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.562    16.018    sel[2]
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.142 r  g1_b8__84/O
                         net (fo=4, routed)           1.444    17.586    g1_b8__84_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I3_O)        0.124    17.710 r  Color[6]_i_74/O
                         net (fo=1, routed)           0.000    17.710    Color[6]_i_74_n_0
    SLICE_X14Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    17.924 r  Color_reg[6]_i_35/O
                         net (fo=1, routed)           0.952    18.875    Color_reg[6]_i_35_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.297    19.172 r  Color[6]_i_12/O
                         net (fo=1, routed)           1.220    20.393    Color[6]_i_12_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.517 r  Color[6]_i_4/O
                         net (fo=1, routed)           1.246    21.763    Color[6]_i_4_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I3_O)        0.124    21.887 r  Color[6]_i_1/O
                         net (fo=1, routed)           0.000    21.887    farm[0,0][6]
    SLICE_X6Y31          FDRE                                         r  Color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.549ns  (logic 1.463ns (6.789%)  route 20.086ns (93.211%))
  Logic Levels:           7  (FDCE=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.607    16.063    sel[2]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.187 r  g1_b7__79/O
                         net (fo=4, routed)           0.977    17.164    g1_b7__79_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.124    17.288 r  Color[5]_i_34/O
                         net (fo=1, routed)           0.000    17.288    Color[5]_i_34_n_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    17.500 r  Color_reg[5]_i_17/O
                         net (fo=1, routed)           1.272    18.772    Color_reg[5]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.299    19.071 r  Color[5]_i_8/O
                         net (fo=1, routed)           0.979    20.050    Color[5]_i_8_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.174 r  Color[5]_i_4/O
                         net (fo=1, routed)           1.250    21.425    Color[5]_i_4_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I3_O)        0.124    21.549 r  Color[5]_i_1/O
                         net (fo=1, routed)           0.000    21.549    farm[0,0][5]
    SLICE_X6Y31          FDRE                                         r  Color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.080ns  (logic 1.836ns (8.710%)  route 19.244ns (91.290%))
  Logic Levels:           8  (FDCE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.607    16.063    sel[2]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.187 r  g1_b7__79/O
                         net (fo=4, routed)           0.808    16.995    g1_b7__79_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124    17.119 r  Color[10]_i_126/O
                         net (fo=1, routed)           0.000    17.119    Color[10]_i_126_n_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    17.331 r  Color_reg[10]_i_74/O
                         net (fo=1, routed)           1.423    18.754    Color_reg[10]_i_74_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.299    19.053 r  Color[10]_i_38/O
                         net (fo=1, routed)           0.000    19.053    Color[10]_i_38_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    19.267 r  Color_reg[10]_i_14/O
                         net (fo=1, routed)           0.000    19.267    Color_reg[10]_i_14_n_0
    SLICE_X14Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    19.355 r  Color_reg[10]_i_4/O
                         net (fo=1, routed)           1.406    20.761    Color_reg[10]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I3_O)        0.319    21.080 r  Color[10]_i_1/O
                         net (fo=1, routed)           0.000    21.080    farm[0,0][10]
    SLICE_X7Y30          FDRE                                         r  Color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.985ns  (logic 1.458ns (6.948%)  route 19.527ns (93.052%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.607    16.063    sel[2]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.187 r  g1_b7__79/O
                         net (fo=4, routed)           1.284    17.470    g1_b7__79_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.124    17.594 r  Color[9]_i_49/O
                         net (fo=1, routed)           0.000    17.594    Color[9]_i_49_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    17.803 r  Color_reg[9]_i_19/O
                         net (fo=1, routed)           0.870    18.673    Color_reg[9]_i_19_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.297    18.970 r  Color[9]_i_8/O
                         net (fo=1, routed)           0.948    19.919    Color[9]_i_8_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124    20.043 r  Color[9]_i_4/O
                         net (fo=1, routed)           0.819    20.861    Color[9]_i_4_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I3_O)        0.124    20.985 r  Color[9]_i_1/O
                         net (fo=1, routed)           0.000    20.985    farm[0,0][9]
    SLICE_X7Y31          FDRE                                         r  Color_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.850ns  (logic 1.701ns (8.158%)  route 19.149ns (91.842%))
  Logic Levels:           7  (FDCE=1 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.047    15.503    sel[2]
    SLICE_X31Y30         LUT5 (Prop_lut5_I1_O)        0.154    15.657 r  g1_b2__28/O
                         net (fo=1, routed)           0.941    16.599    g1_b2__28_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I3_O)        0.327    16.926 r  Color[3]_i_77/O
                         net (fo=1, routed)           0.000    16.926    Color[3]_i_77_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    17.143 r  Color_reg[3]_i_35/O
                         net (fo=1, routed)           0.832    17.975    Color_reg[3]_i_35_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.299    18.274 r  Color[3]_i_12/O
                         net (fo=1, routed)           1.311    19.585    Color[3]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.709 r  Color[3]_i_3/O
                         net (fo=2, routed)           1.017    20.726    Color[3]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    20.850 r  Color[3]_i_1/O
                         net (fo=1, routed)           0.000    20.850    farm[0,0][3]
    SLICE_X5Y28          FDRE                                         r  Color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.849ns  (logic 1.463ns (7.017%)  route 19.386ns (92.983%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.252    15.708    sel[2]
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.832 r  g0_b7__30/O
                         net (fo=3, routed)           0.831    16.663    g0_b7__30_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I1_O)        0.124    16.787 r  Color[1]_i_57/O
                         net (fo=1, routed)           0.000    16.787    Color[1]_i_57_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    17.001 r  Color_reg[1]_i_22/O
                         net (fo=1, routed)           0.800    17.801    Color_reg[1]_i_22_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.297    18.098 r  Color[1]_i_7/O
                         net (fo=1, routed)           1.416    19.514    Color[1]_i_7_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    19.638 r  Color[1]_i_2/O
                         net (fo=1, routed)           1.088    20.725    Color[1]_i_2_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    20.849 r  Color[1]_i_1/O
                         net (fo=1, routed)           0.000    20.849    farm[0,0][1]
    SLICE_X6Y28          FDRE                                         r  Color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.845ns  (logic 1.701ns (8.160%)  route 19.144ns (91.840%))
  Logic Levels:           7  (FDCE=1 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[4]/Q
                         net (fo=1495, routed)       15.047    15.503    sel[2]
    SLICE_X31Y30         LUT5 (Prop_lut5_I1_O)        0.154    15.657 r  g1_b2__28/O
                         net (fo=1, routed)           0.941    16.599    g1_b2__28_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I3_O)        0.327    16.926 r  Color[3]_i_77/O
                         net (fo=1, routed)           0.000    16.926    Color[3]_i_77_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    17.143 r  Color_reg[3]_i_35/O
                         net (fo=1, routed)           0.832    17.975    Color_reg[3]_i_35_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.299    18.274 r  Color[3]_i_12/O
                         net (fo=1, routed)           1.311    19.585    Color[3]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.709 r  Color[3]_i_3/O
                         net (fo=2, routed)           1.012    20.721    Color[3]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    20.845 r  Color[2]_i_1/O
                         net (fo=1, routed)           0.000    20.845    farm[0,0][2]
    SLICE_X5Y28          FDRE                                         r  Color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.423ns  (logic 1.840ns (9.009%)  route 18.583ns (90.991%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[3]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[3]/Q
                         net (fo=1469, routed)       13.339    13.795    sel[1]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.919 r  g0_b6__21/O
                         net (fo=3, routed)           1.427    15.346    g0_b6__21_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.470 r  Color[7]_i_80/O
                         net (fo=1, routed)           0.000    15.470    Color[7]_i_80_n_0
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I0_O)      0.241    15.711 r  Color_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    15.711    Color_reg[7]_i_48_n_0
    SLICE_X14Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    15.809 r  Color_reg[7]_i_20/O
                         net (fo=1, routed)           1.224    17.033    Color_reg[7]_i_20_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.319    17.352 r  Color[7]_i_8/O
                         net (fo=2, routed)           1.563    18.915    Color[7]_i_8_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.150    19.065 r  Color[7]_i_3/O
                         net (fo=1, routed)           1.030    20.095    Color[7]_i_3_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I2_O)        0.328    20.423 r  Color[7]_i_1/O
                         net (fo=1, routed)           0.000    20.423    farm[0,0][7]
    SLICE_X6Y29          FDRE                                         r  Color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.233ns  (logic 1.610ns (7.957%)  route 18.623ns (92.043%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[3]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[3]/Q
                         net (fo=1469, routed)       13.339    13.795    sel[1]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.919 r  g0_b6__21/O
                         net (fo=3, routed)           1.427    15.346    g0_b6__21_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.470 r  Color[7]_i_80/O
                         net (fo=1, routed)           0.000    15.470    Color[7]_i_80_n_0
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I0_O)      0.241    15.711 r  Color_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    15.711    Color_reg[7]_i_48_n_0
    SLICE_X14Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    15.809 r  Color_reg[7]_i_20/O
                         net (fo=1, routed)           1.224    17.033    Color_reg[7]_i_20_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.319    17.352 r  Color[7]_i_8/O
                         net (fo=2, routed)           1.563    18.915    Color[7]_i_8_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.124    19.039 r  Color[4]_i_4/O
                         net (fo=1, routed)           1.071    20.109    Color[4]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I3_O)        0.124    20.233 r  Color[4]_i_1/O
                         net (fo=1, routed)           0.000    20.233    farm[0,0][4]
    SLICE_X7Y30          FDRE                                         r  Color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.931ns  (logic 1.868ns (9.373%)  route 18.063ns (90.627%))
  Logic Levels:           8  (FDCE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[4]/Q
                         net (fo=1495, routed)       14.628    15.084    sel[2]
    SLICE_X29Y30         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  g1_b5__25/O
                         net (fo=2, routed)           1.094    16.302    g1_b5__25_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.426 r  Color[8]_i_73/O
                         net (fo=1, routed)           0.000    16.426    Color[8]_i_73_n_0
    SLICE_X28Y30         MUXF7 (Prop_muxf7_I0_O)      0.238    16.664 r  Color_reg[8]_i_38/O
                         net (fo=1, routed)           0.000    16.664    Color_reg[8]_i_38_n_0
    SLICE_X28Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    16.768 r  Color_reg[8]_i_22/O
                         net (fo=1, routed)           1.508    18.276    Color_reg[8]_i_22_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.316    18.592 r  Color[8]_i_10/O
                         net (fo=1, routed)           0.000    18.592    Color[8]_i_10_n_0
    SLICE_X12Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.801 r  Color_reg[8]_i_4/O
                         net (fo=1, routed)           0.833    19.634    Color_reg[8]_i_4_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I3_O)        0.297    19.931 r  Color[8]_i_1/O
                         net (fo=1, routed)           0.000    19.931    farm[0,0][8]
    SLICE_X6Y31          FDRE                                         r  Color_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Color_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  Color_reg[11]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Color_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    Color_reg_n_0_[11]
    SLICE_X6Y30          LUT4 (Prop_lut4_I1_O)        0.048     0.276 r  R[3]_i_3/O
                         net (fo=1, routed)           0.000     0.276    R[3]_i_3_n_0
    SLICE_X6Y30          FDRE                                         r  R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_instance/clock25mh_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE                         0.000     0.000 r  clkdiv_instance/clock25mh_reg/C
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_instance/clock25mh_reg/Q
                         net (fo=2, routed)           0.109     0.250    clkdiv_instance/clock25mh
    SLICE_X36Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.295 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     0.295    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X36Y25         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.187%)  route 0.171ns (54.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=44, routed)          0.171     0.312    TCH_reg_n_0
    SLICE_X2Y26          FDCE                                         r  Vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[3,0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[3,0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE                         0.000     0.000 r  Squares_reg[3,0][1]/C
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[3,0][1]/Q
                         net (fo=3, routed)           0.132     0.273    MPG_instance/Squares_reg[3,0][1]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  MPG_instance/Squares[3,0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    MPG_instance_n_17
    SLICE_X36Y21         FDRE                                         r  Squares_reg[3,0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[3,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.383%)  route 0.133ns (41.617%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  Squares_reg[3,0][0]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[3,0][0]/Q
                         net (fo=3, routed)           0.133     0.274    MPG_instance/Squares_reg[3,0][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.319 r  MPG_instance/Squares[3,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    MPG_instance_n_18
    SLICE_X39Y22         FDRE                                         r  Squares_reg[3,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.283%)  route 0.192ns (57.717%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=44, routed)          0.192     0.333    TCH_reg_n_0
    SLICE_X2Y27          FDCE                                         r  Vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.283%)  route 0.192ns (57.717%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=44, routed)          0.192     0.333    TCH_reg_n_0
    SLICE_X2Y27          FDCE                                         r  Vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[7]_rep/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.283%)  route 0.192ns (57.717%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=44, routed)          0.192     0.333    TCH_reg_n_0
    SLICE_X3Y27          FDCE                                         r  Vcount_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[3,1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[3,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE                         0.000     0.000 r  Squares_reg[3,1][0]/C
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Squares_reg[3,1][0]/Q
                         net (fo=3, routed)           0.137     0.301    MPG_instance/Squares_reg[3,1][0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  MPG_instance/Squares[3,1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.346    MPG_instance_n_30
    SLICE_X34Y23         FDRE                                         r  Squares_reg[3,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Hcount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE                         0.000     0.000 r  Hcount_reg[8]/C
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Hcount_reg[8]/Q
                         net (fo=26, routed)          0.168     0.309    sel0[6]
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.042     0.351 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.351    Hcount[8]
    SLICE_X5Y26          FDCE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.753ns (51.161%)  route 4.538ns (48.839%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.076     6.665    SSD_instance/p_0_in[1]
    SLICE_X51Y22         LUT5 (Prop_lut5_I2_O)        0.150     6.815 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.979     7.794    SSD_instance/s_top_mux[1]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.352     8.146 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.482    10.628    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    14.361 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.361    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.768ns (51.765%)  route 4.443ns (48.235%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.310     6.898    SSD_instance/p_0_in[1]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.150     7.048 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.857     7.905    SSD_instance/s_top_mux[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.356     8.261 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.276    10.537    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    14.281 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.281    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.023ns  (logic 4.500ns (49.877%)  route 4.523ns (50.123%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.310     6.898    SSD_instance/p_0_in[1]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.150     7.048 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.893     7.941    SSD_instance/s_top_mux[0]
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.328     8.269 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.320    10.589    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.093 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.093    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.525ns (51.368%)  route 4.284ns (48.632%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.310     6.898    SSD_instance/p_0_in[1]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.150     7.048 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.857     7.905    SSD_instance/s_top_mux[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.328     8.233 r  SSD_instance/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.117    10.350    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.879 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.879    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.529ns (52.872%)  route 4.037ns (47.128%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.076     6.665    SSD_instance/p_0_in[1]
    SLICE_X51Y22         LUT5 (Prop_lut5_I2_O)        0.150     6.815 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.695     7.510    SSD_instance/s_top_mux[1]
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.326     7.836 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.265    10.101    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.636 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.636    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.505ns (55.039%)  route 3.680ns (44.961%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.076     6.665    SSD_instance/p_0_in[1]
    SLICE_X51Y22         LUT5 (Prop_lut5_I2_O)        0.150     6.815 f  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.496     7.311    SSD_instance/s_top_mux[1]
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.326     7.637 r  SSD_instance/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.107     9.744    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.255 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.255    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 4.530ns (55.506%)  route 3.631ns (44.494%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.076     6.665    SSD_instance/p_0_in[1]
    SLICE_X51Y22         LUT5 (Prop_lut5_I2_O)        0.150     6.815 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.427     7.241    SSD_instance/s_top_mux[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.326     7.567 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.128     9.695    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.231 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.231    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.145ns (52.901%)  route 3.690ns (47.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.295     6.883    SSD_instance/p_0_in[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  SSD_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.396     9.403    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.905 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.905    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 4.165ns (53.423%)  route 3.631ns (46.577%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.310     6.898    SSD_instance/p_0_in[1]
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  SSD_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.322     9.344    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.867 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.867    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 4.152ns (54.633%)  route 3.448ns (45.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.102     6.690    SSD_instance/p_0_in[0]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.814 r  SSD_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.346     9.160    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.671 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.671    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  MPG_instance/s_dff3_out_reg[3]/Q
                         net (fo=2, routed)           0.062     1.659    MPG_instance/s_dff3_out_reg_n_0_[3]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.704 r  MPG_instance/Select_CoordX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.704    MPG_instance_n_1
    SLICE_X39Y24         FDRE                                         r  Select_CoordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.231ns (62.601%)  route 0.138ns (37.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=3, routed)           0.069     1.643    MPG_instance/s_dff2_out[4]
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.688 r  MPG_instance/Select_CoordY[1]_i_2/O
                         net (fo=2, routed)           0.069     1.757    MPG_instance/MPG_out__0[4]
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    MPG_instance_n_3
    SLICE_X40Y24         FDRE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.254ns (67.204%)  route 0.124ns (32.796%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=3, routed)           0.061     1.658    MPG_instance/s_dff2_out[3]
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.703 r  MPG_instance/Select_CoordX[1]_i_2/O
                         net (fo=2, routed)           0.063     1.766    MPG_instance/MPG_out__0[3]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    MPG_instance_n_0
    SLICE_X39Y24         FDRE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prev_Type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.247ns (58.934%)  route 0.172ns (41.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.172     1.753    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.099     1.852 r  MPG_instance/Prev_Type[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    MPG_instance_n_5
    SLICE_X36Y26         FDRE                                         r  Prev_Type_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=3, routed)           0.240     1.814    MPG_instance/s_dff2_out[4]
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    MPG_instance_n_4
    SLICE_X40Y24         FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.246ns (52.435%)  route 0.223ns (47.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=5, routed)           0.223     1.804    clkdiv_instance/Q[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.098     1.902 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     1.902    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X36Y25         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prev_Type_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.246ns (51.278%)  route 0.234ns (48.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=5, routed)           0.234     1.815    MPG_instance/Q[0]
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.098     1.913 r  MPG_instance/Prev_Type[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    MPG_instance_n_7
    SLICE_X36Y26         FDRE                                         r  Prev_Type_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clock25mh_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.247ns (44.976%)  route 0.302ns (55.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.123     1.704    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.099     1.803 f  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.179     1.982    clkdiv_instance/reset
    SLICE_X37Y25         FDCE                                         f  clkdiv_instance/clock25mh_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[0,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.337ns (43.967%)  route 0.429ns (56.033%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 f  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.123     1.704    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.099     1.803 r  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.191     1.994    MPG_instance/MPG_out[0]
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.039 r  MPG_instance/Squares[0,3][0]_i_2/O
                         net (fo=1, routed)           0.116     2.155    MPG_instance/Squares[0,3][0]_i_2_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.045     2.200 r  MPG_instance/Squares[0,3][0]_i_1/O
                         net (fo=1, routed)           0.000     2.200    MPG_instance_n_45
    SLICE_X35Y26         FDRE                                         r  Squares_reg[0,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[2,3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.337ns (40.972%)  route 0.486ns (59.028%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148     1.581 f  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.123     1.704    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.099     1.803 r  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.181     1.985    MPG_instance/MPG_out[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  MPG_instance/Squares[2,3][1]_i_2/O
                         net (fo=1, routed)           0.181     2.211    MPG_instance/Squares[2,3][1]_i_2_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.045     2.256 r  MPG_instance/Squares[2,3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.256    MPG_instance_n_50
    SLICE_X35Y26         FDRE                                         r  Squares_reg[2,3][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.441ns (37.445%)  route 2.408ns (62.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.408     3.849    MPG_instance/D[0]
    SLICE_X39Y25         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428     4.769    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.452ns (40.077%)  route 2.172ns (59.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           2.172     3.624    MPG_instance/D[4]
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430     4.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.454ns (40.341%)  route 2.150ns (59.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.150     3.604    MPG_instance/D[1]
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430     4.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.451ns (40.629%)  route 2.121ns (59.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.121     3.572    MPG_instance/D[3]
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430     4.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.486ns  (logic 1.451ns (41.636%)  route 2.034ns (58.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.034     3.486    MPG_instance/D[2]
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430     4.771    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.219ns (19.231%)  route 0.921ns (80.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.921     1.141    MPG_instance/D[2]
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.219ns (19.037%)  route 0.933ns (80.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.933     1.152    MPG_instance/D[3]
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.222ns (18.934%)  route 0.950ns (81.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.950     1.172    MPG_instance/D[1]
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.221ns (18.577%)  route 0.967ns (81.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.967     1.187    MPG_instance/D[4]
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.210ns (15.881%)  route 1.110ns (84.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.110     1.319    MPG_instance/D[0]
    SLICE_X39Y25         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.816     1.943    MPG_instance/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C





