{
  "module_name": "sdma0_4_1_offset.h",
  "hash_id": "e4134f89841e899c95b87994e4ea01fbe5df47f84a61487509f4902e512e5c2f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/sdma0/sdma0_4_1_offset.h",
  "human_readable_source": " \n#ifndef _sdma0_4_1_OFFSET_HEADER\n#define _sdma0_4_1_OFFSET_HEADER\n\n\n\n\n\n#define mmSDMA0_UCODE_ADDR                                                                             0x0000\n#define mmSDMA0_UCODE_ADDR_BASE_IDX                                                                    0\n#define mmSDMA0_UCODE_DATA                                                                             0x0001\n#define mmSDMA0_UCODE_DATA_BASE_IDX                                                                    0\n#define mmSDMA0_VM_CNTL                                                                                0x0004\n#define mmSDMA0_VM_CNTL_BASE_IDX                                                                       0\n#define mmSDMA0_VM_CTX_LO                                                                              0x0005\n#define mmSDMA0_VM_CTX_LO_BASE_IDX                                                                     0\n#define mmSDMA0_VM_CTX_HI                                                                              0x0006\n#define mmSDMA0_VM_CTX_HI_BASE_IDX                                                                     0\n#define mmSDMA0_ACTIVE_FCN_ID                                                                          0x0007\n#define mmSDMA0_ACTIVE_FCN_ID_BASE_IDX                                                                 0\n#define mmSDMA0_VM_CTX_CNTL                                                                            0x0008\n#define mmSDMA0_VM_CTX_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_VIRT_RESET_REQ                                                                         0x0009\n#define mmSDMA0_VIRT_RESET_REQ_BASE_IDX                                                                0\n#define mmSDMA0_CONTEXT_REG_TYPE0                                                                      0x000b\n#define mmSDMA0_CONTEXT_REG_TYPE0_BASE_IDX                                                             0\n#define mmSDMA0_CONTEXT_REG_TYPE1                                                                      0x000c\n#define mmSDMA0_CONTEXT_REG_TYPE1_BASE_IDX                                                             0\n#define mmSDMA0_CONTEXT_REG_TYPE2                                                                      0x000d\n#define mmSDMA0_CONTEXT_REG_TYPE2_BASE_IDX                                                             0\n#define mmSDMA0_CONTEXT_REG_TYPE3                                                                      0x000e\n#define mmSDMA0_CONTEXT_REG_TYPE3_BASE_IDX                                                             0\n#define mmSDMA0_PUB_REG_TYPE0                                                                          0x000f\n#define mmSDMA0_PUB_REG_TYPE0_BASE_IDX                                                                 0\n#define mmSDMA0_PUB_REG_TYPE1                                                                          0x0010\n#define mmSDMA0_PUB_REG_TYPE1_BASE_IDX                                                                 0\n#define mmSDMA0_PUB_REG_TYPE2                                                                          0x0011\n#define mmSDMA0_PUB_REG_TYPE2_BASE_IDX                                                                 0\n#define mmSDMA0_PUB_REG_TYPE3                                                                          0x0012\n#define mmSDMA0_PUB_REG_TYPE3_BASE_IDX                                                                 0\n#define mmSDMA0_MMHUB_CNTL                                                                             0x0013\n#define mmSDMA0_MMHUB_CNTL_BASE_IDX                                                                    0\n#define mmSDMA0_CONTEXT_GROUP_BOUNDARY                                                                 0x0019\n#define mmSDMA0_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define mmSDMA0_POWER_CNTL                                                                             0x001a\n#define mmSDMA0_POWER_CNTL_BASE_IDX                                                                    0\n#define mmSDMA0_CLK_CTRL                                                                               0x001b\n#define mmSDMA0_CLK_CTRL_BASE_IDX                                                                      0\n#define mmSDMA0_CNTL                                                                                   0x001c\n#define mmSDMA0_CNTL_BASE_IDX                                                                          0\n#define mmSDMA0_CHICKEN_BITS                                                                           0x001d\n#define mmSDMA0_CHICKEN_BITS_BASE_IDX                                                                  0\n#define mmSDMA0_GB_ADDR_CONFIG                                                                         0x001e\n#define mmSDMA0_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define mmSDMA0_GB_ADDR_CONFIG_READ                                                                    0x001f\n#define mmSDMA0_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define mmSDMA0_RB_RPTR_FETCH_HI                                                                       0x0020\n#define mmSDMA0_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0021\n#define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define mmSDMA0_RB_RPTR_FETCH                                                                          0x0022\n#define mmSDMA0_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define mmSDMA0_IB_OFFSET_FETCH                                                                        0x0023\n#define mmSDMA0_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define mmSDMA0_PROGRAM                                                                                0x0024\n#define mmSDMA0_PROGRAM_BASE_IDX                                                                       0\n#define mmSDMA0_STATUS_REG                                                                             0x0025\n#define mmSDMA0_STATUS_REG_BASE_IDX                                                                    0\n#define mmSDMA0_STATUS1_REG                                                                            0x0026\n#define mmSDMA0_STATUS1_REG_BASE_IDX                                                                   0\n#define mmSDMA0_RD_BURST_CNTL                                                                          0x0027\n#define mmSDMA0_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define mmSDMA0_HBM_PAGE_CONFIG                                                                        0x0028\n#define mmSDMA0_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define mmSDMA0_UCODE_CHECKSUM                                                                         0x0029\n#define mmSDMA0_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define mmSDMA0_F32_CNTL                                                                               0x002a\n#define mmSDMA0_F32_CNTL_BASE_IDX                                                                      0\n#define mmSDMA0_FREEZE                                                                                 0x002b\n#define mmSDMA0_FREEZE_BASE_IDX                                                                        0\n#define mmSDMA0_PHASE0_QUANTUM                                                                         0x002c\n#define mmSDMA0_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA0_PHASE1_QUANTUM                                                                         0x002d\n#define mmSDMA0_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA_POWER_GATING                                                                            0x002e\n#define mmSDMA_POWER_GATING_BASE_IDX                                                                   0\n#define mmSDMA_PGFSM_CONFIG                                                                            0x002f\n#define mmSDMA_PGFSM_CONFIG_BASE_IDX                                                                   0\n#define mmSDMA_PGFSM_WRITE                                                                             0x0030\n#define mmSDMA_PGFSM_WRITE_BASE_IDX                                                                    0\n#define mmSDMA_PGFSM_READ                                                                              0x0031\n#define mmSDMA_PGFSM_READ_BASE_IDX                                                                     0\n#define mmSDMA0_EDC_CONFIG                                                                             0x0032\n#define mmSDMA0_EDC_CONFIG_BASE_IDX                                                                    0\n#define mmSDMA0_BA_THRESHOLD                                                                           0x0033\n#define mmSDMA0_BA_THRESHOLD_BASE_IDX                                                                  0\n#define mmSDMA0_ID                                                                                     0x0034\n#define mmSDMA0_ID_BASE_IDX                                                                            0\n#define mmSDMA0_VERSION                                                                                0x0035\n#define mmSDMA0_VERSION_BASE_IDX                                                                       0\n#define mmSDMA0_EDC_COUNTER                                                                            0x0036\n#define mmSDMA0_EDC_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA0_EDC_COUNTER_CLEAR                                                                      0x0037\n#define mmSDMA0_EDC_COUNTER_CLEAR_BASE_IDX                                                             0\n#define mmSDMA0_STATUS2_REG                                                                            0x0038\n#define mmSDMA0_STATUS2_REG_BASE_IDX                                                                   0\n#define mmSDMA0_ATOMIC_CNTL                                                                            0x0039\n#define mmSDMA0_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_ATOMIC_PREOP_LO                                                                        0x003a\n#define mmSDMA0_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define mmSDMA0_ATOMIC_PREOP_HI                                                                        0x003b\n#define mmSDMA0_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_CNTL                                                                             0x003c\n#define mmSDMA0_UTCL1_CNTL_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_WATERMK                                                                          0x003d\n#define mmSDMA0_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define mmSDMA0_UTCL1_RD_STATUS                                                                        0x003e\n#define mmSDMA0_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_WR_STATUS                                                                        0x003f\n#define mmSDMA0_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_INV0                                                                             0x0040\n#define mmSDMA0_UTCL1_INV0_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_INV1                                                                             0x0041\n#define mmSDMA0_UTCL1_INV1_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_INV2                                                                             0x0042\n#define mmSDMA0_UTCL1_INV2_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_RD_XNACK0                                                                        0x0043\n#define mmSDMA0_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_RD_XNACK1                                                                        0x0044\n#define mmSDMA0_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_WR_XNACK0                                                                        0x0045\n#define mmSDMA0_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_WR_XNACK1                                                                        0x0046\n#define mmSDMA0_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_TIMEOUT                                                                          0x0047\n#define mmSDMA0_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define mmSDMA0_UTCL1_PAGE                                                                             0x0048\n#define mmSDMA0_UTCL1_PAGE_BASE_IDX                                                                    0\n#define mmSDMA0_POWER_CNTL_IDLE                                                                        0x0049\n#define mmSDMA0_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define mmSDMA0_RELAX_ORDERING_LUT                                                                     0x004a\n#define mmSDMA0_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define mmSDMA0_CHICKEN_BITS_2                                                                         0x004b\n#define mmSDMA0_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define mmSDMA0_STATUS3_REG                                                                            0x004c\n#define mmSDMA0_STATUS3_REG_BASE_IDX                                                                   0\n#define mmSDMA0_PHYSICAL_ADDR_LO                                                                       0x004d\n#define mmSDMA0_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_PHYSICAL_ADDR_HI                                                                       0x004e\n#define mmSDMA0_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_ERROR_LOG                                                                              0x0050\n#define mmSDMA0_ERROR_LOG_BASE_IDX                                                                     0\n#define mmSDMA0_PUB_DUMMY_REG0                                                                         0x0051\n#define mmSDMA0_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define mmSDMA0_PUB_DUMMY_REG1                                                                         0x0052\n#define mmSDMA0_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define mmSDMA0_PUB_DUMMY_REG2                                                                         0x0053\n#define mmSDMA0_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define mmSDMA0_PUB_DUMMY_REG3                                                                         0x0054\n#define mmSDMA0_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define mmSDMA0_F32_COUNTER                                                                            0x0055\n#define mmSDMA0_F32_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA0_UNBREAKABLE                                                                            0x0056\n#define mmSDMA0_UNBREAKABLE_BASE_IDX                                                                   0\n#define mmSDMA0_PERFMON_CNTL                                                                           0x0057\n#define mmSDMA0_PERFMON_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_PERFCOUNTER0_RESULT                                                                    0x0058\n#define mmSDMA0_PERFCOUNTER0_RESULT_BASE_IDX                                                           0\n#define mmSDMA0_PERFCOUNTER1_RESULT                                                                    0x0059\n#define mmSDMA0_PERFCOUNTER1_RESULT_BASE_IDX                                                           0\n#define mmSDMA0_PERFCOUNTER_TAG_DELAY_RANGE                                                            0x005a\n#define mmSDMA0_PERFCOUNTER_TAG_DELAY_RANGE_BASE_IDX                                                   0\n#define mmSDMA0_CRD_CNTL                                                                               0x005b\n#define mmSDMA0_CRD_CNTL_BASE_IDX                                                                      0\n#define mmSDMA0_MMHUB_TRUSTLVL                                                                         0x005c\n#define mmSDMA0_MMHUB_TRUSTLVL_BASE_IDX                                                                0\n#define mmSDMA0_GPU_IOV_VIOLATION_LOG                                                                  0x005d\n#define mmSDMA0_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                         0\n#define mmSDMA0_ULV_CNTL                                                                               0x005e\n#define mmSDMA0_ULV_CNTL_BASE_IDX                                                                      0\n#define mmSDMA0_EA_DBIT_ADDR_DATA                                                                      0x0060\n#define mmSDMA0_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define mmSDMA0_EA_DBIT_ADDR_INDEX                                                                     0x0061\n#define mmSDMA0_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define mmSDMA0_GFX_RB_CNTL                                                                            0x0080\n#define mmSDMA0_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_BASE                                                                            0x0081\n#define mmSDMA0_GFX_RB_BASE_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_BASE_HI                                                                         0x0082\n#define mmSDMA0_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_RB_RPTR                                                                            0x0083\n#define mmSDMA0_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_RPTR_HI                                                                         0x0084\n#define mmSDMA0_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_RB_WPTR                                                                            0x0085\n#define mmSDMA0_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_WPTR_HI                                                                         0x0086\n#define mmSDMA0_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_RB_WPTR_POLL_CNTL                                                                  0x0087\n#define mmSDMA0_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define mmSDMA0_GFX_RB_RPTR_ADDR_HI                                                                    0x0088\n#define mmSDMA0_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define mmSDMA0_GFX_RB_RPTR_ADDR_LO                                                                    0x0089\n#define mmSDMA0_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define mmSDMA0_GFX_IB_CNTL                                                                            0x008a\n#define mmSDMA0_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_IB_RPTR                                                                            0x008b\n#define mmSDMA0_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_IB_OFFSET                                                                          0x008c\n#define mmSDMA0_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_IB_BASE_LO                                                                         0x008d\n#define mmSDMA0_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define mmSDMA0_GFX_IB_BASE_HI                                                                         0x008e\n#define mmSDMA0_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_IB_SIZE                                                                            0x008f\n#define mmSDMA0_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_SKIP_CNTL                                                                          0x0090\n#define mmSDMA0_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_CONTEXT_STATUS                                                                     0x0091\n#define mmSDMA0_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define mmSDMA0_GFX_DOORBELL                                                                           0x0092\n#define mmSDMA0_GFX_DOORBELL_BASE_IDX                                                                  0\n#define mmSDMA0_GFX_CONTEXT_CNTL                                                                       0x0093\n#define mmSDMA0_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_GFX_STATUS                                                                             0x00a8\n#define mmSDMA0_GFX_STATUS_BASE_IDX                                                                    0\n#define mmSDMA0_GFX_DOORBELL_LOG                                                                       0x00a9\n#define mmSDMA0_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define mmSDMA0_GFX_WATERMARK                                                                          0x00aa\n#define mmSDMA0_GFX_WATERMARK_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_DOORBELL_OFFSET                                                                    0x00ab\n#define mmSDMA0_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define mmSDMA0_GFX_CSA_ADDR_LO                                                                        0x00ac\n#define mmSDMA0_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define mmSDMA0_GFX_CSA_ADDR_HI                                                                        0x00ad\n#define mmSDMA0_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define mmSDMA0_GFX_IB_SUB_REMAIN                                                                      0x00af\n#define mmSDMA0_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define mmSDMA0_GFX_PREEMPT                                                                            0x00b0\n#define mmSDMA0_GFX_PREEMPT_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_DUMMY_REG                                                                          0x00b1\n#define mmSDMA0_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x00b2\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x00b3\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define mmSDMA0_GFX_RB_AQL_CNTL                                                                        0x00b4\n#define mmSDMA0_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define mmSDMA0_GFX_MINOR_PTR_UPDATE                                                                   0x00b5\n#define mmSDMA0_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define mmSDMA0_GFX_MIDCMD_DATA0                                                                       0x00c0\n#define mmSDMA0_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA1                                                                       0x00c1\n#define mmSDMA0_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA2                                                                       0x00c2\n#define mmSDMA0_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA3                                                                       0x00c3\n#define mmSDMA0_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA4                                                                       0x00c4\n#define mmSDMA0_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA5                                                                       0x00c5\n#define mmSDMA0_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA6                                                                       0x00c6\n#define mmSDMA0_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA7                                                                       0x00c7\n#define mmSDMA0_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA8                                                                       0x00c8\n#define mmSDMA0_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_CNTL                                                                        0x00c9\n#define mmSDMA0_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_CNTL                                                                           0x0140\n#define mmSDMA0_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_BASE                                                                           0x0141\n#define mmSDMA0_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_BASE_HI                                                                        0x0142\n#define mmSDMA0_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_RPTR                                                                           0x0143\n#define mmSDMA0_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_RPTR_HI                                                                        0x0144\n#define mmSDMA0_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_WPTR                                                                           0x0145\n#define mmSDMA0_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_WPTR_HI                                                                        0x0146\n#define mmSDMA0_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0147\n#define mmSDMA0_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_HI                                                                   0x0148\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_LO                                                                   0x0149\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC0_IB_CNTL                                                                           0x014a\n#define mmSDMA0_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_IB_RPTR                                                                           0x014b\n#define mmSDMA0_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_IB_OFFSET                                                                         0x014c\n#define mmSDMA0_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_IB_BASE_LO                                                                        0x014d\n#define mmSDMA0_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_IB_BASE_HI                                                                        0x014e\n#define mmSDMA0_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_IB_SIZE                                                                           0x014f\n#define mmSDMA0_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_SKIP_CNTL                                                                         0x0150\n#define mmSDMA0_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_CONTEXT_STATUS                                                                    0x0151\n#define mmSDMA0_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC0_DOORBELL                                                                          0x0152\n#define mmSDMA0_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC0_STATUS                                                                            0x0168\n#define mmSDMA0_RLC0_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC0_DOORBELL_LOG                                                                      0x0169\n#define mmSDMA0_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_WATERMARK                                                                         0x016a\n#define mmSDMA0_RLC0_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_DOORBELL_OFFSET                                                                   0x016b\n#define mmSDMA0_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC0_CSA_ADDR_LO                                                                       0x016c\n#define mmSDMA0_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_CSA_ADDR_HI                                                                       0x016d\n#define mmSDMA0_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_IB_SUB_REMAIN                                                                     0x016f\n#define mmSDMA0_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC0_PREEMPT                                                                           0x0170\n#define mmSDMA0_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_DUMMY_REG                                                                         0x0171\n#define mmSDMA0_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0172\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0173\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC0_RB_AQL_CNTL                                                                       0x0174\n#define mmSDMA0_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_MINOR_PTR_UPDATE                                                                  0x0175\n#define mmSDMA0_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC0_MIDCMD_DATA0                                                                      0x0180\n#define mmSDMA0_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA1                                                                      0x0181\n#define mmSDMA0_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA2                                                                      0x0182\n#define mmSDMA0_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA3                                                                      0x0183\n#define mmSDMA0_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA4                                                                      0x0184\n#define mmSDMA0_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA5                                                                      0x0185\n#define mmSDMA0_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA6                                                                      0x0186\n#define mmSDMA0_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA7                                                                      0x0187\n#define mmSDMA0_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA8                                                                      0x0188\n#define mmSDMA0_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_CNTL                                                                       0x0189\n#define mmSDMA0_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_RB_CNTL                                                                           0x01a0\n#define mmSDMA0_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_BASE                                                                           0x01a1\n#define mmSDMA0_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_BASE_HI                                                                        0x01a2\n#define mmSDMA0_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_RB_RPTR                                                                           0x01a3\n#define mmSDMA0_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_RPTR_HI                                                                        0x01a4\n#define mmSDMA0_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_RB_WPTR                                                                           0x01a5\n#define mmSDMA0_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_WPTR_HI                                                                        0x01a6\n#define mmSDMA0_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL                                                                 0x01a7\n#define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_HI                                                                   0x01a8\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_LO                                                                   0x01a9\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC1_IB_CNTL                                                                           0x01aa\n#define mmSDMA0_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_IB_RPTR                                                                           0x01ab\n#define mmSDMA0_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_IB_OFFSET                                                                         0x01ac\n#define mmSDMA0_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_IB_BASE_LO                                                                        0x01ad\n#define mmSDMA0_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_IB_BASE_HI                                                                        0x01ae\n#define mmSDMA0_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_IB_SIZE                                                                           0x01af\n#define mmSDMA0_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_SKIP_CNTL                                                                         0x01b0\n#define mmSDMA0_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_CONTEXT_STATUS                                                                    0x01b1\n#define mmSDMA0_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC1_DOORBELL                                                                          0x01b2\n#define mmSDMA0_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC1_STATUS                                                                            0x01c8\n#define mmSDMA0_RLC1_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC1_DOORBELL_LOG                                                                      0x01c9\n#define mmSDMA0_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_WATERMARK                                                                         0x01ca\n#define mmSDMA0_RLC1_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_DOORBELL_OFFSET                                                                   0x01cb\n#define mmSDMA0_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC1_CSA_ADDR_LO                                                                       0x01cc\n#define mmSDMA0_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_CSA_ADDR_HI                                                                       0x01cd\n#define mmSDMA0_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_IB_SUB_REMAIN                                                                     0x01cf\n#define mmSDMA0_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC1_PREEMPT                                                                           0x01d0\n#define mmSDMA0_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_DUMMY_REG                                                                         0x01d1\n#define mmSDMA0_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x01d2\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x01d3\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC1_RB_AQL_CNTL                                                                       0x01d4\n#define mmSDMA0_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_MINOR_PTR_UPDATE                                                                  0x01d5\n#define mmSDMA0_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC1_MIDCMD_DATA0                                                                      0x01e0\n#define mmSDMA0_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA1                                                                      0x01e1\n#define mmSDMA0_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA2                                                                      0x01e2\n#define mmSDMA0_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA3                                                                      0x01e3\n#define mmSDMA0_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA4                                                                      0x01e4\n#define mmSDMA0_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA5                                                                      0x01e5\n#define mmSDMA0_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA6                                                                      0x01e6\n#define mmSDMA0_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA7                                                                      0x01e7\n#define mmSDMA0_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA8                                                                      0x01e8\n#define mmSDMA0_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_CNTL                                                                       0x01e9\n#define mmSDMA0_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}