Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 22 15:38:14 2022
| Host         : CAE-44 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file T_Calculator_Display_control_sets_placed.rpt
| Design       : T_Calculator_Display
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             103 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------+-------------------------------+------------------+----------------+--------------+
|      Clock Signal     |        Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_mux_for_bcd_BUFG |                             |                               |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG  |                             |                               |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG  | bin_bcd//i__n_0             | BTNU_IBUF                     |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG  |                             | mux_divider/count[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG  | bin_bcd/bcd_buf[27]_i_1_n_0 | BTNU_IBUF                     |               12 |             28 |         2.33 |
|  CLK100MHZ_IBUF_BUFG  | bin_bcd/count[31]_i_1_n_0   | BTNU_IBUF                     |               14 |             72 |         5.14 |
+-----------------------+-----------------------------+-------------------------------+------------------+----------------+--------------+


