// Seed: 2278397990
module module_0;
  wire id_1;
  supply1 id_2 = (-1) * 1;
  assign module_1.id_2 = 0;
  assign id_2 = -1;
  assign id_2 = -1;
  wire id_4;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_5;
  assign id_3 = id_3;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  integer id_1, id_2 = 1;
  assign id_1 = id_2;
  wire id_3;
  initial @(-1'h0 & id_1) id_1 <= id_1;
endmodule
