# 8 bit binary Multiplier using sky130 PDK with OpenLane

## Verification of the Muliplier 

```
time	| A					| B					| M							 | P
0			| 0010 0100	| 0011 0101	| 0000 0111 0111 | 0100	0000 0111 0111 0100
5			| 1000 0001	| 0101 1110	| 0010 1111 0101 | 1110	0010 1111 0101 1110
10		| 0000 1001	| 1101 0110	| 0000 0111 1000 | 0110	0000 0111 1000 0110
20		| 1111 1111	| 1111 1111	| 1111 1110 0000 | 0001	1111 1110 0000 0001
```

## OpenLane Flow

Start the OpenLane workflow within a docker container. Adding the project to the designs folder. Then lets open the design with openlane

```
flow.tcl -design dvsd_8216m9 -init_design_config
```

![preparation of the design](../fig/8216m9_lane1.png)

![configuration file](../fig/8216m9_lane1.png)

To run the design with openlane

```
flow.tcl -design dvsd_8216m9
```

![Flow Completion Dialog](../fig/8216m9_lane3.png)

Viewing the syntheiszed rtl code with yosys.

```
xdot tmp/synthesis/hierarchy.dot
xdot tmp/synthesis/post_techmap.dot
```

![Hierarchy block](../fig/8216m9_lane5.png)

![synthesized block](../fig/8216m9_lane4.png)



