
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011979                       # Number of seconds simulated
sim_ticks                                 11979188190                       # Number of ticks simulated
final_tick                               577277620017                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198682                       # Simulator instruction rate (inst/s)
host_op_rate                                   253808                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277610                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344504                       # Number of bytes of host memory used
host_seconds                                 43151.15                       # Real time elapsed on the host
sim_insts                                  8573344360                       # Number of instructions simulated
sim_ops                                   10952095641                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       189056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       192896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       377216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       145664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       307328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       194176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1836672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       649344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            649344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1477                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1507                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2947                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1138                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1517                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14349                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5073                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5073                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16401779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       373982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15782038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       320556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16530002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       373982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16102594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       384667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     31489279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       427408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12159756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       384667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     25655161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       384667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16209446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153321909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       373982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       320556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       373982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       384667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       427408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       384667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       384667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2991855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54206010                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54206010                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54206010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16401779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       373982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15782038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       320556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16530002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       373982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16102594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       384667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     31489279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       427408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12159756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       384667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     25655161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       384667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16209446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              207527919                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2184553                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1954236                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175813                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1458847                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434251                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128433                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5261                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23139956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12414604                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2184553                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562684                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2768612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         577932                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        318594                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1401218                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       172281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26628341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.762251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23859729     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          426153      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          211471      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420215      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130446      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389599      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60535      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           97006      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1033187      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26628341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076045                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432157                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22854896                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       609309                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2762972                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398933                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       203294                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2216                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13862436                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5164                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398933                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22887378                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         356160                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       156892                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2734025                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        94949                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13842706                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10267                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76556                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18119246                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62695590                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62695590                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3472790                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1835                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           204633                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3466                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        89889                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13769116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12877353                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8725                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2515912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5174805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26628341                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483596                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094870                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20980301     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1765867      6.63%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1903279      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105296      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561153      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140677      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164628      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3845      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26628341                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21427     57.73%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8502     22.91%     80.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7187     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10085625     78.32%     78.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99401      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296371     17.83%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395055      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12877353                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448265                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              37116                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002882                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52428886                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16286911                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12546198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12914469                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9890                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515164                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10319                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398933                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         229329                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11948                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13770974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518123                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398627                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        68429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       186347                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12712700                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263707                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       164651                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658728                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933779                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395021                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442534                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12549006                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12546198                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7599583                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16458091                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436738                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461754                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2534993                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174535                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26229408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299411                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22054452     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633336      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056376      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       331090      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555893      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105544      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67401      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61139      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364177      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26229408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364177                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39636630                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27942152                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2098730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.872707                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.872707                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348104                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348104                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59121777                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16327481                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14754266                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2342625                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1920588                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       233405                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       958415                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          912858                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          240467                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10351                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22453258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13328757                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2342625                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1153325                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2933237                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         660250                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        679466                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1385781                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       231814                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26489157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23555920     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          318634      1.20%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          369056      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          201963      0.76%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          230398      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127625      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87397      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          225860      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1372304      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26489157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081548                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463979                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22270147                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       866271                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2908721                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23166                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        420848                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380444                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2348                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16277524                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12083                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        420848                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22305712                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         236563                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       531840                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2897570                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        96620                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16267794                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        46801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22621730                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75754551                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75754551                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19302246                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3319459                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4250                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2368                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           264723                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1554105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       844879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22229                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       186949                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16241336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4260                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15350610                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19913                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2026605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4694286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26489157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20022498     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2599492      9.81%     85.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1397843      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       969891      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       844489      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431053      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105422      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67746      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50723      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26489157                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3686     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14541     43.76%     54.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15003     45.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12852004     83.72%     83.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       239932      1.56%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1880      0.01%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1417883      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       838911      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15350610                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534360                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33230                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57243513                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18272372                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15091685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15383840                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38257                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       275522                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        17952                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        420848                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         185796                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14196                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16245621                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4969                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1554105                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       844879                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2367                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       266017                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15119052                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1330496                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231551                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169161                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2116290                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            838665                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526300                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15091964                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15091685                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8970129                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23499197                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525347                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381721                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11333822                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13905475                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2340298                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       234598                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26068309                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20388287     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2634167     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1104648      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       660396      2.53%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       460486      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       296579      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154951      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       124081      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244714      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26068309                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11333822                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13905475                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2105507                       # Number of memory references committed
system.switch_cpus1.commit.loads              1278580                       # Number of loads committed
system.switch_cpus1.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1990446                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12536008                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282898                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244714                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42069290                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32912431                       # The number of ROB writes
system.switch_cpus1.timesIdled                 346582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2237914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11333822                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13905475                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11333822                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.534632                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.534632                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68196510                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20955919                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15183530                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2184587                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1954124                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       175678                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1464065                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1434882                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          128416                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5279                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23144381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12415861                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2184587                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1563298                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2769564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         577351                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        317253                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1401371                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       172120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26631932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.521536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.762131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23862368     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          426285      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211389      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          420636      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          131006      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          390025      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60546      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96292      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1033385      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26631932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076046                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432201                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22868514                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       598713                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2763977                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2233                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        398491                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       203447                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13864992                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5112                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        398491                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22899939                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         348070                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       156832                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2735512                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        93084                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13845350                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         10333                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        74417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18122747                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62708815                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62708815                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14657585                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3465146                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1836                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          935                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           201901                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2518248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       399062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3521                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90887                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13772703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12882758                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8540                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2511569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5165590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26631932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.483734                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.094851                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20980994     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1765614      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1906216      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1106173      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       560925      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       140042      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       164787      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3887      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26631932                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          21315     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8551     23.07%     80.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7195     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10090346     78.32%     78.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99488      0.77%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2296503     17.83%     96.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       395519      3.07%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12882758                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.448454                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              37061                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002877                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52443048                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16286154                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12552741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12919819                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9789                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       514526                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10270                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        398491                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         226337                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11522                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13774560                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2518248                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       399062                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          934                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        67999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       186039                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12719615                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2264243                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       163142                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2659724                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1935026                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            395481                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.442775                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12555479                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12552741                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7603527                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16470085                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.436966                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.461657                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10006496                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11244578                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2530472                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       174403                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26233441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22055337     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1635095      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1057112      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       330640      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       556231      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       105749      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67614      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        61318      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364345      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26233441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10006496                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11244578                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2392514                       # Number of memory references committed
system.switch_cpus2.commit.loads              2003722                       # Number of loads committed
system.switch_cpus2.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1727150                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9820021                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       138366                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364345                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39644107                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27948937                       # The number of ROB writes
system.switch_cpus2.timesIdled                 515738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2095139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10006496                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11244578                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10006496                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.870842                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.870842                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348330                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348330                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59151445                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16335622                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14755964                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28727066                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2343543                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1921810                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       232794                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       957927                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          913307                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          240357                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10340                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22447925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13336668                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2343543                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1153664                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2933551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         658290                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        681858                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1385074                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       231252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26485226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23551675     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          318273      1.20%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          367991      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          201723      0.76%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          232034      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          126912      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           87354      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          227099      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1372165      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26485226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081580                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464254                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22265234                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       868262                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2908938                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23250                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        419538                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       380169                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2355                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16284492                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        12147                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        419538                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22300615                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         245555                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       524128                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2898105                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        97281                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16274738                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         23141                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        46509                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22630071                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75785914                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75785914                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19318125                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3311946                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4193                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2306                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           263732                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1553083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       845253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22299                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       185926                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16248192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15359966                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        20193                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2024556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4677096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          409                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26485226                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269496                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20013522     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2602289      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1399700      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       968263      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       846259      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       431689      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       105189      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67647      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        50668      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26485226                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3628     10.86%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14733     44.10%     54.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15045     45.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12860364     83.73%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       240147      1.56%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1881      0.01%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1417955      9.23%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       839619      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15359966                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534686                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              33406                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57258757                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18277124                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15101924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15393372                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        38730                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       273478                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        17670                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          941                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        419538                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         193755                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14375                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16252418                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1553083                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       845253                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2309                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       130782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       265567                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15129405                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1331578                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       230561                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2170941                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2117359                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            839363                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526660                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15102182                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15101924                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8978640                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23522923                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525704                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381697                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11343131                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13916829                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2335748                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3795                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       233933                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26065688                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533914                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20381688     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2635021     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1105967      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       661496      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       460531      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       296944      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       154979      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       123828      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       245234      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26065688                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11343131                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13916829                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2107188                       # Number of memory references committed
system.switch_cpus3.commit.loads              1279605                       # Number of loads committed
system.switch_cpus3.commit.membars               1894                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1992047                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12546240                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       283118                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       245234                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42072953                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32924712                       # The number of ROB writes
system.switch_cpus3.timesIdled                 346050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2241840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11343131                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13916829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11343131                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.532552                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.532552                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394859                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394859                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68243505                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20968822                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15192829                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3790                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2242888                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      2023746                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       119631                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       864228                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          800087                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          123851                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5317                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23743584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              14105998                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2242888                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       923938                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2788681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         375031                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        543563                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1364812                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       120014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27328291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24539610     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           98720      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          204540      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           85312      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          463316      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          411609      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79353      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          167141      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1278690      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27328291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078076                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491035                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23614297                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       674607                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2778449                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8716                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        252217                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       196797                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16540262                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1482                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        252217                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23638718                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         476192                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       123198                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2764056                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        73905                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16530368                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         30942                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        27352                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          184                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19414751                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     77853530                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     77853530                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17198048                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2216697                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1931                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          983                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           189710                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3898751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1970658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17915                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        96133                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16495731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15855186                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8220                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1282956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3076235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27328291                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580175                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377905                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     21699647     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1681083      6.15%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1385015      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       597909      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       758665      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       734662      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       417544      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        33016      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20750      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27328291                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          40177     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        312729     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         9033      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9949419     62.75%     62.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       138468      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3800282     23.97%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1966069     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15855186                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551925                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             361939                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022828                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59408822                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17781030                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15718620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      16217125                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28246                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       152673                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          408                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12150                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1401                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        252217                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         435441                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        20559                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16497690                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3898751                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1970658                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          984                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         14106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          408                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        69149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        70884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       140033                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15742853                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3787296                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       112333                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5753209                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2063003                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1965913                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548015                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15719235                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15718620                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8489432                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16725287                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547171                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507581                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12765408                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     15001123                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1498191                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       122029                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27076074                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554036                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377782                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     21638096     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1983141      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       930630      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       921179      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       249830      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1071118      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        80045      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        58275      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       143760      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27076074                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12765408                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      15001123                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5704578                       # Number of memory references committed
system.switch_cpus4.commit.loads              3746075                       # Number of loads committed
system.switch_cpus4.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1981393                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13339174                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       143760                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43431589                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33250892                       # The number of ROB writes
system.switch_cpus4.timesIdled                 522404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1398780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12765408                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             15001123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12765408                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.250384                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.250384                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444369                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444369                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        77823152                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18259035                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19690634                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2378400                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1946681                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       234799                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       977410                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          934534                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          244584                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10616                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22886654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13298214                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2378400                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1179118                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2775630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         642634                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        479513                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1402667                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       234995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26546633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23771003     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          129822      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          205491      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          277915      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          286352      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          241399      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          134776      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          201348      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1298527      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26546633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082793                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462916                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22657030                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       711427                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2770484                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         3142                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        404549                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       390813                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16318445                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        404549                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22719117                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         146953                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       423606                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2712199                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       140206                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16311911                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         18730                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        61287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     22762721                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     75881466                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     75881466                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     19682331                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3080390                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3934                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1998                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           420707                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1529412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       825701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         9630                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       222058                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16288669                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3946                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15450942                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2217                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1832796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4406264                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26546633                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582030                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271643                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19988998     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2710678     10.21%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1370149      5.16%     90.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      1021735      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       802170      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       326807      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       204864      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       106994      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        14238      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26546633                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3065     11.71%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9970     38.10%     49.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13135     50.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12994949     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       230870      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1934      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1400146      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       823043      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15450942                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.537853                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              26170                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001694                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     57476904                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18125485                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15215645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15477112                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        30898                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       250974                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12501                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        404549                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         115810                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13467                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16292638                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         7412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1529412                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       825701                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       136143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       132451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       268594                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15235076                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1316643                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       215866                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2139621                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2164814                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            822978                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.530339                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15215786                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15215645                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8736489                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         23543878                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.529662                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371073                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11473623                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14117799                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2174846                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3899                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       237508                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26142084                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540041                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386037                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20332429     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2888561     11.05%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1083963      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       515083      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       446069      1.71%     96.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       249851      0.96%     97.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       213686      0.82%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        99120      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       313322      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26142084                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11473623                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14117799                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2091638                       # Number of memory references committed
system.switch_cpus5.commit.loads              1278438                       # Number of loads committed
system.switch_cpus5.commit.membars               1946                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2035879                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12719828                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       290681                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       313322                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            42121329                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32989859                       # The number of ROB writes
system.switch_cpus5.timesIdled                 348898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2180438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11473623                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14117799                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11473623                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.503749                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.503749                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.399401                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.399401                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        68559872                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       21199871                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15122953                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3894                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2337825                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1911680                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       230335                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       989103                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          924092                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239956                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10170                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22708858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13257439                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2337825                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1164048                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2779504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         665578                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        392327                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1397590                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       232127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26310897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23531393     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          150205      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          239229      0.91%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          377386      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          157756      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          177371      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          186764      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          123024      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1367769      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26310897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081381                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461496                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22508417                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       594870                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2770638                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7062                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        429908                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       383240                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16189793                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        429908                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22540644                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         190770                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       310433                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2745769                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        93371                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16179955                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2092                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27655                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2771                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22459632                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75264406                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75264406                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19187914                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3271718                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4137                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2280                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           288503                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1544801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       830095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24785                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       187832                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16157857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15296965                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19002                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2040995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4538274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26310897                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581393                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273048                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19859457     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2590311      9.85%     85.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1415390      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       966086      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       901290      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       260935      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       201470      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        68703      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        47255      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26310897                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3576     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10929     38.43%     51.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13937     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12813676     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       241427      1.58%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1854      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1414936      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       825072      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15296965                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532493                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28442                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56952271                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18203201                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15051361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15325407                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        46094                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       278404                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        25202                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          984                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        429908                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         130793                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13528                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16162029                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1544801                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       830095                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2280                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       130952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265627                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15080518                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1331780                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       216447                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2156416                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2122072                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            824636                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524958                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15051618                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15051361                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8800237                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22987430                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523943                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382828                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11270585                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13814945                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2347119                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       234976                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25880989                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533787                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.387173                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20270458     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2718100     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1058154      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       569648      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       427019      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       237752      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       146375      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       131357      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       322126      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25880989                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11270585                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13814945                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2071290                       # Number of memory references committed
system.switch_cpus6.commit.loads              1266397                       # Number of loads committed
system.switch_cpus6.commit.membars               1866                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1983034                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12448351                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       280647                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       322126                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41720849                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32754072                       # The number of ROB writes
system.switch_cpus6.timesIdled                 367212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2416174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11270585                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13814945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11270585                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548854                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548854                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392333                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392333                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68009090                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20864170                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15101482                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3736                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28727071                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2348020                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1924573                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       232408                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       958752                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          913939                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          240646                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10323                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22442344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13355023                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2348020                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1154585                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2936016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         659644                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        677125                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1384785                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       230798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26479105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23543089     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          318591      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          366745      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          201692      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          231487      0.87%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          127386      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           87884      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          228671      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1373560      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26479105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081735                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464893                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22260348                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       862788                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2911308                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23398                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        421259                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       381906                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2363                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16308233                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        12096                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        421259                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22295772                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         249866                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       514449                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2900556                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        97199                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16298337                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22962                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22657237                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75890522                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75890522                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19324754                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3332442                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4188                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2302                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           264982                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1555848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       846803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22455                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       187739                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16272099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15376795                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21039                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2041790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4718107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26479105                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580714                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270459                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20004287     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2600759      9.82%     85.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1399897      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       970275      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       846798      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       433254      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       105538      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        67649      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        50648      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26479105                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3751     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14842     44.25%     55.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14947     44.56%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12873165     83.72%     83.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       240353      1.56%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1882      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1420133      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       841262      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15376795                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535272                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33540                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002181                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57287272                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18318255                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15117675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15410335                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38558                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       275793                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        18924                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          940                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        421259                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         197707                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        14496                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16276320                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1555848                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       846803                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2300                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          174                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       134192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       130892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       265084                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15146247                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1332750                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       230546                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2173773                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2119854                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            841023                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527246                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15117935                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15117675                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8984441                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23544102                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526252                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381600                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11347007                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13921662                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2354744                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3794                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       233551                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26057846                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534260                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.353523                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20372183     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2636151     10.12%     88.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1105806      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       662214      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       459989      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       297037      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       154864      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       123884      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       245718      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26057846                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11347007                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13921662                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2107934                       # Number of memory references committed
system.switch_cpus7.commit.loads              1280055                       # Number of loads committed
system.switch_cpus7.commit.membars               1894                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1992774                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12550585                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       283226                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       245718                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42088456                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32974108                       # The number of ROB writes
system.switch_cpus7.timesIdled                 345522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2247966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11347007                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13921662                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11347007                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.531687                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.531687                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394994                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394994                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68312998                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20987127                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15212796                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3788                       # number of misc regfile writes
system.l2.replacements                          14353                       # number of replacements
system.l2.tagsinuse                      32764.744069                       # Cycle average of tags in use
system.l2.total_refs                          1703836                       # Total number of references to valid blocks.
system.l2.sampled_refs                          47110                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.167183                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           418.637290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     26.030772                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    801.394733                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.611518                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    705.235221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.835632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    805.363396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.502283                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    731.376075                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.850623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1488.204541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.817527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    572.873776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.218866                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1216.098750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     27.599514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    725.234317                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3430.374199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2975.498629                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3360.889653                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2935.183354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3587.305225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2328.660888                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3500.734274                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2958.213015                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012776                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.021522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000727                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.024578                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.045416                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000940                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.017483                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000892                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.037112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.022132                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.104687                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.090805                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.102566                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.089575                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.109476                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.071065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.106834                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.090277                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999901                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4493                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4596                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4448                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4579                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         6189                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3389                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5745                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4587                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   38035                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13749                       # number of Writeback hits
system.l2.Writeback_hits::total                 13749                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   117                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4597                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         6198                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4605                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38152                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4502                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4614                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4457                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4597                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         6198                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3407                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5763                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4605                       # number of overall hits
system.l2.overall_hits::total                   38152                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1535                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1477                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1547                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1507                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2947                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2401                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1517                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14349                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1547                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1138                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1517                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14349                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1535                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1477                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1547                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1507                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2947                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1138                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2401                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1517                       # number of overall misses
system.l2.overall_misses::total                 14349                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5043101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    256486402                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5529221                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    249727066                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4677354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    256284345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5834915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    253660388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5952369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    488650296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6576985                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    190970259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5893980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    400841872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5910266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    254314792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2396353611                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5043101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    256486402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5529221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    249727066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4677354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    256284345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5834915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    253660388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5952369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    488650296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6576985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    190970259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5893980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    400841872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5910266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    254314792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2396353611                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5043101                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    256486402                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5529221                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    249727066                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4677354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    256284345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5834915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    253660388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5952369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    488650296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6576985                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    190970259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5893980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    400841872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5910266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    254314792                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2396353611                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         6086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         9136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52384                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13749                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13749                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               117                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6037                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6004                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6104                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         9145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8164                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52501                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6037                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6004                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6104                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         9145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8164                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52501                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.254645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.243208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.258048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247617                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.322570                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.251381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.294746                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273920                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.254265                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.257662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.246887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.322253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.250385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.294096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.247795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273309                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.254265                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.257662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.246887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.322253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.250385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.294096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.247795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273309                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157596.906250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167092.118567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157977.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169077.228165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155911.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165665.381383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 166711.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 168321.425348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 165343.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165812.791313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 164424.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 167812.178383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 163721.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 166947.885048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 164174.055556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 167643.237970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167004.920970                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157596.906250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167092.118567                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157977.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169077.228165                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155911.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165665.381383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 166711.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 168321.425348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 165343.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165812.791313                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 164424.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 167812.178383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 163721.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 166947.885048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 164174.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 167643.237970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167004.920970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157596.906250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167092.118567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157977.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169077.228165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155911.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165665.381383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 166711.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 168321.425348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 165343.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165812.791313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 164424.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 167812.178383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 163721.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 166947.885048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 164174.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 167643.237970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167004.920970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5073                       # number of writebacks
system.l2.writebacks::total                      5073                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2947                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2401                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14349                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14349                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3182065                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    167043417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3492097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    163683306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2931931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    166147802                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3796579                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    165888368                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3857098                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    317058089                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4247562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    124686637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3795327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    261008829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3818421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    165950673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1560588201                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3182065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    167043417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3492097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    163683306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2931931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    166147802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3796579                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    165888368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3857098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    317058089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4247562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    124686637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3795327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    261008829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3818421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    165950673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1560588201                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3182065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    167043417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3492097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    163683306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2931931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    166147802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3796579                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    165888368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3857098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    317058089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4247562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    124686637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3795327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    261008829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3818421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    165950673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1560588201                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.254645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.258048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.322570                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.251381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.294746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273920                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.254265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.257662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.246887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.322253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.250385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.294096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.247795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.254265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.257662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.246887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.322253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.250385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.294096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.247795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273309                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99439.531250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108823.072964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99774.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110821.466486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97731.033333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107400.001293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 108473.685714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110078.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 107141.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107586.728537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 106189.050000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109566.464851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 105425.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 108708.383590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 106067.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 109393.983520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108759.370061                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99439.531250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108823.072964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99774.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110821.466486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97731.033333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107400.001293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 108473.685714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110078.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 107141.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107586.728537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 106189.050000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109566.464851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 105425.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 108708.383590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 106067.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 109393.983520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108759.370061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99439.531250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108823.072964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99774.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110821.466486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97731.033333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107400.001293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 108473.685714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110078.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 107141.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107586.728537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 106189.050000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109566.464851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 105425.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 108708.383590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 106067.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 109393.983520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108759.370061                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               552.976398                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001433446                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1788274.010714                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.923640                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.052758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.043147                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843033                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.886180                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1401177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1401177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1401177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1401177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1401177                       # number of overall hits
system.cpu0.icache.overall_hits::total        1401177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6473716                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6473716                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6473716                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6473716                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6473716                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6473716                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1401218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1401218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1401218                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1401218                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1401218                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1401218                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157895.512195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157895.512195                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157895.512195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157895.512195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157895.512195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157895.512195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5494969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5494969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5494969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5494969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5494969                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5494969                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166514.212121                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166514.212121                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166514.212121                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166514.212121                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166514.212121                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166514.212121                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6037                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205151                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6293                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35150.985381                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.442187                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.557813                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720477                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279523                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072885                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          920                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          920                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459311                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459311                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20098                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20098                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20143                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20143                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20143                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20143                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2129833053                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2129833053                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3748274                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3748274                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2133581327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2133581327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2133581327                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2133581327                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479454                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009603                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009603                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008124                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105972.387949                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105972.387949                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83294.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83294.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105921.726009                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105921.726009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105921.726009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105921.726009                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          855                       # number of writebacks
system.cpu0.dcache.writebacks::total              855                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14070                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14106                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14106                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6028                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6037                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6037                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    568457670                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    568457670                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    569039699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    569039699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    569039699                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    569039699                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002435                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002435                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94302.864964                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94302.864964                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64669.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64669.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94258.687924                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94258.687924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94258.687924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94258.687924                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.955450                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076053563                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2077323.480695                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.955450                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048006                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820441                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1385736                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1385736                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1385736                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1385736                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1385736                       # number of overall hits
system.cpu1.icache.overall_hits::total        1385736                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7127539                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7127539                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7127539                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7127539                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7127539                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7127539                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1385781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1385781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1385781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1385781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1385781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1385781                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158389.755556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158389.755556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158389.755556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158389.755556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158389.755556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158389.755556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5998746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5998746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5998746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5998746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5998746                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5998746                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166631.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166631.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166631.833333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166631.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166631.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166631.833333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6091                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170151733                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6347                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26808.213802                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.569580                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.430420                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888944                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111056                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       972029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         972029                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       822599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        822599                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1954                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1893                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1794628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1794628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1794628                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1794628                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20737                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          269                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          269                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21006                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21006                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21006                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21006                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2506397779                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2506397779                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30862708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30862708                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2537260487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2537260487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2537260487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2537260487                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       822868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       822868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1815634                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1815634                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1815634                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1815634                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020888                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000327                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011570                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120865.977673                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120865.977673                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 114731.256506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114731.256506                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120787.417262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120787.417262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120787.417262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120787.417262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2453                       # number of writebacks
system.cpu1.dcache.writebacks::total             2453                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14664                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14664                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          251                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          251                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14915                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14915                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14915                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14915                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6073                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6091                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6091                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6091                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6091                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    569630008                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    569630008                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1175457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1175457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    570805465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    570805465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    570805465                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    570805465                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93797.136177                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93797.136177                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65303.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65303.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93712.931374                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93712.931374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93712.931374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93712.931374                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               551.658741                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001433602                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1794683.874552                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.606383                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.052358                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.041036                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.884068                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1401333                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1401333                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1401333                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1401333                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1401333                       # number of overall hits
system.cpu2.icache.overall_hits::total        1401333                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5885028                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5885028                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5885028                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5885028                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5885028                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5885028                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1401371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1401371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1401371                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1401371                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1401371                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1401371                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000027                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000027                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154869.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154869.157895                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154869.157895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154869.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154869.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154869.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5088074                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5088074                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5088074                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5088074                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5088074                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5088074                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164131.419355                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164131.419355                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164131.419355                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164131.419355                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164131.419355                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164131.419355                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6004                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               221206183                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6260                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35336.450958                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.851975                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.148025                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.722078                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.277922                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2073434                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2073434                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       386909                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386909                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          920                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          920                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          908                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2460343                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2460343                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2460343                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2460343                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20070                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20070                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20115                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20115                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20115                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20115                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2120606579                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2120606579                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3915029                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3915029                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2124521608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2124521608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2124521608                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2124521608                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2093504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2093504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       386954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       386954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2480458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2480458                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2480458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2480458                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009587                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009587                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008109                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008109                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008109                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008109                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105660.517140                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105660.517140                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87000.644444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87000.644444                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105618.772458                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105618.772458                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105618.772458                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105618.772458                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          844                       # number of writebacks
system.cpu2.dcache.writebacks::total              844                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14075                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14075                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           36                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14111                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14111                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14111                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14111                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5995                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5995                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6004                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6004                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6004                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6004                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    565870723                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    565870723                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       603527                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       603527                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    566474250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    566474250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    566474250                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    566474250                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002864                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002864                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002421                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002421                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002421                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002421                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94390.445872                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94390.445872                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67058.555556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67058.555556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94349.475350                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94349.475350                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94349.475350                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94349.475350                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.623876                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1076052857                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2077322.117761                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.623876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.047474                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819910                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1385030                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1385030                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1385030                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1385030                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1385030                       # number of overall hits
system.cpu3.icache.overall_hits::total        1385030                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7271764                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7271764                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7271764                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7271764                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7271764                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7271764                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1385074                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1385074                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1385074                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1385074                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1385074                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1385074                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165267.363636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165267.363636                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165267.363636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165267.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165267.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165267.363636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6353019                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6353019                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6353019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6353019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6353019                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6353019                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 176472.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 176472.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 176472.750000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 176472.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 176472.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 176472.750000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6104                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170152606                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6360                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26753.554403                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.568120                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.431880                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888938                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111062                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972269                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972269                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       823256                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        823256                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1928                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1928                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1895                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1895                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1795525                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1795525                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1795525                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1795525                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20871                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20871                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          265                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        21136                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         21136                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        21136                       # number of overall misses
system.cpu3.dcache.overall_misses::total        21136                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2520450437                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2520450437                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     31805195                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31805195                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2552255632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2552255632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2552255632                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2552255632                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993140                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993140                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       823521                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       823521                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1895                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1895                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1816661                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1816661                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1816661                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1816661                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021015                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021015                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011635                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011635                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011635                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011635                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 120763.280964                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120763.280964                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 120019.603774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 120019.603774                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120753.956851                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120753.956851                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120753.956851                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120753.956851                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2414                       # number of writebacks
system.cpu3.dcache.writebacks::total             2414                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14785                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14785                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          247                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        15032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        15032                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15032                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6086                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6086                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6104                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6104                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6104                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6104                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    573641638                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    573641638                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1177520                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1177520                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    574819158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    574819158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    574819158                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    574819158                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006128                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006128                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94255.937890                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94255.937890                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65417.777778                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65417.777778                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94170.897444                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94170.897444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94170.897444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94170.897444                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               571.597622                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108892081                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1911882.898276                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.009246                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.588376                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.048092                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867930                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.916022                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1364763                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1364763                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1364763                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1364763                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1364763                       # number of overall hits
system.cpu4.icache.overall_hits::total        1364763                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8342407                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8342407                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8342407                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8342407                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8342407                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8342407                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1364812                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1364812                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1364812                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1364812                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1364812                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1364812                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 170253.204082                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 170253.204082                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 170253.204082                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 170253.204082                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 170253.204082                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 170253.204082                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6627452                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6627452                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6627452                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6627452                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6627452                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6627452                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 179120.324324                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 179120.324324                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 179120.324324                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 179120.324324                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 179120.324324                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 179120.324324                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9145                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440738734                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9401                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              46882.111903                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.161643                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.838357                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434225                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565775                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3574873                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3574873                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1956542                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1956542                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          959                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          959                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          954                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5531415                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5531415                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5531415                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5531415                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32166                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32166                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32196                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32196                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32196                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32196                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3649235934                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3649235934                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2434768                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2434768                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3651670702                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3651670702                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3651670702                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3651670702                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3607039                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3607039                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1956572                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1956572                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5563611                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5563611                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5563611                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5563611                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008918                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008918                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005787                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005787                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113450.100541                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113450.100541                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81158.933333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81158.933333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113420.011865                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113420.011865                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113420.011865                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113420.011865                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2459                       # number of writebacks
system.cpu4.dcache.writebacks::total             2459                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23030                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23030                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23051                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23051                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23051                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23051                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9136                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9136                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9145                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9145                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9145                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9145                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    945980268                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    945980268                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       603969                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       603969                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    946584237                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    946584237                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    946584237                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    946584237                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001644                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001644                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103544.250000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 103544.250000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67107.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67107.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 103508.391143                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 103508.391143                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 103508.391143                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 103508.391143                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               507.022153                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1074538152                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2078410.352031                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.022153                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.051318                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.812536                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1402615                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1402615                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1402615                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1402615                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1402615                       # number of overall hits
system.cpu5.icache.overall_hits::total        1402615                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8762355                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8762355                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8762355                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8762355                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8762355                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8762355                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1402667                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1402667                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1402667                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1402667                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1402667                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1402667                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168506.826923                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168506.826923                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168506.826923                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168506.826923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168506.826923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168506.826923                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7204845                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7204845                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7204845                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7204845                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7204845                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7204845                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 171543.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 171543.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 171543.928571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 171543.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 171543.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 171543.928571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4545                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163968267                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4801                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34152.940429                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.535999                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.464001                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.865375                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.134625                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       964111                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         964111                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       809369                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        809369                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1971                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1971                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1947                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1947                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1773480                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1773480                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1773480                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1773480                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        14548                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        14548                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          103                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        14651                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         14651                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        14651                       # number of overall misses
system.cpu5.dcache.overall_misses::total        14651                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1681162963                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1681162963                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8447917                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8447917                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1689610880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1689610880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1689610880                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1689610880                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       978659                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       978659                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       809472                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       809472                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1947                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1947                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1788131                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1788131                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1788131                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1788131                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014865                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014865                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008193                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008193                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008193                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008193                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 115559.730753                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 115559.730753                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82018.611650                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82018.611650                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 115323.928742                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 115323.928742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 115323.928742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 115323.928742                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu5.dcache.writebacks::total              952                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10021                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10021                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10106                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10106                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10106                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10106                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4527                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4527                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4545                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4545                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4545                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4545                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    425777149                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    425777149                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1174315                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1174315                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    426951464                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    426951464                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    426951464                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    426951464                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002542                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002542                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94052.827259                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94052.827259                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65239.722222                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65239.722222                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93938.715952                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93938.715952                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93938.715952                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93938.715952                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.381569                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080584020                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2050444.060721                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.381569                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048688                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833945                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1397543                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1397543                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1397543                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1397543                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1397543                       # number of overall hits
system.cpu6.icache.overall_hits::total        1397543                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7927796                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7927796                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7927796                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7927796                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7927796                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7927796                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1397590                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1397590                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1397590                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1397590                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1397590                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1397590                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 168676.510638                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 168676.510638                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 168676.510638                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 168676.510638                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 168676.510638                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 168676.510638                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6317752                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6317752                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6317752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6317752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6317752                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6317752                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 170750.054054                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 170750.054054                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 170750.054054                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 170750.054054                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 170750.054054                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 170750.054054                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8164                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178893629                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8420                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21246.274228                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.825173                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.174827                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893848                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106152                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       968867                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         968867                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       801006                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        801006                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2222                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2222                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1868                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1868                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1769873                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1769873                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1769873                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1769873                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20998                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20998                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21108                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21108                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21108                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21108                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2378561700                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2378561700                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9170951                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9170951                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2387732651                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2387732651                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2387732651                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2387732651                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       989865                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       989865                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       801116                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       801116                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1868                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1868                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1790981                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1790981                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1790981                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1790981                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021213                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021213                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000137                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011786                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011786                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011786                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011786                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113275.631012                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113275.631012                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83372.281818                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83372.281818                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113119.795859                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113119.795859                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113119.795859                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113119.795859                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1309                       # number of writebacks
system.cpu6.dcache.writebacks::total             1309                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12852                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12852                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12944                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12944                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12944                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12944                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8146                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8146                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8164                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8164                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8164                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8164                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    804094096                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    804094096                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1191936                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1191936                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    805286032                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    805286032                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    805286032                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    805286032                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008229                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008229                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004558                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004558                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004558                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004558                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 98710.299042                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 98710.299042                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66218.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66218.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 98638.661440                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 98638.661440                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 98638.661440                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 98638.661440                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.300443                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1076052565                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2073319.007707                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.300443                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046956                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.819392                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1384738                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1384738                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1384738                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1384738                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1384738                       # number of overall hits
system.cpu7.icache.overall_hits::total        1384738                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7700072                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7700072                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7700072                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7700072                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7700072                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7700072                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1384785                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1384785                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1384785                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1384785                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1384785                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1384785                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 163831.319149                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 163831.319149                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 163831.319149                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 163831.319149                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 163831.319149                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 163831.319149                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6455759                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6455759                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6455759                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6455759                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6455759                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6455759                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 174479.972973                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 174479.972973                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 174479.972973                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 174479.972973                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 174479.972973                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 174479.972973                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6122                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               170154078                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6378                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26678.281279                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.572298                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.427702                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888954                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111046                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       973463                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         973463                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       823551                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        823551                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1912                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1894                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1894                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1797014                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1797014                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1797014                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1797014                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20908                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20908                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          266                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21174                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21174                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21174                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21174                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2527671912                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2527671912                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     30537825                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     30537825                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2558209737                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2558209737                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2558209737                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2558209737                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       994371                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       994371                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       823817                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       823817                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1894                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1894                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1818188                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1818188                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1818188                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1818188                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021026                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021026                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000323                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011646                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011646                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011646                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011646                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 120894.964224                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 120894.964224                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 114803.853383                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 114803.853383                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 120818.444177                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 120818.444177                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 120818.444177                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 120818.444177                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2463                       # number of writebacks
system.cpu7.dcache.writebacks::total             2463                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14804                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14804                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          248                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        15052                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        15052                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        15052                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        15052                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6104                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6104                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6122                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6122                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6122                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6122                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    575061574                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    575061574                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1194605                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1194605                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    576256179                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    576256179                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    576256179                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    576256179                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006139                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006139                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003367                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003367                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003367                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003367                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94210.611730                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94210.611730                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66366.944444                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66366.944444                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94128.745345                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94128.745345                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94128.745345                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94128.745345                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
