#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdf6d419bb0 .scope module, "IF" "IF" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
o0x7fdf6d732008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdf6d40f5a0_0 .net "clk_in", 0 0, o0x7fdf6d732008;  0 drivers
v0x7fdf6d431e50_0 .var "mem_a", 31 0;
o0x7fdf6d732068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fdf6d431ef0_0 .net "mem_din", 7 0, o0x7fdf6d732068;  0 drivers
v0x7fdf6d431fa0_0 .var "mem_dout", 7 0;
v0x7fdf6d432050_0 .var "mem_wr", 0 0;
o0x7fdf6d7320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdf6d432130_0 .net "rdy_in", 0 0, o0x7fdf6d7320f8;  0 drivers
o0x7fdf6d732128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdf6d4321d0_0 .net "rst_in", 0 0, o0x7fdf6d732128;  0 drivers
E_0x7fdf6d408350 .event posedge, v0x7fdf6d40f5a0_0;
S_0x7fdf6d422350 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 3 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0x7fdf6d4195c0 .param/l "ADDR_WIDTH" 0 3 31, +C4<00000000000000000000000000000110>;
P_0x7fdf6d419600 .param/l "DATA_WIDTH" 0 3 32, +C4<00000000000000000000000000001000>;
L_0x7fdf6d448170 .functor BUFZ 8, L_0x7fdf6d447f70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdf6d448460 .functor BUFZ 8, L_0x7fdf6d448220, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdf6d432350_0 .net *"_ivl_0", 7 0, L_0x7fdf6d447f70;  1 drivers
v0x7fdf6d432410_0 .net *"_ivl_10", 7 0, L_0x7fdf6d448300;  1 drivers
L_0x7fdf6d763050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d4324b0_0 .net *"_ivl_13", 1 0, L_0x7fdf6d763050;  1 drivers
v0x7fdf6d432540_0 .net *"_ivl_2", 7 0, L_0x7fdf6d448010;  1 drivers
L_0x7fdf6d763008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d4325f0_0 .net *"_ivl_5", 1 0, L_0x7fdf6d763008;  1 drivers
v0x7fdf6d4326e0_0 .net *"_ivl_8", 7 0, L_0x7fdf6d448220;  1 drivers
o0x7fdf6d7323c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fdf6d432790_0 .net "addr_a", 5 0, o0x7fdf6d7323c8;  0 drivers
o0x7fdf6d7323f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fdf6d432840_0 .net "addr_b", 5 0, o0x7fdf6d7323f8;  0 drivers
o0x7fdf6d732428 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdf6d4328f0_0 .net "clk", 0 0, o0x7fdf6d732428;  0 drivers
o0x7fdf6d732458 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fdf6d432a00_0 .net "din_a", 7 0, o0x7fdf6d732458;  0 drivers
v0x7fdf6d432aa0_0 .net "dout_a", 7 0, L_0x7fdf6d448170;  1 drivers
v0x7fdf6d432b50_0 .net "dout_b", 7 0, L_0x7fdf6d448460;  1 drivers
v0x7fdf6d432c00_0 .var "q_addr_a", 5 0;
v0x7fdf6d432cb0_0 .var "q_addr_b", 5 0;
v0x7fdf6d432d60 .array "ram", 0 63, 7 0;
o0x7fdf6d732548 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdf6d432e00_0 .net "we", 0 0, o0x7fdf6d732548;  0 drivers
E_0x7fdf6d432320 .event posedge, v0x7fdf6d4328f0_0;
L_0x7fdf6d447f70 .array/port v0x7fdf6d432d60, L_0x7fdf6d448010;
L_0x7fdf6d448010 .concat [ 6 2 0 0], v0x7fdf6d432c00_0, L_0x7fdf6d763008;
L_0x7fdf6d448220 .array/port v0x7fdf6d432d60, L_0x7fdf6d448300;
L_0x7fdf6d448300 .concat [ 6 2 0 0], v0x7fdf6d432cb0_0, L_0x7fdf6d763050;
S_0x7fdf6d410430 .scope module, "testbench" "testbench" 4 5;
 .timescale -9 -12;
v0x7fdf6d447e50_0 .var "clk", 0 0;
v0x7fdf6d447ee0_0 .var "rst", 0 0;
S_0x7fdf6d432f10 .scope module, "top" "riscv_top" 4 10, 5 4 0, S_0x7fdf6d410430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0x7fdf6d4330e0 .param/l "RAM_ADDR_WIDTH" 1 5 18, +C4<00000000000000000000000000010001>;
P_0x7fdf6d433120 .param/l "SIM" 0 5 6, +C4<00000000000000000000000000000001>;
P_0x7fdf6d433160 .param/l "SYS_CLK_FREQ" 1 5 16, +C4<00000101111101011110000100000000>;
P_0x7fdf6d4331a0 .param/l "UART_BAUD_RATE" 1 5 17, +C4<00000000000000011100001000000000>;
L_0x7fdf6d448510 .functor BUFZ 1, v0x7fdf6d447e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d448c20 .functor NOT 1, L_0x7fdf6d450aa0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d449110 .functor OR 1, v0x7fdf6d447c00_0, v0x7fdf6d442ec0_0, C4<0>, C4<0>;
L_0x7fdf6d450160 .functor BUFZ 1, L_0x7fdf6d450aa0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d450250 .functor BUFZ 8, L_0x7fdf6d450b40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdf6d763a70 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d450470 .functor AND 32, L_0x7fdf6d450300, L_0x7fdf6d763a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fdf6d450600 .functor BUFZ 1, L_0x7fdf6d450520, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d4509b0 .functor BUFZ 8, L_0x7fdf6d448b00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdf6d445850_0 .net "EXCLK", 0 0, v0x7fdf6d447e50_0;  1 drivers
o0x7fdf6d733b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdf6d445900_0 .net "Rx", 0 0, o0x7fdf6d733b98;  0 drivers
v0x7fdf6d4459a0_0 .net "Tx", 0 0, L_0x7fdf6d44bfa0;  1 drivers
L_0x7fdf6d7631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445a30_0 .net/2u *"_ivl_10", 0 0, L_0x7fdf6d7631b8;  1 drivers
L_0x7fdf6d763200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445ac0_0 .net/2u *"_ivl_12", 0 0, L_0x7fdf6d763200;  1 drivers
v0x7fdf6d445ba0_0 .net *"_ivl_23", 1 0, L_0x7fdf6d44fd80;  1 drivers
L_0x7fdf6d763950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445c50_0 .net/2u *"_ivl_24", 1 0, L_0x7fdf6d763950;  1 drivers
v0x7fdf6d445d00_0 .net *"_ivl_26", 0 0, L_0x7fdf6d44fea0;  1 drivers
L_0x7fdf6d763998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445da0_0 .net/2u *"_ivl_28", 0 0, L_0x7fdf6d763998;  1 drivers
L_0x7fdf6d7639e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445eb0_0 .net/2u *"_ivl_30", 0 0, L_0x7fdf6d7639e0;  1 drivers
v0x7fdf6d445f60_0 .net *"_ivl_38", 31 0, L_0x7fdf6d450300;  1 drivers
L_0x7fdf6d763a28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d446010_0 .net *"_ivl_41", 30 0, L_0x7fdf6d763a28;  1 drivers
v0x7fdf6d4460c0_0 .net/2u *"_ivl_42", 31 0, L_0x7fdf6d763a70;  1 drivers
v0x7fdf6d446170_0 .net *"_ivl_44", 31 0, L_0x7fdf6d450470;  1 drivers
v0x7fdf6d446220_0 .net *"_ivl_5", 1 0, L_0x7fdf6d448cd0;  1 drivers
L_0x7fdf6d763ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d4462d0_0 .net/2u *"_ivl_50", 0 0, L_0x7fdf6d763ab8;  1 drivers
L_0x7fdf6d763b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d446380_0 .net/2u *"_ivl_52", 0 0, L_0x7fdf6d763b00;  1 drivers
v0x7fdf6d446510_0 .net *"_ivl_56", 31 0, L_0x7fdf6d450830;  1 drivers
L_0x7fdf6d763b48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d4465a0_0 .net *"_ivl_59", 14 0, L_0x7fdf6d763b48;  1 drivers
L_0x7fdf6d763170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d446650_0 .net/2u *"_ivl_6", 1 0, L_0x7fdf6d763170;  1 drivers
v0x7fdf6d446700_0 .net *"_ivl_8", 0 0, L_0x7fdf6d448d70;  1 drivers
v0x7fdf6d4467a0_0 .net "btnC", 0 0, v0x7fdf6d447ee0_0;  1 drivers
v0x7fdf6d446840_0 .net "clk", 0 0, L_0x7fdf6d448510;  1 drivers
o0x7fdf6d732a28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdf6d4468d0_0 .net "cpu_dbgreg_dout", 31 0, o0x7fdf6d732a28;  0 drivers
v0x7fdf6d4469b0_0 .net "cpu_ram_a", 31 0, v0x7fdf6d433d40_0;  1 drivers
v0x7fdf6d446a40_0 .net "cpu_ram_din", 7 0, L_0x7fdf6d450ce0;  1 drivers
v0x7fdf6d446b10_0 .net "cpu_ram_dout", 7 0, v0x7fdf6d433ee0_0;  1 drivers
v0x7fdf6d446be0_0 .net "cpu_ram_wr", 0 0, v0x7fdf6d433f90_0;  1 drivers
v0x7fdf6d446cb0_0 .net "cpu_rdy", 0 0, L_0x7fdf6d4506f0;  1 drivers
v0x7fdf6d446d80_0 .net "cpumc_a", 31 0, L_0x7fdf6d450910;  1 drivers
v0x7fdf6d446e10_0 .net "cpumc_din", 7 0, L_0x7fdf6d450b40;  1 drivers
v0x7fdf6d446ee0_0 .net "cpumc_wr", 0 0, L_0x7fdf6d450aa0;  1 drivers
v0x7fdf6d446f70_0 .net "hci_active", 0 0, L_0x7fdf6d450520;  1 drivers
v0x7fdf6d446410_0 .net "hci_active_out", 0 0, L_0x7fdf6d44b730;  1 drivers
v0x7fdf6d447200_0 .net "hci_io_din", 7 0, L_0x7fdf6d450250;  1 drivers
v0x7fdf6d447290_0 .net "hci_io_dout", 7 0, v0x7fdf6d4433b0_0;  1 drivers
v0x7fdf6d447320_0 .net "hci_io_en", 0 0, L_0x7fdf6d44ffc0;  1 drivers
v0x7fdf6d4473b0_0 .net "hci_io_full", 0 0, L_0x7fdf6d449200;  1 drivers
v0x7fdf6d447440_0 .net "hci_io_sel", 2 0, L_0x7fdf6d44fca0;  1 drivers
v0x7fdf6d4474d0_0 .net "hci_io_wr", 0 0, L_0x7fdf6d450160;  1 drivers
v0x7fdf6d447560_0 .net "hci_ram_a", 16 0, v0x7fdf6d442f50_0;  1 drivers
v0x7fdf6d447610_0 .net "hci_ram_din", 7 0, L_0x7fdf6d4509b0;  1 drivers
v0x7fdf6d4476c0_0 .net "hci_ram_dout", 7 0, L_0x7fdf6d44fb40;  1 drivers
v0x7fdf6d447770_0 .net "hci_ram_wr", 0 0, v0x7fdf6d443aa0_0;  1 drivers
v0x7fdf6d447820_0 .net "led", 0 0, L_0x7fdf6d450600;  1 drivers
v0x7fdf6d4478b0_0 .net "program_finish", 0 0, v0x7fdf6d442ec0_0;  1 drivers
v0x7fdf6d447960_0 .var "q_hci_io_en", 0 0;
v0x7fdf6d4479f0_0 .net "ram_a", 16 0, L_0x7fdf6d449030;  1 drivers
v0x7fdf6d447ac0_0 .net "ram_dout", 7 0, L_0x7fdf6d448b00;  1 drivers
v0x7fdf6d447b50_0 .net "ram_en", 0 0, L_0x7fdf6d448e90;  1 drivers
v0x7fdf6d447c00_0 .var "rst", 0 0;
v0x7fdf6d447d90_0 .var "rst_delay", 0 0;
E_0x7fdf6d4333d0 .event posedge, v0x7fdf6d4467a0_0, v0x7fdf6d433b40_0;
L_0x7fdf6d448cd0 .part L_0x7fdf6d450910, 16, 2;
L_0x7fdf6d448d70 .cmp/eq 2, L_0x7fdf6d448cd0, L_0x7fdf6d763170;
L_0x7fdf6d448e90 .functor MUXZ 1, L_0x7fdf6d763200, L_0x7fdf6d7631b8, L_0x7fdf6d448d70, C4<>;
L_0x7fdf6d449030 .part L_0x7fdf6d450910, 0, 17;
L_0x7fdf6d44fca0 .part L_0x7fdf6d450910, 0, 3;
L_0x7fdf6d44fd80 .part L_0x7fdf6d450910, 16, 2;
L_0x7fdf6d44fea0 .cmp/eq 2, L_0x7fdf6d44fd80, L_0x7fdf6d763950;
L_0x7fdf6d44ffc0 .functor MUXZ 1, L_0x7fdf6d7639e0, L_0x7fdf6d763998, L_0x7fdf6d44fea0, C4<>;
L_0x7fdf6d450300 .concat [ 1 31 0 0], L_0x7fdf6d44b730, L_0x7fdf6d763a28;
L_0x7fdf6d450520 .part L_0x7fdf6d450470, 0, 1;
L_0x7fdf6d4506f0 .functor MUXZ 1, L_0x7fdf6d763b00, L_0x7fdf6d763ab8, L_0x7fdf6d450520, C4<>;
L_0x7fdf6d450830 .concat [ 17 15 0 0], v0x7fdf6d442f50_0, L_0x7fdf6d763b48;
L_0x7fdf6d450910 .functor MUXZ 32, v0x7fdf6d433d40_0, L_0x7fdf6d450830, L_0x7fdf6d450520, C4<>;
L_0x7fdf6d450aa0 .functor MUXZ 1, v0x7fdf6d433f90_0, v0x7fdf6d443aa0_0, L_0x7fdf6d450520, C4<>;
L_0x7fdf6d450b40 .functor MUXZ 8, v0x7fdf6d433ee0_0, L_0x7fdf6d44fb40, L_0x7fdf6d450520, C4<>;
L_0x7fdf6d450ce0 .functor MUXZ 8, L_0x7fdf6d448b00, v0x7fdf6d4433b0_0, v0x7fdf6d447960_0, C4<>;
S_0x7fdf6d433420 .scope module, "cpu0" "cpu" 5 100, 6 3 0, S_0x7fdf6d432f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
v0x7fdf6d4342f0_0 .net "clk_in", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d4343b0_0 .net "dbgreg_dout", 31 0, o0x7fdf6d732a28;  alias, 0 drivers
v0x7fdf6d434440_0 .net "io_buffer_full", 0 0, L_0x7fdf6d449200;  alias, 1 drivers
v0x7fdf6d4344d0_0 .net "mem_a", 31 0, v0x7fdf6d433d40_0;  alias, 1 drivers
v0x7fdf6d434580_0 .net "mem_din", 7 0, L_0x7fdf6d450ce0;  alias, 1 drivers
v0x7fdf6d434650_0 .net "mem_dout", 7 0, v0x7fdf6d433ee0_0;  alias, 1 drivers
v0x7fdf6d434700_0 .net "mem_wr", 0 0, v0x7fdf6d433f90_0;  alias, 1 drivers
v0x7fdf6d4347b0_0 .net "rdy_in", 0 0, L_0x7fdf6d4506f0;  alias, 1 drivers
v0x7fdf6d434860_0 .net "rst_in", 0 0, L_0x7fdf6d449110;  1 drivers
S_0x7fdf6d433720 .scope module, "MemCtrl" "MemCtrl" 6 30, 7 3 0, S_0x7fdf6d433420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rdy";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
v0x7fdf6d433a80_0 .var "address", 31 0;
v0x7fdf6d433b40_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d433be0_0 .var "data", 31 0;
v0x7fdf6d433ca0_0 .var "is_star", 0 0;
v0x7fdf6d433d40_0 .var "mem_a", 31 0;
v0x7fdf6d433e30_0 .net "mem_din", 7 0, L_0x7fdf6d450ce0;  alias, 1 drivers
v0x7fdf6d433ee0_0 .var "mem_dout", 7 0;
v0x7fdf6d433f90_0 .var "mem_wr", 0 0;
v0x7fdf6d434030_0 .net "rdy", 0 0, L_0x7fdf6d4506f0;  alias, 1 drivers
v0x7fdf6d434140_0 .net "rst", 0 0, L_0x7fdf6d449110;  alias, 1 drivers
v0x7fdf6d4341d0_0 .var "stage", 2 0;
E_0x7fdf6d4339e0/0 .event negedge, v0x7fdf6d434140_0;
E_0x7fdf6d4339e0/1 .event posedge, v0x7fdf6d433b40_0;
E_0x7fdf6d4339e0 .event/or E_0x7fdf6d4339e0/0, E_0x7fdf6d4339e0/1;
E_0x7fdf6d433a30 .event edge, v0x7fdf6d434140_0, v0x7fdf6d434030_0, v0x7fdf6d4341d0_0, v0x7fdf6d433a80_0;
S_0x7fdf6d4349f0 .scope module, "hci0" "hci" 5 117, 8 30 0, S_0x7fdf6d432f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_0x7fdf6d808800 .param/l "BAUD_RATE" 0 8 34, +C4<00000000000000011100001000000000>;
P_0x7fdf6d808840 .param/l "DBG_UART_PARITY_ERR" 1 8 72, +C4<00000000000000000000000000000000>;
P_0x7fdf6d808880 .param/l "DBG_UNKNOWN_OPCODE" 1 8 73, +C4<00000000000000000000000000000001>;
P_0x7fdf6d8088c0 .param/l "IO_IN_BUF_WIDTH" 1 8 111, +C4<00000000000000000000000000001010>;
P_0x7fdf6d808900 .param/l "OP_CPU_REG_RD" 1 8 60, C4<00000001>;
P_0x7fdf6d808940 .param/l "OP_CPU_REG_WR" 1 8 61, C4<00000010>;
P_0x7fdf6d808980 .param/l "OP_DBG_BRK" 1 8 62, C4<00000011>;
P_0x7fdf6d8089c0 .param/l "OP_DBG_RUN" 1 8 63, C4<00000100>;
P_0x7fdf6d808a00 .param/l "OP_DISABLE" 1 8 69, C4<00001011>;
P_0x7fdf6d808a40 .param/l "OP_ECHO" 1 8 59, C4<00000000>;
P_0x7fdf6d808a80 .param/l "OP_IO_IN" 1 8 64, C4<00000101>;
P_0x7fdf6d808ac0 .param/l "OP_MEM_RD" 1 8 67, C4<00001001>;
P_0x7fdf6d808b00 .param/l "OP_MEM_WR" 1 8 68, C4<00001010>;
P_0x7fdf6d808b40 .param/l "OP_QUERY_DBG_BRK" 1 8 65, C4<00000111>;
P_0x7fdf6d808b80 .param/l "OP_QUERY_ERR_CODE" 1 8 66, C4<00001000>;
P_0x7fdf6d808bc0 .param/l "RAM_ADDR_WIDTH" 0 8 33, +C4<00000000000000000000000000010001>;
P_0x7fdf6d808c00 .param/l "SYS_CLK_FREQ" 0 8 32, +C4<00000101111101011110000100000000>;
P_0x7fdf6d808c40 .param/l "S_CPU_REG_RD_STG0" 1 8 82, C4<00110>;
P_0x7fdf6d808c80 .param/l "S_CPU_REG_RD_STG1" 1 8 83, C4<00111>;
P_0x7fdf6d808cc0 .param/l "S_DECODE" 1 8 77, C4<00001>;
P_0x7fdf6d808d00 .param/l "S_DISABLE" 1 8 89, C4<10000>;
P_0x7fdf6d808d40 .param/l "S_DISABLED" 1 8 76, C4<00000>;
P_0x7fdf6d808d80 .param/l "S_ECHO_STG_0" 1 8 78, C4<00010>;
P_0x7fdf6d808dc0 .param/l "S_ECHO_STG_1" 1 8 79, C4<00011>;
P_0x7fdf6d808e00 .param/l "S_IO_IN_STG_0" 1 8 80, C4<00100>;
P_0x7fdf6d808e40 .param/l "S_IO_IN_STG_1" 1 8 81, C4<00101>;
P_0x7fdf6d808e80 .param/l "S_MEM_RD_STG_0" 1 8 85, C4<01001>;
P_0x7fdf6d808ec0 .param/l "S_MEM_RD_STG_1" 1 8 86, C4<01010>;
P_0x7fdf6d808f00 .param/l "S_MEM_WR_STG_0" 1 8 87, C4<01011>;
P_0x7fdf6d808f40 .param/l "S_MEM_WR_STG_1" 1 8 88, C4<01100>;
P_0x7fdf6d808f80 .param/l "S_QUERY_ERR_CODE" 1 8 84, C4<01000>;
L_0x7fdf6d449200 .functor BUFZ 1, L_0x7fdf6d44f710, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d44fb40 .functor BUFZ 8, L_0x7fdf6d44d7c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdf6d7633b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d4419e0_0 .net/2u *"_ivl_14", 31 0, L_0x7fdf6d7633b0;  1 drivers
v0x7fdf6d441aa0_0 .net *"_ivl_16", 31 0, L_0x7fdf6d44b150;  1 drivers
L_0x7fdf6d763908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d441b40_0 .net/2u *"_ivl_20", 4 0, L_0x7fdf6d763908;  1 drivers
v0x7fdf6d441bd0_0 .net "active", 0 0, L_0x7fdf6d44b730;  alias, 1 drivers
v0x7fdf6d441c60_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d441d30_0 .net "cpu_dbgreg_din", 31 0, o0x7fdf6d732a28;  alias, 0 drivers
v0x7fdf6d441dc0 .array "cpu_dbgreg_seg", 0 3;
v0x7fdf6d441dc0_0 .net v0x7fdf6d441dc0 0, 7 0, L_0x7fdf6d44b0b0; 1 drivers
v0x7fdf6d441dc0_1 .net v0x7fdf6d441dc0 1, 7 0, L_0x7fdf6d44b010; 1 drivers
v0x7fdf6d441dc0_2 .net v0x7fdf6d441dc0 2, 7 0, L_0x7fdf6d44aef0; 1 drivers
v0x7fdf6d441dc0_3 .net v0x7fdf6d441dc0 3, 7 0, L_0x7fdf6d44ae50; 1 drivers
v0x7fdf6d441eb0_0 .var "d_addr", 16 0;
v0x7fdf6d441f60_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7fdf6d44b1f0;  1 drivers
v0x7fdf6d442090_0 .var "d_decode_cnt", 2 0;
v0x7fdf6d442140_0 .var "d_err_code", 1 0;
v0x7fdf6d4421f0_0 .var "d_execute_cnt", 16 0;
v0x7fdf6d4422a0_0 .var "d_io_dout", 7 0;
v0x7fdf6d442350_0 .var "d_io_in_wr_data", 7 0;
v0x7fdf6d442400_0 .var "d_io_in_wr_en", 0 0;
v0x7fdf6d4424a0_0 .var "d_program_finish", 0 0;
v0x7fdf6d442540_0 .var "d_state", 4 0;
v0x7fdf6d4426d0_0 .var "d_tx_data", 7 0;
v0x7fdf6d442760_0 .var "d_wr_en", 0 0;
v0x7fdf6d442800_0 .net "io_din", 7 0, L_0x7fdf6d450250;  alias, 1 drivers
v0x7fdf6d4428b0_0 .net "io_dout", 7 0, v0x7fdf6d4433b0_0;  alias, 1 drivers
v0x7fdf6d442960_0 .net "io_en", 0 0, L_0x7fdf6d44ffc0;  alias, 1 drivers
v0x7fdf6d442a00_0 .net "io_full", 0 0, L_0x7fdf6d449200;  alias, 1 drivers
v0x7fdf6d442ab0_0 .net "io_in_empty", 0 0, L_0x7fdf6d44ad40;  1 drivers
v0x7fdf6d442b40_0 .net "io_in_full", 0 0, L_0x7fdf6d44acd0;  1 drivers
v0x7fdf6d442bd0_0 .net "io_in_rd_data", 7 0, L_0x7fdf6d44a800;  1 drivers
v0x7fdf6d442c60_0 .var "io_in_rd_en", 0 0;
v0x7fdf6d442cf0_0 .net "io_sel", 2 0, L_0x7fdf6d44fca0;  alias, 1 drivers
v0x7fdf6d442d80_0 .net "io_wr", 0 0, L_0x7fdf6d450160;  alias, 1 drivers
v0x7fdf6d442e10_0 .net "parity_err", 0 0, L_0x7fdf6d44b350;  1 drivers
v0x7fdf6d442ec0_0 .var "program_finish", 0 0;
v0x7fdf6d442f50_0 .var "q_addr", 16 0;
v0x7fdf6d442ff0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7fdf6d4425f0_0 .var "q_decode_cnt", 2 0;
v0x7fdf6d443280_0 .var "q_err_code", 1 0;
v0x7fdf6d443310_0 .var "q_execute_cnt", 16 0;
v0x7fdf6d4433b0_0 .var "q_io_dout", 7 0;
v0x7fdf6d443460_0 .var "q_io_en", 0 0;
v0x7fdf6d443500_0 .var "q_io_in_wr_data", 7 0;
v0x7fdf6d4435c0_0 .var "q_io_in_wr_en", 0 0;
v0x7fdf6d443670_0 .var "q_state", 4 0;
v0x7fdf6d443700_0 .var "q_tx_data", 7 0;
v0x7fdf6d4437e0_0 .var "q_wr_en", 0 0;
v0x7fdf6d4438b0_0 .net "ram_a", 16 0, v0x7fdf6d442f50_0;  alias, 1 drivers
v0x7fdf6d443940_0 .net "ram_din", 7 0, L_0x7fdf6d4509b0;  alias, 1 drivers
v0x7fdf6d4439f0_0 .net "ram_dout", 7 0, L_0x7fdf6d44fb40;  alias, 1 drivers
v0x7fdf6d443aa0_0 .var "ram_wr", 0 0;
v0x7fdf6d443b40_0 .net "rd_data", 7 0, L_0x7fdf6d44d7c0;  1 drivers
v0x7fdf6d443c20_0 .var "rd_en", 0 0;
v0x7fdf6d443cf0_0 .net "rst", 0 0, v0x7fdf6d447c00_0;  1 drivers
v0x7fdf6d443d80_0 .net "rx", 0 0, o0x7fdf6d733b98;  alias, 0 drivers
v0x7fdf6d443e50_0 .net "rx_empty", 0 0, L_0x7fdf6d44dcc0;  1 drivers
v0x7fdf6d443f20_0 .net "tx", 0 0, L_0x7fdf6d44bfa0;  alias, 1 drivers
v0x7fdf6d443fb0_0 .net "tx_full", 0 0, L_0x7fdf6d44f710;  1 drivers
E_0x7fdf6d4357c0/0 .event edge, v0x7fdf6d443670_0, v0x7fdf6d4425f0_0, v0x7fdf6d443310_0, v0x7fdf6d442f50_0;
E_0x7fdf6d4357c0/1 .event edge, v0x7fdf6d443280_0, v0x7fdf6d440d90_0, v0x7fdf6d443460_0, v0x7fdf6d442960_0;
E_0x7fdf6d4357c0/2 .event edge, v0x7fdf6d442d80_0, v0x7fdf6d442cf0_0, v0x7fdf6d440130_0, v0x7fdf6d442800_0;
E_0x7fdf6d4357c0/3 .event edge, v0x7fdf6d4371a0_0, v0x7fdf6d43c580_0, v0x7fdf6d437240_0, v0x7fdf6d43cb10_0;
E_0x7fdf6d4357c0/4 .event edge, v0x7fdf6d4421f0_0, v0x7fdf6d441dc0_0, v0x7fdf6d441dc0_1, v0x7fdf6d441dc0_2;
E_0x7fdf6d4357c0/5 .event edge, v0x7fdf6d441dc0_3, v0x7fdf6d443940_0;
E_0x7fdf6d4357c0 .event/or E_0x7fdf6d4357c0/0, E_0x7fdf6d4357c0/1, E_0x7fdf6d4357c0/2, E_0x7fdf6d4357c0/3, E_0x7fdf6d4357c0/4, E_0x7fdf6d4357c0/5;
E_0x7fdf6d4358b0/0 .event edge, v0x7fdf6d442960_0, v0x7fdf6d442d80_0, v0x7fdf6d442cf0_0, v0x7fdf6d437730_0;
E_0x7fdf6d4358b0/1 .event edge, v0x7fdf6d442ff0_0;
E_0x7fdf6d4358b0 .event/or E_0x7fdf6d4358b0/0, E_0x7fdf6d4358b0/1;
L_0x7fdf6d44ae50 .part o0x7fdf6d732a28, 24, 8;
L_0x7fdf6d44aef0 .part o0x7fdf6d732a28, 16, 8;
L_0x7fdf6d44b010 .part o0x7fdf6d732a28, 8, 8;
L_0x7fdf6d44b0b0 .part o0x7fdf6d732a28, 0, 8;
L_0x7fdf6d44b150 .arith/sum 32, v0x7fdf6d442ff0_0, L_0x7fdf6d7633b0;
L_0x7fdf6d44b1f0 .functor MUXZ 32, L_0x7fdf6d44b150, v0x7fdf6d442ff0_0, L_0x7fdf6d44b730, C4<>;
L_0x7fdf6d44b730 .cmp/ne 5, v0x7fdf6d443670_0, L_0x7fdf6d763908;
S_0x7fdf6d435910 .scope module, "io_in_fifo" "fifo" 8 123, 9 27 0, S_0x7fdf6d4349f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7fdf6d435ae0 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x7fdf6d435b20 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x7fdf6d449310 .functor AND 1, v0x7fdf6d442c60_0, L_0x7fdf6d449270, C4<1>, C4<1>;
L_0x7fdf6d4494a0 .functor AND 1, v0x7fdf6d4435c0_0, L_0x7fdf6d449400, C4<1>, C4<1>;
L_0x7fdf6d449f00 .functor AND 1, v0x7fdf6d437380_0, L_0x7fdf6d449de0, C4<1>, C4<1>;
L_0x7fdf6d44a1f0 .functor AND 1, L_0x7fdf6d44a150, L_0x7fdf6d449310, C4<1>, C4<1>;
L_0x7fdf6d44a2a0 .functor OR 1, L_0x7fdf6d449f00, L_0x7fdf6d44a1f0, C4<0>, C4<0>;
L_0x7fdf6d44a570 .functor AND 1, v0x7fdf6d436930_0, L_0x7fdf6d44a3e0, C4<1>, C4<1>;
L_0x7fdf6d44a500 .functor AND 1, L_0x7fdf6d44a760, L_0x7fdf6d4494a0, C4<1>, C4<1>;
L_0x7fdf6d44a8c0 .functor OR 1, L_0x7fdf6d44a570, L_0x7fdf6d44a500, C4<0>, C4<0>;
L_0x7fdf6d44a800 .functor BUFZ 8, L_0x7fdf6d44a9b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdf6d44acd0 .functor BUFZ 1, v0x7fdf6d436930_0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d44ad40 .functor BUFZ 1, v0x7fdf6d437380_0, C4<0>, C4<0>, C4<0>;
v0x7fdf6d435dd0_0 .net *"_ivl_1", 0 0, L_0x7fdf6d449270;  1 drivers
v0x7fdf6d435e80_0 .net *"_ivl_10", 9 0, L_0x7fdf6d449630;  1 drivers
v0x7fdf6d435f20_0 .net *"_ivl_14", 7 0, L_0x7fdf6d449890;  1 drivers
v0x7fdf6d435fb0_0 .net *"_ivl_16", 11 0, L_0x7fdf6d449930;  1 drivers
L_0x7fdf6d763290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d436040_0 .net *"_ivl_19", 1 0, L_0x7fdf6d763290;  1 drivers
L_0x7fdf6d7632d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d436110_0 .net/2u *"_ivl_22", 9 0, L_0x7fdf6d7632d8;  1 drivers
v0x7fdf6d4361c0_0 .net *"_ivl_24", 9 0, L_0x7fdf6d449b70;  1 drivers
v0x7fdf6d436270_0 .net *"_ivl_31", 0 0, L_0x7fdf6d449de0;  1 drivers
v0x7fdf6d436310_0 .net *"_ivl_33", 0 0, L_0x7fdf6d449f00;  1 drivers
v0x7fdf6d436420_0 .net *"_ivl_34", 9 0, L_0x7fdf6d449fd0;  1 drivers
v0x7fdf6d4364c0_0 .net *"_ivl_36", 0 0, L_0x7fdf6d44a150;  1 drivers
v0x7fdf6d436560_0 .net *"_ivl_39", 0 0, L_0x7fdf6d44a1f0;  1 drivers
v0x7fdf6d436600_0 .net *"_ivl_43", 0 0, L_0x7fdf6d44a3e0;  1 drivers
v0x7fdf6d4366a0_0 .net *"_ivl_45", 0 0, L_0x7fdf6d44a570;  1 drivers
v0x7fdf6d436740_0 .net *"_ivl_46", 9 0, L_0x7fdf6d44a5e0;  1 drivers
v0x7fdf6d4367f0_0 .net *"_ivl_48", 0 0, L_0x7fdf6d44a760;  1 drivers
v0x7fdf6d436890_0 .net *"_ivl_5", 0 0, L_0x7fdf6d449400;  1 drivers
v0x7fdf6d436a20_0 .net *"_ivl_51", 0 0, L_0x7fdf6d44a500;  1 drivers
v0x7fdf6d436ab0_0 .net *"_ivl_54", 7 0, L_0x7fdf6d44a9b0;  1 drivers
v0x7fdf6d436b40_0 .net *"_ivl_56", 11 0, L_0x7fdf6d44aa50;  1 drivers
L_0x7fdf6d763368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d436bf0_0 .net *"_ivl_59", 1 0, L_0x7fdf6d763368;  1 drivers
L_0x7fdf6d763248 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d436ca0_0 .net/2u *"_ivl_8", 9 0, L_0x7fdf6d763248;  1 drivers
L_0x7fdf6d763320 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d436d50_0 .net "addr_bits_wide_1", 9 0, L_0x7fdf6d763320;  1 drivers
v0x7fdf6d436e00_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d436ed0_0 .net "d_data", 7 0, L_0x7fdf6d449a50;  1 drivers
v0x7fdf6d436f60_0 .net "d_empty", 0 0, L_0x7fdf6d44a2a0;  1 drivers
v0x7fdf6d436ff0_0 .net "d_full", 0 0, L_0x7fdf6d44a8c0;  1 drivers
v0x7fdf6d437080_0 .net "d_rd_ptr", 9 0, L_0x7fdf6d449c70;  1 drivers
v0x7fdf6d437110_0 .net "d_wr_ptr", 9 0, L_0x7fdf6d449730;  1 drivers
v0x7fdf6d4371a0_0 .net "empty", 0 0, L_0x7fdf6d44ad40;  alias, 1 drivers
v0x7fdf6d437240_0 .net "full", 0 0, L_0x7fdf6d44acd0;  alias, 1 drivers
v0x7fdf6d4372e0 .array "q_data_array", 0 1023, 7 0;
v0x7fdf6d437380_0 .var "q_empty", 0 0;
v0x7fdf6d436930_0 .var "q_full", 0 0;
v0x7fdf6d437610_0 .var "q_rd_ptr", 9 0;
v0x7fdf6d4376a0_0 .var "q_wr_ptr", 9 0;
v0x7fdf6d437730_0 .net "rd_data", 7 0, L_0x7fdf6d44a800;  alias, 1 drivers
v0x7fdf6d4377d0_0 .net "rd_en", 0 0, v0x7fdf6d442c60_0;  1 drivers
v0x7fdf6d437870_0 .net "rd_en_prot", 0 0, L_0x7fdf6d449310;  1 drivers
v0x7fdf6d437910_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
v0x7fdf6d4379b0_0 .net "wr_data", 7 0, v0x7fdf6d443500_0;  1 drivers
v0x7fdf6d437a60_0 .net "wr_en", 0 0, v0x7fdf6d4435c0_0;  1 drivers
v0x7fdf6d437b00_0 .net "wr_en_prot", 0 0, L_0x7fdf6d4494a0;  1 drivers
E_0x7fdf6d435d80 .event posedge, v0x7fdf6d433b40_0;
L_0x7fdf6d449270 .reduce/nor v0x7fdf6d437380_0;
L_0x7fdf6d449400 .reduce/nor v0x7fdf6d436930_0;
L_0x7fdf6d449630 .arith/sum 10, v0x7fdf6d4376a0_0, L_0x7fdf6d763248;
L_0x7fdf6d449730 .functor MUXZ 10, v0x7fdf6d4376a0_0, L_0x7fdf6d449630, L_0x7fdf6d4494a0, C4<>;
L_0x7fdf6d449890 .array/port v0x7fdf6d4372e0, L_0x7fdf6d449930;
L_0x7fdf6d449930 .concat [ 10 2 0 0], v0x7fdf6d4376a0_0, L_0x7fdf6d763290;
L_0x7fdf6d449a50 .functor MUXZ 8, L_0x7fdf6d449890, v0x7fdf6d443500_0, L_0x7fdf6d4494a0, C4<>;
L_0x7fdf6d449b70 .arith/sum 10, v0x7fdf6d437610_0, L_0x7fdf6d7632d8;
L_0x7fdf6d449c70 .functor MUXZ 10, v0x7fdf6d437610_0, L_0x7fdf6d449b70, L_0x7fdf6d449310, C4<>;
L_0x7fdf6d449de0 .reduce/nor L_0x7fdf6d4494a0;
L_0x7fdf6d449fd0 .arith/sub 10, v0x7fdf6d4376a0_0, v0x7fdf6d437610_0;
L_0x7fdf6d44a150 .cmp/eq 10, L_0x7fdf6d449fd0, L_0x7fdf6d763320;
L_0x7fdf6d44a3e0 .reduce/nor L_0x7fdf6d449310;
L_0x7fdf6d44a5e0 .arith/sub 10, v0x7fdf6d437610_0, v0x7fdf6d4376a0_0;
L_0x7fdf6d44a760 .cmp/eq 10, L_0x7fdf6d44a5e0, L_0x7fdf6d763320;
L_0x7fdf6d44a9b0 .array/port v0x7fdf6d4372e0, L_0x7fdf6d44aa50;
L_0x7fdf6d44aa50 .concat [ 10 2 0 0], v0x7fdf6d437610_0, L_0x7fdf6d763368;
S_0x7fdf6d437c60 .scope module, "uart_blk" "uart" 8 190, 10 28 0, S_0x7fdf6d4349f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_0x7fdf6d437e20 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 10 50, +C4<00000000000000000000000000010000>;
P_0x7fdf6d437e60 .param/l "BAUD_RATE" 0 10 31, +C4<00000000000000011100001000000000>;
P_0x7fdf6d437ea0 .param/l "DATA_BITS" 0 10 32, +C4<00000000000000000000000000001000>;
P_0x7fdf6d437ee0 .param/l "PARITY_MODE" 0 10 34, +C4<00000000000000000000000000000001>;
P_0x7fdf6d437f20 .param/l "STOP_BITS" 0 10 33, +C4<00000000000000000000000000000001>;
P_0x7fdf6d437f60 .param/l "SYS_CLK_FREQ" 0 10 30, +C4<00000101111101011110000100000000>;
L_0x7fdf6d44b350 .functor BUFZ 1, v0x7fdf6d440e20_0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d44b400 .functor OR 1, v0x7fdf6d440e20_0, v0x7fdf6d43a7a0_0, C4<0>, C4<0>;
L_0x7fdf6d44c100 .functor NOT 1, L_0x7fdf6d44f800, C4<0>, C4<0>, C4<0>;
v0x7fdf6d440ac0_0 .net "baud_clk_tick", 0 0, L_0x7fdf6d44bc70;  1 drivers
v0x7fdf6d440b60_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d440d00_0 .net "d_rx_parity_err", 0 0, L_0x7fdf6d44b400;  1 drivers
v0x7fdf6d440d90_0 .net "parity_err", 0 0, L_0x7fdf6d44b350;  alias, 1 drivers
v0x7fdf6d440e20_0 .var "q_rx_parity_err", 0 0;
v0x7fdf6d440eb0_0 .net "rd_en", 0 0, v0x7fdf6d443c20_0;  1 drivers
v0x7fdf6d440f40_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
v0x7fdf6d440fd0_0 .net "rx", 0 0, o0x7fdf6d733b98;  alias, 0 drivers
v0x7fdf6d441060_0 .net "rx_data", 7 0, L_0x7fdf6d44d7c0;  alias, 1 drivers
v0x7fdf6d441170_0 .net "rx_done_tick", 0 0, v0x7fdf6d43a650_0;  1 drivers
v0x7fdf6d441200_0 .net "rx_empty", 0 0, L_0x7fdf6d44dcc0;  alias, 1 drivers
v0x7fdf6d441290_0 .net "rx_fifo_wr_data", 7 0, v0x7fdf6d43a500_0;  1 drivers
v0x7fdf6d441360_0 .net "rx_parity_err", 0 0, v0x7fdf6d43a7a0_0;  1 drivers
v0x7fdf6d4413f0_0 .net "tx", 0 0, L_0x7fdf6d44bfa0;  alias, 1 drivers
v0x7fdf6d4414a0_0 .net "tx_data", 7 0, v0x7fdf6d443700_0;  1 drivers
v0x7fdf6d441550_0 .net "tx_done_tick", 0 0, v0x7fdf6d43e330_0;  1 drivers
v0x7fdf6d441620_0 .net "tx_fifo_empty", 0 0, L_0x7fdf6d44f800;  1 drivers
v0x7fdf6d4417b0_0 .net "tx_fifo_rd_data", 7 0, L_0x7fdf6d44f2c0;  1 drivers
v0x7fdf6d441840_0 .net "tx_full", 0 0, L_0x7fdf6d44f710;  alias, 1 drivers
v0x7fdf6d4418d0_0 .net "wr_en", 0 0, v0x7fdf6d4437e0_0;  1 drivers
S_0x7fdf6d438390 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 10 80, 11 29 0, S_0x7fdf6d437c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_0x7fdf6d438550 .param/l "BAUD" 0 11 32, +C4<00000000000000011100001000000000>;
P_0x7fdf6d438590 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 11 33, +C4<00000000000000000000000000010000>;
P_0x7fdf6d4385d0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 11 41, C4<0000000000110110>;
P_0x7fdf6d438610 .param/l "SYS_CLK_FREQ" 0 11 31, +C4<00000101111101011110000100000000>;
v0x7fdf6d438870_0 .net *"_ivl_0", 31 0, L_0x7fdf6d44b4f0;  1 drivers
L_0x7fdf6d7634d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438930_0 .net/2u *"_ivl_10", 15 0, L_0x7fdf6d7634d0;  1 drivers
v0x7fdf6d4389d0_0 .net *"_ivl_12", 15 0, L_0x7fdf6d44b830;  1 drivers
v0x7fdf6d438a60_0 .net *"_ivl_16", 31 0, L_0x7fdf6d44ba70;  1 drivers
L_0x7fdf6d763518 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438af0_0 .net *"_ivl_19", 15 0, L_0x7fdf6d763518;  1 drivers
L_0x7fdf6d763560 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438bc0_0 .net/2u *"_ivl_20", 31 0, L_0x7fdf6d763560;  1 drivers
v0x7fdf6d438c70_0 .net *"_ivl_22", 0 0, L_0x7fdf6d44bb50;  1 drivers
L_0x7fdf6d7635a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438d10_0 .net/2u *"_ivl_24", 0 0, L_0x7fdf6d7635a8;  1 drivers
L_0x7fdf6d7635f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438dc0_0 .net/2u *"_ivl_26", 0 0, L_0x7fdf6d7635f0;  1 drivers
L_0x7fdf6d7633f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438ed0_0 .net *"_ivl_3", 15 0, L_0x7fdf6d7633f8;  1 drivers
L_0x7fdf6d763440 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d438f80_0 .net/2u *"_ivl_4", 31 0, L_0x7fdf6d763440;  1 drivers
v0x7fdf6d439030_0 .net *"_ivl_6", 0 0, L_0x7fdf6d44b5f0;  1 drivers
L_0x7fdf6d763488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d4390d0_0 .net/2u *"_ivl_8", 15 0, L_0x7fdf6d763488;  1 drivers
v0x7fdf6d439180_0 .net "baud_clk_tick", 0 0, L_0x7fdf6d44bc70;  alias, 1 drivers
v0x7fdf6d439220_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d4392b0_0 .net "d_cnt", 15 0, L_0x7fdf6d44b910;  1 drivers
v0x7fdf6d439360_0 .var "q_cnt", 15 0;
v0x7fdf6d4394f0_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
E_0x7fdf6d438820 .event posedge, v0x7fdf6d437910_0, v0x7fdf6d433b40_0;
L_0x7fdf6d44b4f0 .concat [ 16 16 0 0], v0x7fdf6d439360_0, L_0x7fdf6d7633f8;
L_0x7fdf6d44b5f0 .cmp/eq 32, L_0x7fdf6d44b4f0, L_0x7fdf6d763440;
L_0x7fdf6d44b830 .arith/sum 16, v0x7fdf6d439360_0, L_0x7fdf6d7634d0;
L_0x7fdf6d44b910 .functor MUXZ 16, L_0x7fdf6d44b830, L_0x7fdf6d763488, L_0x7fdf6d44b5f0, C4<>;
L_0x7fdf6d44ba70 .concat [ 16 16 0 0], v0x7fdf6d439360_0, L_0x7fdf6d763518;
L_0x7fdf6d44bb50 .cmp/eq 32, L_0x7fdf6d44ba70, L_0x7fdf6d763560;
L_0x7fdf6d44bc70 .functor MUXZ 1, L_0x7fdf6d7635f0, L_0x7fdf6d7635a8, L_0x7fdf6d44bb50, C4<>;
S_0x7fdf6d439580 .scope module, "uart_rx_blk" "uart_rx" 10 91, 12 28 0, S_0x7fdf6d437c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_0x7fdf6d439740 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 12 33, +C4<00000000000000000000000000010000>;
P_0x7fdf6d439780 .param/l "DATA_BITS" 0 12 30, +C4<00000000000000000000000000001000>;
P_0x7fdf6d4397c0 .param/l "PARITY_MODE" 0 12 32, +C4<00000000000000000000000000000001>;
P_0x7fdf6d439800 .param/l "STOP_BITS" 0 12 31, +C4<00000000000000000000000000000001>;
P_0x7fdf6d439840 .param/l "STOP_OVERSAMPLE_TICKS" 1 12 45, C4<010000>;
P_0x7fdf6d439880 .param/l "S_DATA" 1 12 50, C4<00100>;
P_0x7fdf6d4398c0 .param/l "S_IDLE" 1 12 48, C4<00001>;
P_0x7fdf6d439900 .param/l "S_PARITY" 1 12 51, C4<01000>;
P_0x7fdf6d439940 .param/l "S_START" 1 12 49, C4<00010>;
P_0x7fdf6d439980 .param/l "S_STOP" 1 12 52, C4<10000>;
v0x7fdf6d439e40_0 .net "baud_clk_tick", 0 0, L_0x7fdf6d44bc70;  alias, 1 drivers
v0x7fdf6d439ee0_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d439ff0_0 .var "d_data", 7 0;
v0x7fdf6d43a0a0_0 .var "d_data_bit_idx", 2 0;
v0x7fdf6d43a130_0 .var "d_done_tick", 0 0;
v0x7fdf6d43a200_0 .var "d_oversample_tick_cnt", 3 0;
v0x7fdf6d43a2a0_0 .var "d_parity_err", 0 0;
v0x7fdf6d43a340_0 .var "d_state", 4 0;
v0x7fdf6d43a3f0_0 .net "parity_err", 0 0, v0x7fdf6d43a7a0_0;  alias, 1 drivers
v0x7fdf6d43a500_0 .var "q_data", 7 0;
v0x7fdf6d43a5a0_0 .var "q_data_bit_idx", 2 0;
v0x7fdf6d43a650_0 .var "q_done_tick", 0 0;
v0x7fdf6d43a6f0_0 .var "q_oversample_tick_cnt", 3 0;
v0x7fdf6d43a7a0_0 .var "q_parity_err", 0 0;
v0x7fdf6d43a840_0 .var "q_rx", 0 0;
v0x7fdf6d43a8e0_0 .var "q_state", 4 0;
v0x7fdf6d43a990_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
v0x7fdf6d43ab20_0 .net "rx", 0 0, o0x7fdf6d733b98;  alias, 0 drivers
v0x7fdf6d43abb0_0 .net "rx_data", 7 0, v0x7fdf6d43a500_0;  alias, 1 drivers
v0x7fdf6d43ac40_0 .net "rx_done_tick", 0 0, v0x7fdf6d43a650_0;  alias, 1 drivers
E_0x7fdf6d439dd0/0 .event edge, v0x7fdf6d43a8e0_0, v0x7fdf6d43a500_0, v0x7fdf6d43a5a0_0, v0x7fdf6d439180_0;
E_0x7fdf6d439dd0/1 .event edge, v0x7fdf6d43a6f0_0, v0x7fdf6d43a840_0;
E_0x7fdf6d439dd0 .event/or E_0x7fdf6d439dd0/0, E_0x7fdf6d439dd0/1;
S_0x7fdf6d43ad40 .scope module, "uart_rx_fifo" "fifo" 10 119, 9 27 0, S_0x7fdf6d437c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7fdf6d43af00 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x7fdf6d43af40 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x7fdf6d44c290 .functor AND 1, v0x7fdf6d443c20_0, L_0x7fdf6d44c1b0, C4<1>, C4<1>;
L_0x7fdf6d44c440 .functor AND 1, v0x7fdf6d43a650_0, L_0x7fdf6d44c380, C4<1>, C4<1>;
L_0x7fdf6d44cee0 .functor AND 1, v0x7fdf6d43c760_0, L_0x7fdf6d44cdc0, C4<1>, C4<1>;
L_0x7fdf6d44d1d0 .functor AND 1, L_0x7fdf6d44d130, L_0x7fdf6d44c290, C4<1>, C4<1>;
L_0x7fdf6d44d280 .functor OR 1, L_0x7fdf6d44cee0, L_0x7fdf6d44d1d0, C4<0>, C4<0>;
L_0x7fdf6d44d530 .functor AND 1, v0x7fdf6d43bcd0_0, L_0x7fdf6d44d3a0, C4<1>, C4<1>;
L_0x7fdf6d44d4c0 .functor AND 1, L_0x7fdf6d44d720, L_0x7fdf6d44c440, C4<1>, C4<1>;
L_0x7fdf6d44d880 .functor OR 1, L_0x7fdf6d44d530, L_0x7fdf6d44d4c0, C4<0>, C4<0>;
L_0x7fdf6d44d7c0 .functor BUFZ 8, L_0x7fdf6d44d970, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdf6d44dc50 .functor BUFZ 1, v0x7fdf6d43bcd0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d44dcc0 .functor BUFZ 1, v0x7fdf6d43c760_0, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43b180_0 .net *"_ivl_1", 0 0, L_0x7fdf6d44c1b0;  1 drivers
v0x7fdf6d43b220_0 .net *"_ivl_10", 2 0, L_0x7fdf6d44c570;  1 drivers
v0x7fdf6d43b2c0_0 .net *"_ivl_14", 7 0, L_0x7fdf6d44c810;  1 drivers
v0x7fdf6d43b350_0 .net *"_ivl_16", 4 0, L_0x7fdf6d44c8e0;  1 drivers
L_0x7fdf6d763680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43b3e0_0 .net *"_ivl_19", 1 0, L_0x7fdf6d763680;  1 drivers
L_0x7fdf6d7636c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43b4b0_0 .net/2u *"_ivl_22", 2 0, L_0x7fdf6d7636c8;  1 drivers
v0x7fdf6d43b560_0 .net *"_ivl_24", 2 0, L_0x7fdf6d44cba0;  1 drivers
v0x7fdf6d43b610_0 .net *"_ivl_31", 0 0, L_0x7fdf6d44cdc0;  1 drivers
v0x7fdf6d43b6b0_0 .net *"_ivl_33", 0 0, L_0x7fdf6d44cee0;  1 drivers
v0x7fdf6d43b7c0_0 .net *"_ivl_34", 2 0, L_0x7fdf6d44cfb0;  1 drivers
v0x7fdf6d43b860_0 .net *"_ivl_36", 0 0, L_0x7fdf6d44d130;  1 drivers
v0x7fdf6d43b900_0 .net *"_ivl_39", 0 0, L_0x7fdf6d44d1d0;  1 drivers
v0x7fdf6d43b9a0_0 .net *"_ivl_43", 0 0, L_0x7fdf6d44d3a0;  1 drivers
v0x7fdf6d43ba40_0 .net *"_ivl_45", 0 0, L_0x7fdf6d44d530;  1 drivers
v0x7fdf6d43bae0_0 .net *"_ivl_46", 2 0, L_0x7fdf6d44d5a0;  1 drivers
v0x7fdf6d43bb90_0 .net *"_ivl_48", 0 0, L_0x7fdf6d44d720;  1 drivers
v0x7fdf6d43bc30_0 .net *"_ivl_5", 0 0, L_0x7fdf6d44c380;  1 drivers
v0x7fdf6d43bdc0_0 .net *"_ivl_51", 0 0, L_0x7fdf6d44d4c0;  1 drivers
v0x7fdf6d43be50_0 .net *"_ivl_54", 7 0, L_0x7fdf6d44d970;  1 drivers
v0x7fdf6d43bee0_0 .net *"_ivl_56", 4 0, L_0x7fdf6d44da10;  1 drivers
L_0x7fdf6d763758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43bf90_0 .net *"_ivl_59", 1 0, L_0x7fdf6d763758;  1 drivers
L_0x7fdf6d763638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43c040_0 .net/2u *"_ivl_8", 2 0, L_0x7fdf6d763638;  1 drivers
L_0x7fdf6d763710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43c0f0_0 .net "addr_bits_wide_1", 2 0, L_0x7fdf6d763710;  1 drivers
v0x7fdf6d43c1a0_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d43c230_0 .net "d_data", 7 0, L_0x7fdf6d44ca00;  1 drivers
v0x7fdf6d43c2e0_0 .net "d_empty", 0 0, L_0x7fdf6d44d280;  1 drivers
v0x7fdf6d43c380_0 .net "d_full", 0 0, L_0x7fdf6d44d880;  1 drivers
v0x7fdf6d43c420_0 .net "d_rd_ptr", 2 0, L_0x7fdf6d44cca0;  1 drivers
v0x7fdf6d43c4d0_0 .net "d_wr_ptr", 2 0, L_0x7fdf6d44c690;  1 drivers
v0x7fdf6d43c580_0 .net "empty", 0 0, L_0x7fdf6d44dcc0;  alias, 1 drivers
v0x7fdf6d43c620_0 .net "full", 0 0, L_0x7fdf6d44dc50;  1 drivers
v0x7fdf6d43c6c0 .array "q_data_array", 0 7, 7 0;
v0x7fdf6d43c760_0 .var "q_empty", 0 0;
v0x7fdf6d43bcd0_0 .var "q_full", 0 0;
v0x7fdf6d43c9f0_0 .var "q_rd_ptr", 2 0;
v0x7fdf6d43ca80_0 .var "q_wr_ptr", 2 0;
v0x7fdf6d43cb10_0 .net "rd_data", 7 0, L_0x7fdf6d44d7c0;  alias, 1 drivers
v0x7fdf6d43cbb0_0 .net "rd_en", 0 0, v0x7fdf6d443c20_0;  alias, 1 drivers
v0x7fdf6d43cc50_0 .net "rd_en_prot", 0 0, L_0x7fdf6d44c290;  1 drivers
v0x7fdf6d43ccf0_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
v0x7fdf6d43cd80_0 .net "wr_data", 7 0, v0x7fdf6d43a500_0;  alias, 1 drivers
v0x7fdf6d43ce40_0 .net "wr_en", 0 0, v0x7fdf6d43a650_0;  alias, 1 drivers
v0x7fdf6d43ced0_0 .net "wr_en_prot", 0 0, L_0x7fdf6d44c440;  1 drivers
L_0x7fdf6d44c1b0 .reduce/nor v0x7fdf6d43c760_0;
L_0x7fdf6d44c380 .reduce/nor v0x7fdf6d43bcd0_0;
L_0x7fdf6d44c570 .arith/sum 3, v0x7fdf6d43ca80_0, L_0x7fdf6d763638;
L_0x7fdf6d44c690 .functor MUXZ 3, v0x7fdf6d43ca80_0, L_0x7fdf6d44c570, L_0x7fdf6d44c440, C4<>;
L_0x7fdf6d44c810 .array/port v0x7fdf6d43c6c0, L_0x7fdf6d44c8e0;
L_0x7fdf6d44c8e0 .concat [ 3 2 0 0], v0x7fdf6d43ca80_0, L_0x7fdf6d763680;
L_0x7fdf6d44ca00 .functor MUXZ 8, L_0x7fdf6d44c810, v0x7fdf6d43a500_0, L_0x7fdf6d44c440, C4<>;
L_0x7fdf6d44cba0 .arith/sum 3, v0x7fdf6d43c9f0_0, L_0x7fdf6d7636c8;
L_0x7fdf6d44cca0 .functor MUXZ 3, v0x7fdf6d43c9f0_0, L_0x7fdf6d44cba0, L_0x7fdf6d44c290, C4<>;
L_0x7fdf6d44cdc0 .reduce/nor L_0x7fdf6d44c440;
L_0x7fdf6d44cfb0 .arith/sub 3, v0x7fdf6d43ca80_0, v0x7fdf6d43c9f0_0;
L_0x7fdf6d44d130 .cmp/eq 3, L_0x7fdf6d44cfb0, L_0x7fdf6d763710;
L_0x7fdf6d44d3a0 .reduce/nor L_0x7fdf6d44c290;
L_0x7fdf6d44d5a0 .arith/sub 3, v0x7fdf6d43c9f0_0, v0x7fdf6d43ca80_0;
L_0x7fdf6d44d720 .cmp/eq 3, L_0x7fdf6d44d5a0, L_0x7fdf6d763710;
L_0x7fdf6d44d970 .array/port v0x7fdf6d43c6c0, L_0x7fdf6d44da10;
L_0x7fdf6d44da10 .concat [ 3 2 0 0], v0x7fdf6d43c9f0_0, L_0x7fdf6d763758;
S_0x7fdf6d43cfb0 .scope module, "uart_tx_blk" "uart_tx" 10 106, 13 28 0, S_0x7fdf6d437c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0x7fdf6d43d170 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 13 33, +C4<00000000000000000000000000010000>;
P_0x7fdf6d43d1b0 .param/l "DATA_BITS" 0 13 30, +C4<00000000000000000000000000001000>;
P_0x7fdf6d43d1f0 .param/l "PARITY_MODE" 0 13 32, +C4<00000000000000000000000000000001>;
P_0x7fdf6d43d230 .param/l "STOP_BITS" 0 13 31, +C4<00000000000000000000000000000001>;
P_0x7fdf6d43d270 .param/l "STOP_OVERSAMPLE_TICKS" 1 13 45, C4<010000>;
P_0x7fdf6d43d2b0 .param/l "S_DATA" 1 13 50, C4<00100>;
P_0x7fdf6d43d2f0 .param/l "S_IDLE" 1 13 48, C4<00001>;
P_0x7fdf6d43d330 .param/l "S_PARITY" 1 13 51, C4<01000>;
P_0x7fdf6d43d370 .param/l "S_START" 1 13 49, C4<00010>;
P_0x7fdf6d43d3b0 .param/l "S_STOP" 1 13 52, C4<10000>;
L_0x7fdf6d44bfa0 .functor BUFZ 1, v0x7fdf6d43e290_0, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43d8b0_0 .net "baud_clk_tick", 0 0, L_0x7fdf6d44bc70;  alias, 1 drivers
v0x7fdf6d43d990_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d43da20_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7fdf6d43dab0_0 .var "d_data", 7 0;
v0x7fdf6d43db50_0 .var "d_data_bit_idx", 2 0;
v0x7fdf6d43dc40_0 .var "d_parity_bit", 0 0;
v0x7fdf6d43dce0_0 .var "d_state", 4 0;
v0x7fdf6d43dd90_0 .var "d_tx", 0 0;
v0x7fdf6d43de30_0 .var "d_tx_done_tick", 0 0;
v0x7fdf6d43df40_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7fdf6d43dfe0_0 .var "q_data", 7 0;
v0x7fdf6d43e090_0 .var "q_data_bit_idx", 2 0;
v0x7fdf6d43e140_0 .var "q_parity_bit", 0 0;
v0x7fdf6d43e1e0_0 .var "q_state", 4 0;
v0x7fdf6d43e290_0 .var "q_tx", 0 0;
v0x7fdf6d43e330_0 .var "q_tx_done_tick", 0 0;
v0x7fdf6d43e3d0_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
v0x7fdf6d43e560_0 .net "tx", 0 0, L_0x7fdf6d44bfa0;  alias, 1 drivers
v0x7fdf6d43e5f0_0 .net "tx_data", 7 0, L_0x7fdf6d44f2c0;  alias, 1 drivers
v0x7fdf6d43e680_0 .net "tx_done_tick", 0 0, v0x7fdf6d43e330_0;  alias, 1 drivers
v0x7fdf6d43e710_0 .net "tx_start", 0 0, L_0x7fdf6d44c100;  1 drivers
E_0x7fdf6d43d820/0 .event edge, v0x7fdf6d43e1e0_0, v0x7fdf6d43dfe0_0, v0x7fdf6d43e090_0, v0x7fdf6d43e140_0;
E_0x7fdf6d43d820/1 .event edge, v0x7fdf6d439180_0, v0x7fdf6d43df40_0, v0x7fdf6d43e710_0, v0x7fdf6d43e330_0;
E_0x7fdf6d43d820/2 .event edge, v0x7fdf6d43e5f0_0;
E_0x7fdf6d43d820 .event/or E_0x7fdf6d43d820/0, E_0x7fdf6d43d820/1, E_0x7fdf6d43d820/2;
S_0x7fdf6d43e820 .scope module, "uart_tx_fifo" "fifo" 10 133, 9 27 0, S_0x7fdf6d437c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7fdf6d43e9e0 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x7fdf6d43ea20 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x7fdf6d44de30 .functor AND 1, v0x7fdf6d43e330_0, L_0x7fdf6d44dd90, C4<1>, C4<1>;
L_0x7fdf6d44dfc0 .functor AND 1, v0x7fdf6d4437e0_0, L_0x7fdf6d44df20, C4<1>, C4<1>;
L_0x7fdf6d44e9d0 .functor AND 1, v0x7fdf6d440270_0, L_0x7fdf6d44e8b0, C4<1>, C4<1>;
L_0x7fdf6d44eca0 .functor AND 1, L_0x7fdf6d44ec00, L_0x7fdf6d44de30, C4<1>, C4<1>;
L_0x7fdf6d44ed50 .functor OR 1, L_0x7fdf6d44e9d0, L_0x7fdf6d44eca0, C4<0>, C4<0>;
L_0x7fdf6d44eff0 .functor AND 1, v0x7fdf6d43f7e0_0, L_0x7fdf6d44ee60, C4<1>, C4<1>;
L_0x7fdf6d44ef80 .functor AND 1, L_0x7fdf6d44f220, L_0x7fdf6d44dfc0, C4<1>, C4<1>;
L_0x7fdf6d44f380 .functor OR 1, L_0x7fdf6d44eff0, L_0x7fdf6d44ef80, C4<0>, C4<0>;
L_0x7fdf6d44f2c0 .functor BUFZ 8, L_0x7fdf6d44f470, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdf6d44f710 .functor BUFZ 1, v0x7fdf6d43f7e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdf6d44f800 .functor BUFZ 1, v0x7fdf6d440270_0, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43ec80_0 .net *"_ivl_1", 0 0, L_0x7fdf6d44dd90;  1 drivers
v0x7fdf6d43ed30_0 .net *"_ivl_10", 9 0, L_0x7fdf6d44e090;  1 drivers
v0x7fdf6d43edd0_0 .net *"_ivl_14", 7 0, L_0x7fdf6d44e330;  1 drivers
v0x7fdf6d43ee60_0 .net *"_ivl_16", 11 0, L_0x7fdf6d44e400;  1 drivers
L_0x7fdf6d7637e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43eef0_0 .net *"_ivl_19", 1 0, L_0x7fdf6d7637e8;  1 drivers
L_0x7fdf6d763830 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43efc0_0 .net/2u *"_ivl_22", 9 0, L_0x7fdf6d763830;  1 drivers
v0x7fdf6d43f070_0 .net *"_ivl_24", 9 0, L_0x7fdf6d44e640;  1 drivers
v0x7fdf6d43f120_0 .net *"_ivl_31", 0 0, L_0x7fdf6d44e8b0;  1 drivers
v0x7fdf6d43f1c0_0 .net *"_ivl_33", 0 0, L_0x7fdf6d44e9d0;  1 drivers
v0x7fdf6d43f2d0_0 .net *"_ivl_34", 9 0, L_0x7fdf6d44ea80;  1 drivers
v0x7fdf6d43f370_0 .net *"_ivl_36", 0 0, L_0x7fdf6d44ec00;  1 drivers
v0x7fdf6d43f410_0 .net *"_ivl_39", 0 0, L_0x7fdf6d44eca0;  1 drivers
v0x7fdf6d43f4b0_0 .net *"_ivl_43", 0 0, L_0x7fdf6d44ee60;  1 drivers
v0x7fdf6d43f550_0 .net *"_ivl_45", 0 0, L_0x7fdf6d44eff0;  1 drivers
v0x7fdf6d43f5f0_0 .net *"_ivl_46", 9 0, L_0x7fdf6d44f0a0;  1 drivers
v0x7fdf6d43f6a0_0 .net *"_ivl_48", 0 0, L_0x7fdf6d44f220;  1 drivers
v0x7fdf6d43f740_0 .net *"_ivl_5", 0 0, L_0x7fdf6d44df20;  1 drivers
v0x7fdf6d43f8d0_0 .net *"_ivl_51", 0 0, L_0x7fdf6d44ef80;  1 drivers
v0x7fdf6d43f960_0 .net *"_ivl_54", 7 0, L_0x7fdf6d44f470;  1 drivers
v0x7fdf6d43f9f0_0 .net *"_ivl_56", 11 0, L_0x7fdf6d44f510;  1 drivers
L_0x7fdf6d7638c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43faa0_0 .net *"_ivl_59", 1 0, L_0x7fdf6d7638c0;  1 drivers
L_0x7fdf6d7637a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43fb50_0 .net/2u *"_ivl_8", 9 0, L_0x7fdf6d7637a0;  1 drivers
L_0x7fdf6d763878 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d43fc00_0 .net "addr_bits_wide_1", 9 0, L_0x7fdf6d763878;  1 drivers
v0x7fdf6d43fcb0_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d43fd40_0 .net "d_data", 7 0, L_0x7fdf6d44e520;  1 drivers
v0x7fdf6d43fdf0_0 .net "d_empty", 0 0, L_0x7fdf6d44ed50;  1 drivers
v0x7fdf6d43fe90_0 .net "d_full", 0 0, L_0x7fdf6d44f380;  1 drivers
v0x7fdf6d43ff30_0 .net "d_rd_ptr", 9 0, L_0x7fdf6d44e740;  1 drivers
v0x7fdf6d43ffe0_0 .net "d_wr_ptr", 9 0, L_0x7fdf6d44e1b0;  1 drivers
v0x7fdf6d440090_0 .net "empty", 0 0, L_0x7fdf6d44f800;  alias, 1 drivers
v0x7fdf6d440130_0 .net "full", 0 0, L_0x7fdf6d44f710;  alias, 1 drivers
v0x7fdf6d4401d0 .array "q_data_array", 0 1023, 7 0;
v0x7fdf6d440270_0 .var "q_empty", 0 0;
v0x7fdf6d43f7e0_0 .var "q_full", 0 0;
v0x7fdf6d440500_0 .var "q_rd_ptr", 9 0;
v0x7fdf6d440590_0 .var "q_wr_ptr", 9 0;
v0x7fdf6d440620_0 .net "rd_data", 7 0, L_0x7fdf6d44f2c0;  alias, 1 drivers
v0x7fdf6d4406d0_0 .net "rd_en", 0 0, v0x7fdf6d43e330_0;  alias, 1 drivers
v0x7fdf6d440760_0 .net "rd_en_prot", 0 0, L_0x7fdf6d44de30;  1 drivers
v0x7fdf6d4407f0_0 .net "reset", 0 0, v0x7fdf6d447c00_0;  alias, 1 drivers
v0x7fdf6d440880_0 .net "wr_data", 7 0, v0x7fdf6d443700_0;  alias, 1 drivers
v0x7fdf6d440910_0 .net "wr_en", 0 0, v0x7fdf6d4437e0_0;  alias, 1 drivers
v0x7fdf6d4409a0_0 .net "wr_en_prot", 0 0, L_0x7fdf6d44dfc0;  1 drivers
L_0x7fdf6d44dd90 .reduce/nor v0x7fdf6d440270_0;
L_0x7fdf6d44df20 .reduce/nor v0x7fdf6d43f7e0_0;
L_0x7fdf6d44e090 .arith/sum 10, v0x7fdf6d440590_0, L_0x7fdf6d7637a0;
L_0x7fdf6d44e1b0 .functor MUXZ 10, v0x7fdf6d440590_0, L_0x7fdf6d44e090, L_0x7fdf6d44dfc0, C4<>;
L_0x7fdf6d44e330 .array/port v0x7fdf6d4401d0, L_0x7fdf6d44e400;
L_0x7fdf6d44e400 .concat [ 10 2 0 0], v0x7fdf6d440590_0, L_0x7fdf6d7637e8;
L_0x7fdf6d44e520 .functor MUXZ 8, L_0x7fdf6d44e330, v0x7fdf6d443700_0, L_0x7fdf6d44dfc0, C4<>;
L_0x7fdf6d44e640 .arith/sum 10, v0x7fdf6d440500_0, L_0x7fdf6d763830;
L_0x7fdf6d44e740 .functor MUXZ 10, v0x7fdf6d440500_0, L_0x7fdf6d44e640, L_0x7fdf6d44de30, C4<>;
L_0x7fdf6d44e8b0 .reduce/nor L_0x7fdf6d44dfc0;
L_0x7fdf6d44ea80 .arith/sub 10, v0x7fdf6d440590_0, v0x7fdf6d440500_0;
L_0x7fdf6d44ec00 .cmp/eq 10, L_0x7fdf6d44ea80, L_0x7fdf6d763878;
L_0x7fdf6d44ee60 .reduce/nor L_0x7fdf6d44de30;
L_0x7fdf6d44f0a0 .arith/sub 10, v0x7fdf6d440500_0, v0x7fdf6d440590_0;
L_0x7fdf6d44f220 .cmp/eq 10, L_0x7fdf6d44f0a0, L_0x7fdf6d763878;
L_0x7fdf6d44f470 .array/port v0x7fdf6d4401d0, L_0x7fdf6d44f510;
L_0x7fdf6d44f510 .concat [ 10 2 0 0], v0x7fdf6d440500_0, L_0x7fdf6d7638c0;
S_0x7fdf6d4441a0 .scope module, "ram0" "ram" 5 56, 14 3 0, S_0x7fdf6d432f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_0x7fdf6d435590 .param/l "ADDR_WIDTH" 0 14 5, +C4<00000000000000000000000000010001>;
L_0x7fdf6d4488b0 .functor NOT 1, L_0x7fdf6d448c20, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445070_0 .net *"_ivl_0", 0 0, L_0x7fdf6d4488b0;  1 drivers
L_0x7fdf6d7630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445100_0 .net/2u *"_ivl_2", 0 0, L_0x7fdf6d7630e0;  1 drivers
L_0x7fdf6d763128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d445190_0 .net/2u *"_ivl_6", 7 0, L_0x7fdf6d763128;  1 drivers
v0x7fdf6d445230_0 .net "a_in", 16 0, L_0x7fdf6d449030;  alias, 1 drivers
v0x7fdf6d4452f0_0 .net "clk_in", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d4453c0_0 .net "d_in", 7 0, L_0x7fdf6d450b40;  alias, 1 drivers
v0x7fdf6d445450_0 .net "d_out", 7 0, L_0x7fdf6d448b00;  alias, 1 drivers
v0x7fdf6d4454f0_0 .net "en_in", 0 0, L_0x7fdf6d448e90;  alias, 1 drivers
v0x7fdf6d445590_0 .net "r_nw_in", 0 0, L_0x7fdf6d448c20;  1 drivers
v0x7fdf6d4456b0_0 .net "ram_bram_dout", 7 0, L_0x7fdf6d4487c0;  1 drivers
v0x7fdf6d445770_0 .net "ram_bram_we", 0 0, L_0x7fdf6d448920;  1 drivers
L_0x7fdf6d448920 .functor MUXZ 1, L_0x7fdf6d7630e0, L_0x7fdf6d4488b0, L_0x7fdf6d448e90, C4<>;
L_0x7fdf6d448b00 .functor MUXZ 8, L_0x7fdf6d763128, L_0x7fdf6d4487c0, L_0x7fdf6d448e90, C4<>;
S_0x7fdf6d4444c0 .scope module, "ram_bram" "single_port_ram_sync" 14 20, 3 62 0, S_0x7fdf6d4441a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_0x7fdf6d444360 .param/l "ADDR_WIDTH" 0 3 64, +C4<00000000000000000000000000010001>;
P_0x7fdf6d4443a0 .param/l "DATA_WIDTH" 0 3 65, +C4<00000000000000000000000000001000>;
L_0x7fdf6d4487c0 .functor BUFZ 8, L_0x7fdf6d4485c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdf6d4447f0_0 .net *"_ivl_0", 7 0, L_0x7fdf6d4485c0;  1 drivers
v0x7fdf6d4448a0_0 .net *"_ivl_2", 18 0, L_0x7fdf6d448660;  1 drivers
L_0x7fdf6d763098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf6d444950_0 .net *"_ivl_5", 1 0, L_0x7fdf6d763098;  1 drivers
v0x7fdf6d444a10_0 .net "addr_a", 16 0, L_0x7fdf6d449030;  alias, 1 drivers
v0x7fdf6d444ac0_0 .net "clk", 0 0, L_0x7fdf6d448510;  alias, 1 drivers
v0x7fdf6d444b90_0 .net "din_a", 7 0, L_0x7fdf6d450b40;  alias, 1 drivers
v0x7fdf6d444c40_0 .net "dout_a", 7 0, L_0x7fdf6d4487c0;  alias, 1 drivers
v0x7fdf6d444cf0_0 .var/i "i", 31 0;
v0x7fdf6d444da0_0 .var "q_addr_a", 16 0;
v0x7fdf6d444eb0 .array "ram", 0 131071, 7 0;
v0x7fdf6d444f50_0 .net "we", 0 0, L_0x7fdf6d448920;  alias, 1 drivers
L_0x7fdf6d4485c0 .array/port v0x7fdf6d444eb0, L_0x7fdf6d448660;
L_0x7fdf6d448660 .concat [ 17 2 0 0], v0x7fdf6d444da0_0, L_0x7fdf6d763098;
    .scope S_0x7fdf6d419bb0;
T_0 ;
    %wait E_0x7fdf6d408350;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdf6d422350;
T_1 ;
    %wait E_0x7fdf6d432320;
    %load/vec4 v0x7fdf6d432e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fdf6d432a00_0;
    %load/vec4 v0x7fdf6d432790_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdf6d432d60, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fdf6d432790_0;
    %assign/vec4 v0x7fdf6d432c00_0, 0;
    %load/vec4 v0x7fdf6d432840_0;
    %assign/vec4 v0x7fdf6d432cb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdf6d4444c0;
T_2 ;
    %wait E_0x7fdf6d435d80;
    %load/vec4 v0x7fdf6d444f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fdf6d444b90_0;
    %load/vec4 v0x7fdf6d444a10_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdf6d444eb0, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fdf6d444a10_0;
    %assign/vec4 v0x7fdf6d444da0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdf6d4444c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf6d444cf0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fdf6d444cf0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fdf6d444cf0_0;
    %store/vec4a v0x7fdf6d444eb0, 4, 0;
    %load/vec4 v0x7fdf6d444cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf6d444cf0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 3 93 "$readmemh", "test.data", v0x7fdf6d444eb0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fdf6d433720;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf6d433a80_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fdf6d433720;
T_5 ;
    %wait E_0x7fdf6d433a30;
    %load/vec4 v0x7fdf6d434140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d433ee0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf6d433d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d433f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d433ca0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdf6d434030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fdf6d4341d0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d433f90_0, 0, 1;
    %load/vec4 v0x7fdf6d433a80_0;
    %load/vec4 v0x7fdf6d4341d0_0;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %store/vec4 v0x7fdf6d433d40_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d433ee0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d433ca0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d433ee0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf6d433d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d433f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d433ca0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d433ee0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf6d433d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d433f90_0, 0, 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdf6d433720;
T_6 ;
    %wait E_0x7fdf6d4339e0;
    %load/vec4 v0x7fdf6d434140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdf6d4341d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdf6d434030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fdf6d4341d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x7fdf6d4341d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d4341d0_0, 0, 3;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x7fdf6d4341d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d4341d0_0, 0, 3;
    %load/vec4 v0x7fdf6d433e30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdf6d433be0_0, 4, 5;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x7fdf6d4341d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d4341d0_0, 0, 3;
    %load/vec4 v0x7fdf6d433e30_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdf6d433be0_0, 4, 5;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x7fdf6d4341d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d4341d0_0, 0, 3;
    %load/vec4 v0x7fdf6d433e30_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdf6d433be0_0, 4, 5;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x7fdf6d433e30_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdf6d433be0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf6d4341d0_0, 0, 3;
    %load/vec4 v0x7fdf6d433a80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fdf6d433a80_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdf6d435910;
T_7 ;
    %wait E_0x7fdf6d435d80;
    %load/vec4 v0x7fdf6d437910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fdf6d437610_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fdf6d4376a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d437380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d436930_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fdf6d437080_0;
    %assign/vec4 v0x7fdf6d437610_0, 0;
    %load/vec4 v0x7fdf6d437110_0;
    %assign/vec4 v0x7fdf6d4376a0_0, 0;
    %load/vec4 v0x7fdf6d436f60_0;
    %assign/vec4 v0x7fdf6d437380_0, 0;
    %load/vec4 v0x7fdf6d436ff0_0;
    %assign/vec4 v0x7fdf6d436930_0, 0;
    %load/vec4 v0x7fdf6d436ed0_0;
    %load/vec4 v0x7fdf6d4376a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdf6d4372e0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdf6d438390;
T_8 ;
    %wait E_0x7fdf6d438820;
    %load/vec4 v0x7fdf6d4394f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdf6d439360_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fdf6d4392b0_0;
    %assign/vec4 v0x7fdf6d439360_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdf6d439580;
T_9 ;
    %wait E_0x7fdf6d438820;
    %load/vec4 v0x7fdf6d43a990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fdf6d43a8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdf6d43a6f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdf6d43a500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdf6d43a5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d43a650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d43a7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d43a840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fdf6d43a340_0;
    %assign/vec4 v0x7fdf6d43a8e0_0, 0;
    %load/vec4 v0x7fdf6d43a200_0;
    %assign/vec4 v0x7fdf6d43a6f0_0, 0;
    %load/vec4 v0x7fdf6d439ff0_0;
    %assign/vec4 v0x7fdf6d43a500_0, 0;
    %load/vec4 v0x7fdf6d43a0a0_0;
    %assign/vec4 v0x7fdf6d43a5a0_0, 0;
    %load/vec4 v0x7fdf6d43a130_0;
    %assign/vec4 v0x7fdf6d43a650_0, 0;
    %load/vec4 v0x7fdf6d43a2a0_0;
    %assign/vec4 v0x7fdf6d43a7a0_0, 0;
    %load/vec4 v0x7fdf6d43ab20_0;
    %assign/vec4 v0x7fdf6d43a840_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fdf6d439580;
T_10 ;
    %wait E_0x7fdf6d439dd0;
    %load/vec4 v0x7fdf6d43a8e0_0;
    %store/vec4 v0x7fdf6d43a340_0, 0, 5;
    %load/vec4 v0x7fdf6d43a500_0;
    %store/vec4 v0x7fdf6d439ff0_0, 0, 8;
    %load/vec4 v0x7fdf6d43a5a0_0;
    %store/vec4 v0x7fdf6d43a0a0_0, 0, 3;
    %load/vec4 v0x7fdf6d439e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x7fdf6d43a6f0_0;
    %addi 1, 0, 4;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x7fdf6d43a6f0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x7fdf6d43a200_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d43a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d43a2a0_0, 0, 1;
    %load/vec4 v0x7fdf6d43a8e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x7fdf6d43a840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf6d43a340_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43a200_0, 0, 4;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x7fdf6d439e40_0;
    %load/vec4 v0x7fdf6d43a6f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf6d43a340_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43a200_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf6d43a0a0_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x7fdf6d439e40_0;
    %load/vec4 v0x7fdf6d43a6f0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x7fdf6d43a840_0;
    %load/vec4 v0x7fdf6d43a500_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdf6d439ff0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43a200_0, 0, 4;
    %load/vec4 v0x7fdf6d43a5a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fdf6d43a340_0, 0, 5;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x7fdf6d43a5a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d43a0a0_0, 0, 3;
T_10.15 ;
T_10.12 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x7fdf6d439e40_0;
    %load/vec4 v0x7fdf6d43a6f0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x7fdf6d43a840_0;
    %load/vec4 v0x7fdf6d43a500_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x7fdf6d43a2a0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fdf6d43a340_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43a200_0, 0, 4;
T_10.16 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7fdf6d439e40_0;
    %load/vec4 v0x7fdf6d43a6f0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d43a340_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d43a130_0, 0, 1;
T_10.18 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdf6d43cfb0;
T_11 ;
    %wait E_0x7fdf6d438820;
    %load/vec4 v0x7fdf6d43e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fdf6d43e1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdf6d43df40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdf6d43dfe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdf6d43e090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d43e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d43e330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d43e140_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fdf6d43dce0_0;
    %assign/vec4 v0x7fdf6d43e1e0_0, 0;
    %load/vec4 v0x7fdf6d43da20_0;
    %assign/vec4 v0x7fdf6d43df40_0, 0;
    %load/vec4 v0x7fdf6d43dab0_0;
    %assign/vec4 v0x7fdf6d43dfe0_0, 0;
    %load/vec4 v0x7fdf6d43db50_0;
    %assign/vec4 v0x7fdf6d43e090_0, 0;
    %load/vec4 v0x7fdf6d43dd90_0;
    %assign/vec4 v0x7fdf6d43e290_0, 0;
    %load/vec4 v0x7fdf6d43de30_0;
    %assign/vec4 v0x7fdf6d43e330_0, 0;
    %load/vec4 v0x7fdf6d43dc40_0;
    %assign/vec4 v0x7fdf6d43e140_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdf6d43cfb0;
T_12 ;
    %wait E_0x7fdf6d43d820;
    %load/vec4 v0x7fdf6d43e1e0_0;
    %store/vec4 v0x7fdf6d43dce0_0, 0, 5;
    %load/vec4 v0x7fdf6d43dfe0_0;
    %store/vec4 v0x7fdf6d43dab0_0, 0, 8;
    %load/vec4 v0x7fdf6d43e090_0;
    %store/vec4 v0x7fdf6d43db50_0, 0, 3;
    %load/vec4 v0x7fdf6d43e140_0;
    %store/vec4 v0x7fdf6d43dc40_0, 0, 1;
    %load/vec4 v0x7fdf6d43d8b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7fdf6d43df40_0;
    %addi 1, 0, 4;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7fdf6d43df40_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x7fdf6d43da20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d43de30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d43dd90_0, 0, 1;
    %load/vec4 v0x7fdf6d43e1e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x7fdf6d43e710_0;
    %load/vec4 v0x7fdf6d43e330_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf6d43dce0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43da20_0, 0, 4;
    %load/vec4 v0x7fdf6d43e5f0_0;
    %store/vec4 v0x7fdf6d43dab0_0, 0, 8;
    %load/vec4 v0x7fdf6d43e5f0_0;
    %xnor/r;
    %store/vec4 v0x7fdf6d43dc40_0, 0, 1;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d43dd90_0, 0, 1;
    %load/vec4 v0x7fdf6d43d8b0_0;
    %load/vec4 v0x7fdf6d43df40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf6d43dce0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43da20_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf6d43db50_0, 0, 3;
T_12.10 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x7fdf6d43dfe0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fdf6d43dd90_0, 0, 1;
    %load/vec4 v0x7fdf6d43d8b0_0;
    %load/vec4 v0x7fdf6d43df40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x7fdf6d43dfe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fdf6d43dab0_0, 0, 8;
    %load/vec4 v0x7fdf6d43e090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d43db50_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43da20_0, 0, 4;
    %load/vec4 v0x7fdf6d43e090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fdf6d43dce0_0, 0, 5;
T_12.14 ;
T_12.12 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x7fdf6d43e140_0;
    %store/vec4 v0x7fdf6d43dd90_0, 0, 1;
    %load/vec4 v0x7fdf6d43d8b0_0;
    %load/vec4 v0x7fdf6d43df40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fdf6d43dce0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf6d43da20_0, 0, 4;
T_12.16 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x7fdf6d43d8b0_0;
    %load/vec4 v0x7fdf6d43df40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d43dce0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d43de30_0, 0, 1;
T_12.18 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fdf6d43ad40;
T_13 ;
    %wait E_0x7fdf6d435d80;
    %load/vec4 v0x7fdf6d43ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdf6d43c9f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdf6d43ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d43c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d43bcd0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fdf6d43c420_0;
    %assign/vec4 v0x7fdf6d43c9f0_0, 0;
    %load/vec4 v0x7fdf6d43c4d0_0;
    %assign/vec4 v0x7fdf6d43ca80_0, 0;
    %load/vec4 v0x7fdf6d43c2e0_0;
    %assign/vec4 v0x7fdf6d43c760_0, 0;
    %load/vec4 v0x7fdf6d43c380_0;
    %assign/vec4 v0x7fdf6d43bcd0_0, 0;
    %load/vec4 v0x7fdf6d43c230_0;
    %load/vec4 v0x7fdf6d43ca80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdf6d43c6c0, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fdf6d43e820;
T_14 ;
    %wait E_0x7fdf6d435d80;
    %load/vec4 v0x7fdf6d4407f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fdf6d440500_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fdf6d440590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d440270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d43f7e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fdf6d43ff30_0;
    %assign/vec4 v0x7fdf6d440500_0, 0;
    %load/vec4 v0x7fdf6d43ffe0_0;
    %assign/vec4 v0x7fdf6d440590_0, 0;
    %load/vec4 v0x7fdf6d43fdf0_0;
    %assign/vec4 v0x7fdf6d440270_0, 0;
    %load/vec4 v0x7fdf6d43fe90_0;
    %assign/vec4 v0x7fdf6d43f7e0_0, 0;
    %load/vec4 v0x7fdf6d43fd40_0;
    %load/vec4 v0x7fdf6d440590_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdf6d4401d0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdf6d437c60;
T_15 ;
    %wait E_0x7fdf6d438820;
    %load/vec4 v0x7fdf6d440f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d440e20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fdf6d440d00_0;
    %assign/vec4 v0x7fdf6d440e20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdf6d4349f0;
T_16 ;
    %wait E_0x7fdf6d435d80;
    %load/vec4 v0x7fdf6d443cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fdf6d443670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdf6d4425f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fdf6d443310_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fdf6d442f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdf6d443280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdf6d443700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d4437e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d4435c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdf6d443500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d443460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdf6d442ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdf6d4433b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fdf6d442540_0;
    %assign/vec4 v0x7fdf6d443670_0, 0;
    %load/vec4 v0x7fdf6d442090_0;
    %assign/vec4 v0x7fdf6d4425f0_0, 0;
    %load/vec4 v0x7fdf6d4421f0_0;
    %assign/vec4 v0x7fdf6d443310_0, 0;
    %load/vec4 v0x7fdf6d441eb0_0;
    %assign/vec4 v0x7fdf6d442f50_0, 0;
    %load/vec4 v0x7fdf6d442140_0;
    %assign/vec4 v0x7fdf6d443280_0, 0;
    %load/vec4 v0x7fdf6d4426d0_0;
    %assign/vec4 v0x7fdf6d443700_0, 0;
    %load/vec4 v0x7fdf6d442760_0;
    %assign/vec4 v0x7fdf6d4437e0_0, 0;
    %load/vec4 v0x7fdf6d442400_0;
    %assign/vec4 v0x7fdf6d4435c0_0, 0;
    %load/vec4 v0x7fdf6d442350_0;
    %assign/vec4 v0x7fdf6d443500_0, 0;
    %load/vec4 v0x7fdf6d442960_0;
    %assign/vec4 v0x7fdf6d443460_0, 0;
    %load/vec4 v0x7fdf6d441f60_0;
    %assign/vec4 v0x7fdf6d442ff0_0, 0;
    %load/vec4 v0x7fdf6d4422a0_0;
    %assign/vec4 v0x7fdf6d4433b0_0, 0;
    %load/vec4 v0x7fdf6d4424a0_0;
    %assign/vec4 v0x7fdf6d442ec0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fdf6d4349f0;
T_17 ;
    %wait E_0x7fdf6d4358b0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d4422a0_0, 0, 8;
    %load/vec4 v0x7fdf6d442960_0;
    %load/vec4 v0x7fdf6d442d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fdf6d442cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x7fdf6d442bd0_0;
    %store/vec4 v0x7fdf6d4422a0_0, 0, 8;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x7fdf6d442ff0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fdf6d4422a0_0, 0, 8;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x7fdf6d442ff0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fdf6d4422a0_0, 0, 8;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x7fdf6d442ff0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fdf6d4422a0_0, 0, 8;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x7fdf6d442ff0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fdf6d4422a0_0, 0, 8;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fdf6d4349f0;
T_18 ;
    %wait E_0x7fdf6d4357c0;
    %load/vec4 v0x7fdf6d443670_0;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %load/vec4 v0x7fdf6d4425f0_0;
    %store/vec4 v0x7fdf6d442090_0, 0, 3;
    %load/vec4 v0x7fdf6d443310_0;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d442f50_0;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %load/vec4 v0x7fdf6d443280_0;
    %store/vec4 v0x7fdf6d442140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d443aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d442c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d442400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d442350_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d4424a0_0, 0, 1;
    %load/vec4 v0x7fdf6d442e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf6d442140_0, 4, 1;
T_18.0 ;
    %load/vec4 v0x7fdf6d443460_0;
    %inv;
    %load/vec4 v0x7fdf6d442960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fdf6d442d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7fdf6d442cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v0x7fdf6d443fb0_0;
    %nor/r;
    %load/vec4 v0x7fdf6d442800_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0x7fdf6d442800_0;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
T_18.9 ;
    %vpi_call 8 252 "$write", "%c", v0x7fdf6d442800_0 {0 0 0};
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x7fdf6d443fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
T_18.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d4424a0_0, 0, 1;
    %vpi_call 8 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 8 262 "$finish" {0 0 0};
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7fdf6d442cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %jmp T_18.14;
T_18.13 ;
    %load/vec4 v0x7fdf6d442ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442c60_0, 0, 1;
T_18.15 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %load/vec4 v0x7fdf6d442b40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d443b40_0;
    %store/vec4 v0x7fdf6d442350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442400_0, 0, 1;
T_18.17 ;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fdf6d443670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %jmp T_18.32;
T_18.19 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d443b40_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.36;
T_18.35 ;
    %load/vec4 v0x7fdf6d443b40_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_18.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
T_18.37 ;
T_18.36 ;
T_18.33 ;
    %jmp T_18.32;
T_18.20 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf6d442090_0, 0, 3;
    %load/vec4 v0x7fdf6d443b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_18.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_18.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_18.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_18.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_18.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_18.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_18.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_18.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf6d442140_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
    %jmp T_18.52;
T_18.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
    %jmp T_18.52;
T_18.52 ;
    %pop/vec4 1;
T_18.39 ;
    %jmp T_18.32;
T_18.21 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d4425f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d442090_0, 0, 3;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.55, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %jmp T_18.56;
T_18.55 ;
    %load/vec4 v0x7fdf6d443b40_0;
    %load/vec4 v0x7fdf6d443310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d4421f0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_18.58, 8;
T_18.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.58, 8;
 ; End of false expr.
    %blend;
T_18.58;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.56 ;
T_18.53 ;
    %jmp T_18.32;
T_18.22 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d443310_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d443b40_0;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
    %load/vec4 v0x7fdf6d4421f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.61 ;
T_18.59 ;
    %jmp T_18.32;
T_18.23 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d4425f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d442090_0, 0, 3;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.65, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %jmp T_18.66;
T_18.65 ;
    %load/vec4 v0x7fdf6d443b40_0;
    %load/vec4 v0x7fdf6d443310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d4421f0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_18.68, 8;
T_18.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.68, 8;
 ; End of false expr.
    %blend;
T_18.68;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.66 ;
T_18.63 ;
    %jmp T_18.32;
T_18.24 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d443310_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d442b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.71, 8;
    %load/vec4 v0x7fdf6d443b40_0;
    %store/vec4 v0x7fdf6d442350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442400_0, 0, 1;
T_18.71 ;
    %load/vec4 v0x7fdf6d4421f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.73 ;
T_18.69 ;
    %jmp T_18.32;
T_18.25 ;
    %load/vec4 v0x7fdf6d443fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.75, 8;
    %load/vec4 v0x7fdf6d443280_0;
    %pad/u 8;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.75 ;
    %jmp T_18.32;
T_18.26 ;
    %load/vec4 v0x7fdf6d443fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.77 ;
    %jmp T_18.32;
T_18.27 ;
    %load/vec4 v0x7fdf6d443fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.79, 8;
    %load/vec4 v0x7fdf6d443310_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %ix/getv 4, v0x7fdf6d442f50_0;
    %load/vec4a v0x7fdf6d441dc0, 4;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
    %load/vec4 v0x7fdf6d442f50_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %load/vec4 v0x7fdf6d4421f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.81 ;
T_18.79 ;
    %jmp T_18.32;
T_18.28 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d4425f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d442090_0, 0, 3;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.85, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %pad/u 17;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %jmp T_18.86;
T_18.85 ;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdf6d443b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fdf6d442f50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %jmp T_18.88;
T_18.87 ;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.89, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fdf6d442f50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %jmp T_18.90;
T_18.89 ;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.91, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %jmp T_18.92;
T_18.91 ;
    %load/vec4 v0x7fdf6d443b40_0;
    %load/vec4 v0x7fdf6d443310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d4421f0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_18.94, 8;
T_18.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.94, 8;
 ; End of false expr.
    %blend;
T_18.94;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.92 ;
T_18.90 ;
T_18.88 ;
T_18.86 ;
T_18.83 ;
    %jmp T_18.32;
T_18.29 ;
    %load/vec4 v0x7fdf6d443310_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.95, 8;
    %load/vec4 v0x7fdf6d443310_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %jmp T_18.96;
T_18.95 ;
    %load/vec4 v0x7fdf6d443fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.97, 8;
    %load/vec4 v0x7fdf6d443310_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d443940_0;
    %store/vec4 v0x7fdf6d4426d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d442760_0, 0, 1;
    %load/vec4 v0x7fdf6d442f50_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %load/vec4 v0x7fdf6d4421f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.99 ;
T_18.97 ;
T_18.96 ;
    %jmp T_18.32;
T_18.30 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d4425f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdf6d442090_0, 0, 3;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.103, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %pad/u 17;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %jmp T_18.104;
T_18.103 ;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdf6d443b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fdf6d442f50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %jmp T_18.106;
T_18.105 ;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.107, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fdf6d442f50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %jmp T_18.108;
T_18.107 ;
    %load/vec4 v0x7fdf6d4425f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.109, 4;
    %load/vec4 v0x7fdf6d443b40_0;
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %jmp T_18.110;
T_18.109 ;
    %load/vec4 v0x7fdf6d443b40_0;
    %load/vec4 v0x7fdf6d443310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d4421f0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_18.112, 8;
T_18.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.112, 8;
 ; End of false expr.
    %blend;
T_18.112;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.110 ;
T_18.108 ;
T_18.106 ;
T_18.104 ;
T_18.101 ;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x7fdf6d443e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443c20_0, 0, 1;
    %load/vec4 v0x7fdf6d443310_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fdf6d4421f0_0, 0, 17;
    %load/vec4 v0x7fdf6d442f50_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fdf6d441eb0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d443aa0_0, 0, 1;
    %load/vec4 v0x7fdf6d4421f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf6d442540_0, 0, 5;
T_18.115 ;
T_18.113 ;
    %jmp T_18.32;
T_18.32 ;
    %pop/vec4 1;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fdf6d432f10;
T_19 ;
    %wait E_0x7fdf6d4333d0;
    %load/vec4 v0x7fdf6d4467a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d447c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf6d447d90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf6d447d90_0, 0;
    %load/vec4 v0x7fdf6d447d90_0;
    %assign/vec4 v0x7fdf6d447c00_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fdf6d432f10;
T_20 ;
    %wait E_0x7fdf6d435d80;
    %load/vec4 v0x7fdf6d447320_0;
    %assign/vec4 v0x7fdf6d447960_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fdf6d410430;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d447e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf6d447ee0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7fdf6d447e50_0;
    %nor/r;
    %store/vec4 v0x7fdf6d447e50_0, 0, 1;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf6d447ee0_0, 0, 1;
T_21.2 ;
    %delay 1000, 0;
    %load/vec4 v0x7fdf6d447e50_0;
    %nor/r;
    %store/vec4 v0x7fdf6d447e50_0, 0, 1;
    %jmp T_21.2;
    %vpi_call 4 25 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7fdf6d410430;
T_22 ;
    %vpi_call 4 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdf6d410430 {0 0 0};
    %delay 200000, 0;
    %vpi_call 4 31 "$stop" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "src/IF.v";
    "src/common/block_ram/block_ram.v";
    "sim/testbench.v";
    "src/riscv_top.v";
    "src/cpu.v";
    "src/MemCtrl.v";
    "src/hci.v";
    "src/common/fifo/fifo.v";
    "src/common/uart/uart.v";
    "src/common/uart/uart_baud_clk.v";
    "src/common/uart/uart_rx.v";
    "src/common/uart/uart_tx.v";
    "src/ram.v";
