// Seed: 1150358317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign {id_3, 1} = id_3 > 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output supply1 id_12,
    input wor id_13,
    input tri0 id_14,
    output uwire id_15,
    input wand id_16,
    input tri1 id_17,
    output tri0 id_18
);
  wire id_20;
  wire id_21;
  tri0 id_22;
  supply1 id_23 = id_22 == id_17;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_20
  );
  assign id_15 = 1;
  wire id_24;
  id_25(
      1, id_7, 1
  );
endmodule
