<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8729.36 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7311.30 --|
|-- Mem Ch  2: Reads (MB/s):  8756.06 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7271.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8756.06 --||-- NODE 1 Mem Read (MB/s) :  8729.36 --|
|-- NODE 0 Mem Write(MB/s) :  7271.02 --||-- NODE 1 Mem Write(MB/s) :  7311.30 --|
|-- NODE 0 P. Write (T/s):     131353 --||-- NODE 1 P. Write (T/s):     127825 --|
|-- NODE 0 Memory (MB/s):    16027.08 --||-- NODE 1 Memory (MB/s):    16040.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17485.42                --|
            |--                System Write Throughput(MB/s):      14582.32                --|
            |--               System Memory Throughput(MB/s):      32067.74                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 450
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      71 M        69 K    19 M   183 M     80 M   372     692 K
 1      66 M       102 K    21 M   185 M     83 M     0     678 K
-----------------------------------------------------------------------
 *     138 M       172 K    40 M   369 M    163 M   372    1370 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 40.09        
Core2: 70.97        Core3: 79.11        
Core4: 137.65        Core5: 121.19        
Core6: 90.13        Core7: 42.45        
Core8: 39.52        Core9: 103.38        
Core10: 81.35        Core11: 122.68        
Core12: 136.02        Core13: 104.52        
Core14: 39.93        Core15: 40.65        
Core16: 80.53        Core17: 73.13        
Core18: 118.69        Core19: 139.94        
Core20: 136.71        Core21: 29.77        
Core22: 44.35        Core23: 48.63        
Core24: 75.50        Core25: 141.01        
Core26: 114.88        Core27: 59.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.20
Socket1: 88.94
DDR read Latency(ns)
Socket0: 220.43
Socket1: 222.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.79        Core1: 34.99        
Core2: 70.04        Core3: 82.78        
Core4: 137.00        Core5: 121.64        
Core6: 83.74        Core7: 38.49        
Core8: 40.45        Core9: 94.81        
Core10: 84.23        Core11: 122.32        
Core12: 134.85        Core13: 110.89        
Core14: 35.09        Core15: 39.15        
Core16: 80.46        Core17: 79.09        
Core18: 120.61        Core19: 138.03        
Core20: 45.89        Core21: 30.60        
Core22: 44.31        Core23: 53.87        
Core24: 88.07        Core25: 139.50        
Core26: 115.53        Core27: 57.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.27
Socket1: 86.87
DDR read Latency(ns)
Socket0: 222.17
Socket1: 225.53
irq_total: 272142.086547857
cpu_total: 55.71
cpu_0: 82.40
cpu_1: 84.40
cpu_2: 18.26
cpu_3: 12.02
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 4.71
cpu_7: 86.79
cpu_8: 84.13
cpu_9: 2.79
cpu_10: 10.82
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 14.08
cpu_14: 77.49
cpu_15: 71.31
cpu_16: 10.62
cpu_17: 14.54
cpu_18: 87.65
cpu_19: 99.87
cpu_20: 2.79
cpu_21: 78.42
cpu_22: 74.57
cpu_23: 26.69
cpu_24: 9.83
cpu_25: 100.00
cpu_26: 99.93
cpu_27: 5.64
enp130s0f0_tx_bytes: 2114697818
enp130s0f1_tx_bytes: 2141521329
enp4s0f0_tx_bytes: 2131661302
enp4s0f1_tx_bytes: 2280419123
Total_tx_bytes: 8668299572
enp130s0f0_rx_packets_phy: 313339
enp130s0f1_rx_packets_phy: 316070
enp4s0f0_rx_packets_phy: 315103
enp4s0f1_rx_packets_phy: 297410
Total_rx_packets_phy: 1241922
enp130s0f0_tx_packets_phy: 280821
enp130s0f1_tx_packets_phy: 286366
enp4s0f0_tx_packets_phy: 268935
enp4s0f1_tx_packets_phy: 293692
Total_tx_packets_phy: 1129814
enp130s0f0_tx_packets: 244913
enp130s0f1_tx_packets: 246114
enp4s0f0_tx_packets: 246660
enp4s0f1_tx_packets: 263116
Total_tx_packets: 1000803
enp130s0f0_rx_bytes_phy: 2537603594
enp130s0f1_rx_bytes_phy: 2605270526
enp4s0f0_rx_bytes_phy: 2637991490
enp4s0f1_rx_bytes_phy: 2417911508
Total_rx_bytes_phy: 10198777118
enp130s0f0_tx_bytes_phy: 2118067090
enp130s0f1_tx_bytes_phy: 2145082550
enp4s0f0_tx_bytes_phy: 2133973125
enp4s0f1_tx_bytes_phy: 2283358339
Total_tx_bytes_phy: 8680481104
enp130s0f0_rx_packets: 313340
enp130s0f1_rx_packets: 316074
enp4s0f0_rx_packets: 315116
enp4s0f1_rx_packets: 297424
Total_rx_packets: 1241954
enp130s0f0_rx_bytes: 2521017169
enp130s0f1_rx_bytes: 2588658110
enp4s0f0_rx_bytes: 2620701804
enp4s0f1_rx_bytes: 2402214344
Total_rx_bytes: 10132591427


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.92        Core1: 39.16        
Core2: 70.41        Core3: 79.22        
Core4: 135.91        Core5: 120.37        
Core6: 98.96        Core7: 41.25        
Core8: 32.30        Core9: 98.66        
Core10: 78.88        Core11: 121.77        
Core12: 134.89        Core13: 106.37        
Core14: 37.39        Core15: 37.69        
Core16: 82.93        Core17: 76.22        
Core18: 118.33        Core19: 136.40        
Core20: 94.67        Core21: 29.09        
Core22: 46.98        Core23: 51.46        
Core24: 78.04        Core25: 137.80        
Core26: 114.77        Core27: 60.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.88
Socket1: 87.58
DDR read Latency(ns)
Socket0: 222.20
Socket1: 223.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.17        Core1: 36.64        
Core2: 69.72        Core3: 75.80        
Core4: 134.46        Core5: 121.79        
Core6: 89.17        Core7: 37.39        
Core8: 32.59        Core9: 88.76        
Core10: 78.18        Core11: 122.52        
Core12: 132.80        Core13: 95.02        
Core14: 35.41        Core15: 39.08        
Core16: 80.49        Core17: 72.94        
Core18: 108.99        Core19: 134.48        
Core20: 138.59        Core21: 29.84        
Core22: 45.12        Core23: 49.11        
Core24: 75.60        Core25: 134.17        
Core26: 114.25        Core27: 69.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.42
Socket1: 86.30
DDR read Latency(ns)
Socket0: 220.08
Socket1: 217.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.62        Core1: 39.81        
Core2: 68.89        Core3: 80.53        
Core4: 137.20        Core5: 120.60        
Core6: 86.71        Core7: 37.45        
Core8: 38.22        Core9: 97.12        
Core10: 73.17        Core11: 121.80        
Core12: 135.45        Core13: 110.57        
Core14: 36.90        Core15: 41.05        
Core16: 82.98        Core17: 77.62        
Core18: 120.35        Core19: 137.30        
Core20: 47.79        Core21: 28.79        
Core22: 43.81        Core23: 52.63        
Core24: 79.87        Core25: 138.64        
Core26: 115.88        Core27: 58.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.03
Socket1: 87.78
DDR read Latency(ns)
Socket0: 222.63
Socket1: 224.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 37.44        
Core2: 69.07        Core3: 80.46        
Core4: 135.37        Core5: 119.29        
Core6: 94.19        Core7: 39.53        
Core8: 36.18        Core9: 92.76        
Core10: 80.03        Core11: 119.50        
Core12: 133.73        Core13: 106.46        
Core14: 39.02        Core15: 41.95        
Core16: 82.40        Core17: 76.10        
Core18: 120.35        Core19: 138.76        
Core20: 45.17        Core21: 28.51        
Core22: 42.63        Core23: 53.99        
Core24: 89.87        Core25: 140.20        
Core26: 116.69        Core27: 53.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.45
Socket1: 87.16
DDR read Latency(ns)
Socket0: 220.93
Socket1: 226.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1726
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14488776646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14488794234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7244404016; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7244404016; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7244561809; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7244561809; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023015991; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6337065; Consumed Joules: 386.78; Watts: 64.32; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1608061; Consumed DRAM Joules: 24.60; DRAM Watts: 4.09
S1P0; QPIClocks: 14452250894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14452263218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7226252343; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7226252343; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7226146811; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7226146811; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6021815471; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6565548; Consumed Joules: 400.73; Watts: 66.64; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1720312; Consumed DRAM Joules: 26.32; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.11   0.98    1.20      21 M     36 M    0.40    0.45    0.02    0.03     4256     4387       15     62
   1    1     0.10   0.09   1.05    1.20      24 M     38 M    0.35    0.46    0.02    0.04     4256     3336       42     58
   2    0     0.08   0.53   0.16    0.64    3388 K   4722 K    0.28    0.31    0.00    0.01       56       49      145     61
   3    1     0.06   0.41   0.15    0.67    2898 K   3715 K    0.22    0.26    0.00    0.01      168      121       93     58
   4    0     0.06   0.05   1.20    1.20      63 M     73 M    0.14    0.17    0.11    0.13     2968     5535       63     61
   5    1     0.09   0.08   1.20    1.20      73 M     86 M    0.15    0.17    0.08    0.09     3416      320     6594     57
   6    0     0.04   0.90   0.05    0.79    1042 K   1412 K    0.26    0.32    0.00    0.00        0      101       22     61
   7    1     0.10   0.10   1.06    1.20      24 M     37 M    0.35    0.43    0.02    0.03     3920     3334        8     57
   8    0     0.11   0.11   1.02    1.20      22 M     36 M    0.38    0.49    0.02    0.03     5376     4280       45     61
   9    1     0.02   0.87   0.02    0.64     610 K    886 K    0.31    0.14    0.00    0.00      336       20       23     58
  10    0     0.04   0.39   0.10    0.63    2616 K   3601 K    0.27    0.16    0.01    0.01       56       60       36     60
  11    1     0.06   0.05   1.20    1.20      82 M     93 M    0.13    0.15    0.12    0.14     3640      205     7456     56
  12    0     0.04   0.03   1.20    1.20      65 M     75 M    0.13    0.18    0.17    0.19     2688     5768       91     60
  13    1     0.05   0.43   0.11    0.65    4000 K   4980 K    0.20    0.12    0.01    0.01      224      132       12     57
  14    0     0.07   0.07   0.92    1.20      24 M     36 M    0.32    0.44    0.03    0.05     3864     4649       69     61
  15    1     0.06   0.06   0.90    1.20      22 M     33 M    0.33    0.41    0.04    0.06     5712     3095        8     56
  16    0     0.04   0.44   0.09    0.61    2530 K   3713 K    0.32    0.13    0.01    0.01      168       40        8     62
  17    1     0.05   0.41   0.12    0.62    3444 K   4531 K    0.24    0.24    0.01    0.01      224      179      241     58
  18    0     0.03   0.03   1.06    1.20      75 M     87 M    0.13    0.15    0.21    0.25     3864        3     8335     61
  19    1     0.03   0.02   1.20    1.20      62 M     70 M    0.12    0.18    0.21    0.24     3528     7145        0     57
  20    0     0.01   0.52   0.02    0.79     615 K    853 K    0.28    0.31    0.00    0.01        0       58       11     62
  21    1     0.10   0.10   0.95    1.20      18 M     34 M    0.45    0.47    0.02    0.03     5544     3346        3     57
  22    0     0.07   0.08   0.89    1.20      22 M     34 M    0.35    0.41    0.03    0.04     4816     3653      161     61
  23    1     0.12   0.39   0.31    0.77    3665 K   5280 K    0.31    0.43    0.00    0.00      112      179       63     59
  24    0     0.06   0.36   0.16    0.72    2544 K   2889 K    0.12    0.13    0.00    0.00      112       31       91     62
  25    1     0.03   0.02   1.20    1.20      62 M     71 M    0.12    0.17    0.22    0.25      840     4536        1     58
  26    0     0.08   0.07   1.20    1.20      72 M     85 M    0.15    0.21    0.09    0.10     3416      195     7189     60
  27    1     0.04   0.36   0.10    0.77     884 K   1595 K    0.45    0.12    0.00    0.00      112       47        7     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.65    1.14     382 M    482 M    0.21    0.29    0.04    0.06    31640    28809    16281     55
 SKT    1     0.06   0.09   0.68    1.13     386 M    486 M    0.21    0.28    0.04    0.05    32032    25995    14551     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.67    1.14     768 M    968 M    0.21    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  193 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 58.48 %

 C1 core residency: 26.71 %; C3 core residency: 2.87 %; C6 core residency: 11.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   25%    25%   
 SKT    1       25 G     25 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  102 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.84    36.45     323.54      20.53         382.17
 SKT   1    43.90    36.49     336.75      21.92         389.04
---------------------------------------------------------------------------------------------------------------
       *    87.75    72.94     660.30      42.45         385.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

perl: warning: Setting locale failed.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)
perl: warning: Please check that your locale settings:

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9ba
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8783.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7282.85 --|
|-- Mem Ch  2: Reads (MB/s):  8716.33 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7292.33 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8716.33 --||-- NODE 1 Mem Read (MB/s) :  8783.39 --|
|-- NODE 0 Mem Write(MB/s) :  7292.33 --||-- NODE 1 Mem Write(MB/s) :  7282.85 --|
|-- NODE 0 P. Write (T/s):     130537 --||-- NODE 1 P. Write (T/s):     131305 --|
|-- NODE 0 Memory (MB/s):    16008.66 --||-- NODE 1 Memory (MB/s):    16066.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17499.72                --|
            |--                System Write Throughput(MB/s):      14575.18                --|
            |--               System Memory Throughput(MB/s):      32074.90                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: af0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      71 M        76 K    20 M   180 M     83 M   108     732 K
 1      67 M        58 K    20 M   181 M     87 M    72     644 K
-----------------------------------------------------------------------
 *     139 M       134 K    40 M   362 M    171 M   180    1376 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.60        Core1: 32.02        
Core2: 59.32        Core3: 80.60        
Core4: 130.58        Core5: 121.73        
Core6: 85.20        Core7: 34.49        
Core8: 36.49        Core9: 71.63        
Core10: 103.03        Core11: 121.50        
Core12: 129.67        Core13: 86.52        
Core14: 45.66        Core15: 34.34        
Core16: 50.19        Core17: 102.37        
Core18: 119.26        Core19: 138.91        
Core20: 67.06        Core21: 39.62        
Core22: 32.49        Core23: 46.63        
Core24: 78.80        Core25: 142.11        
Core26: 120.03        Core27: 71.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.51
Socket1: 85.85
DDR read Latency(ns)
Socket0: 214.28
Socket1: 222.04
irq_total: 272950.889198028
cpu_total: 55.19
cpu_0: 86.59
cpu_1: 84.26
cpu_2: 5.44
cpu_3: 12.82
cpu_4: 100.00
cpu_5: 95.22
cpu_6: 4.12
cpu_7: 76.56
cpu_8: 91.04
cpu_9: 10.36
cpu_10: 1.93
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.73
cpu_14: 78.82
cpu_15: 74.10
cpu_16: 9.36
cpu_17: 2.19
cpu_18: 99.40
cpu_19: 100.00
cpu_20: 11.29
cpu_21: 71.05
cpu_22: 70.85
cpu_23: 30.35
cpu_24: 20.19
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 7.77
enp130s0f0_tx_bytes_phy: 2178305418
enp130s0f1_tx_bytes_phy: 2160975477
enp4s0f0_tx_bytes_phy: 2205076507
enp4s0f1_tx_bytes_phy: 2343025598
Total_tx_bytes_phy: 8887383000
enp130s0f0_rx_bytes: 2456087556
enp130s0f1_rx_bytes: 2572954605
enp4s0f0_rx_bytes: 2584853797
enp4s0f1_rx_bytes: 2437191258
Total_rx_bytes: 10051087216
enp130s0f0_rx_packets_phy: 297281
enp130s0f1_rx_packets_phy: 315848
enp4s0f0_rx_packets_phy: 315661
enp4s0f1_rx_packets_phy: 304301
Total_rx_packets_phy: 1233091
enp130s0f0_tx_bytes: 2175345540
enp130s0f1_tx_bytes: 2157644771
enp4s0f0_tx_bytes: 2202767665
enp4s0f1_tx_bytes: 2340075194
Total_tx_bytes: 8875833170
enp130s0f0_tx_packets_phy: 284281
enp130s0f1_tx_packets_phy: 287247
enp4s0f0_tx_packets_phy: 280739
enp4s0f1_tx_packets_phy: 304379
Total_tx_packets_phy: 1156646
enp130s0f0_rx_packets: 297281
enp130s0f1_rx_packets: 315866
enp4s0f0_rx_packets: 315670
enp4s0f1_rx_packets: 304314
Total_rx_packets: 1233131
enp130s0f0_tx_packets: 252926
enp130s0f1_tx_packets: 251410
enp4s0f0_tx_packets: 261748
enp4s0f1_tx_packets: 273920
Total_tx_packets: 1040004
enp130s0f0_rx_bytes_phy: 2472552704
enp130s0f1_rx_bytes_phy: 2589190763
enp4s0f0_rx_bytes_phy: 2601919916
enp4s0f1_rx_bytes_phy: 2453092687
Total_rx_bytes_phy: 10116756070


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.13        Core1: 35.04        
Core2: 59.23        Core3: 79.31        
Core4: 129.43        Core5: 120.02        
Core6: 88.49        Core7: 34.59        
Core8: 29.36        Core9: 66.98        
Core10: 104.44        Core11: 119.66        
Core12: 128.17        Core13: 77.83        
Core14: 45.38        Core15: 31.87        
Core16: 59.55        Core17: 90.88        
Core18: 117.72        Core19: 136.15        
Core20: 64.42        Core21: 33.96        
Core22: 32.71        Core23: 46.34        
Core24: 76.04        Core25: 138.71        
Core26: 116.98        Core27: 67.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.81
Socket1: 84.77
DDR read Latency(ns)
Socket0: 216.23
Socket1: 222.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 36.90        
Core2: 48.48        Core3: 77.81        
Core4: 130.75        Core5: 119.98        
Core6: 98.24        Core7: 35.47        
Core8: 32.53        Core9: 69.76        
Core10: 131.11        Core11: 120.38        
Core12: 129.02        Core13: 76.04        
Core14: 47.91        Core15: 30.42        
Core16: 61.28        Core17: 91.64        
Core18: 117.25        Core19: 135.14        
Core20: 69.57        Core21: 34.16        
Core22: 34.48        Core23: 46.27        
Core24: 75.91        Core25: 138.72        
Core26: 117.36        Core27: 63.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.90
Socket1: 85.04
DDR read Latency(ns)
Socket0: 212.93
Socket1: 217.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 35.86        
Core2: 48.99        Core3: 73.39        
Core4: 130.10        Core5: 120.79        
Core6: 94.43        Core7: 34.14        
Core8: 31.78        Core9: 69.40        
Core10: 102.99        Core11: 119.78        
Core12: 129.31        Core13: 84.01        
Core14: 46.82        Core15: 29.34        
Core16: 60.57        Core17: 100.10        
Core18: 117.64        Core19: 135.25        
Core20: 65.59        Core21: 34.51        
Core22: 34.66        Core23: 46.00        
Core24: 77.43        Core25: 138.69        
Core26: 118.14        Core27: 69.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.78
Socket1: 84.07
DDR read Latency(ns)
Socket0: 215.70
Socket1: 221.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 34.93        
Core2: 54.30        Core3: 77.27        
Core4: 130.25        Core5: 119.42        
Core6: 90.51        Core7: 33.69        
Core8: 32.54        Core9: 64.97        
Core10: 105.13        Core11: 119.65        
Core12: 129.53        Core13: 87.47        
Core14: 46.98        Core15: 31.15        
Core16: 59.85        Core17: 95.79        
Core18: 118.64        Core19: 136.37        
Core20: 65.01        Core21: 36.83        
Core22: 33.71        Core23: 42.34        
Core24: 76.33        Core25: 139.35        
Core26: 119.11        Core27: 61.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.31
Socket1: 84.31
DDR read Latency(ns)
Socket0: 215.16
Socket1: 221.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.28        Core1: 36.01        
Core2: 51.45        Core3: 77.52        
Core4: 129.00        Core5: 120.08        
Core6: 93.47        Core7: 32.13        
Core8: 32.90        Core9: 67.85        
Core10: 42.27        Core11: 119.40        
Core12: 128.24        Core13: 95.50        
Core14: 47.59        Core15: 29.40        
Core16: 56.76        Core17: 98.65        
Core18: 117.75        Core19: 136.27        
Core20: 68.57        Core21: 35.18        
Core22: 31.89        Core23: 44.77        
Core24: 75.34        Core25: 138.82        
Core26: 118.18        Core27: 70.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.81
Socket1: 83.87
DDR read Latency(ns)
Socket0: 215.59
Socket1: 222.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3418
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14453061514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14453093322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7226553208; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7226553208; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7226644034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7226644034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017414835; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6347158; Consumed Joules: 387.40; Watts: 64.45; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1608586; Consumed DRAM Joules: 24.61; DRAM Watts: 4.09
S1P0; QPIClocks: 14435756362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435760026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217982753; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217982753; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217893560; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217893560; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014965090; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6483390; Consumed Joules: 395.71; Watts: 65.83; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1709611; Consumed DRAM Joules: 26.16; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e7f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.12   1.04    1.20      23 M     40 M    0.41    0.47    0.02    0.03     5768     5117        8     61
   1    1     0.10   0.10   1.00    1.20      22 M     36 M    0.37    0.48    0.02    0.04     3808     3449       10     58
   2    0     0.04   0.45   0.09    0.74    1199 K   2554 K    0.53    0.25    0.00    0.01        0       55       10     61
   3    1     0.06   0.37   0.18    0.70    3118 K   3804 K    0.18    0.21    0.00    0.01        0      116      123     58
   4    0     0.04   0.03   1.20    1.20      68 M     77 M    0.12    0.19    0.18    0.21     3136     6178        0     61
   5    1     0.10   0.08   1.15    1.20      69 M     80 M    0.15    0.17    0.07    0.08     4312      362     6518     57
   6    0     0.04   0.96   0.04    0.73    1059 K   1371 K    0.23    0.24    0.00    0.00      112       99       22     62
   7    1     0.07   0.08   0.91    1.20      20 M     33 M    0.37    0.45    0.03    0.05     4928     3381       40     57
   8    0     0.15   0.14   1.11    1.20      22 M     38 M    0.42    0.51    0.01    0.02     3584     4881       60     61
   9    1     0.05   0.52   0.10    0.65    2493 K   3920 K    0.36    0.20    0.00    0.01      168       51       61     58
  10    0     0.01   0.52   0.01    0.61     372 K    467 K    0.20    0.13    0.01    0.01        0       20        7     61
  11    1     0.07   0.05   1.20    1.20      79 M     92 M    0.13    0.17    0.12    0.14     3752       42     7222     56
  12    0     0.04   0.04   1.20    1.20      65 M     74 M    0.13    0.20    0.15    0.17     3360     5571       79     60
  13    1     0.01   0.59   0.02    0.62     436 K    686 K    0.37    0.12    0.00    0.01       56       61       14     57
  14    0     0.09   0.09   0.96    1.20      25 M     37 M    0.31    0.42    0.03    0.04     4088     5189       17     60
  15    1     0.07   0.08   0.88    1.20      18 M     32 M    0.41    0.48    0.03    0.04     4984     3617        2     57
  16    0     0.05   0.56   0.10    0.68    1381 K   2864 K    0.52    0.26    0.00    0.01      224       74       14     61
  17    1     0.00   0.21   0.01    0.60     252 K    397 K    0.37    0.12    0.01    0.02       56       29        9     58
  18    0     0.06   0.05   1.20    1.20      82 M     95 M    0.14    0.17    0.14    0.16     3864       39     7785     61
  19    1     0.06   0.05   1.20    1.20      60 M     69 M    0.13    0.18    0.11    0.12     3584     5308       70     58
  20    0     0.04   0.40   0.09    0.62    2642 K   4133 K    0.36    0.20    0.01    0.01       56       70       78     61
  21    1     0.06   0.07   0.85    1.20      19 M     30 M    0.37    0.46    0.03    0.05     4872     3359        5     58
  22    0     0.06   0.07   0.85    1.20      21 M     32 M    0.33    0.44    0.04    0.06     3920     4618      459     62
  23    1     0.16   0.44   0.37    0.83    4119 K   7010 K    0.41    0.48    0.00    0.00      112      134       68     58
  24    0     0.08   0.43   0.19    0.64    4434 K   5219 K    0.15    0.29    0.01    0.01       56       23      102     62
  25    1     0.06   0.05   1.20    1.20      59 M     68 M    0.13    0.18    0.11    0.12     1848     4602        2     58
  26    0     0.08   0.07   1.20    1.20      77 M     89 M    0.14    0.20    0.09    0.11     3360      195     7088     60
  27    1     0.04   0.32   0.13    0.73    1357 K   1942 K    0.30    0.13    0.00    0.00      112      105        7     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.66    1.15     397 M    501 M    0.21    0.30    0.04    0.05    31528    32129    15729     55
 SKT    1     0.06   0.10   0.66    1.14     362 M    461 M    0.21    0.29    0.04    0.05    32592    24616    14151     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.66    1.14     759 M    963 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  188 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 57.52 %

 C1 core residency: 25.18 %; C3 core residency: 2.33 %; C6 core residency: 14.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.44 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.61 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   24%    24%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  100 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.64    37.37     332.29      21.01         362.60
 SKT   1    44.90    37.34     339.32      22.31         367.95
---------------------------------------------------------------------------------------------------------------
       *    89.55    74.71     671.61      43.33         365.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)perl: warning: Falling back to a fallback locale ("en_US.UTF-8").


 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1056
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8802.77 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7271.98 --|
|-- Mem Ch  2: Reads (MB/s):  8747.78 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7287.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8747.78 --||-- NODE 1 Mem Read (MB/s) :  8802.77 --|
|-- NODE 0 Mem Write(MB/s) :  7287.26 --||-- NODE 1 Mem Write(MB/s) :  7271.98 --|
|-- NODE 0 P. Write (T/s):     132793 --||-- NODE 1 P. Write (T/s):     132260 --|
|-- NODE 0 Memory (MB/s):    16035.04 --||-- NODE 1 Memory (MB/s):    16074.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17550.54                --|
            |--                System Write Throughput(MB/s):      14559.25                --|
            |--               System Memory Throughput(MB/s):      32109.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 119a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      70 M        64 K    18 M   183 M     96 M    12     648 K
 1      67 M       109 K    19 M   174 M    101 M     0     574 K
-----------------------------------------------------------------------
 *     138 M       173 K    37 M   357 M    198 M    12    1222 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.36        Core1: 37.13        
Core2: 54.83        Core3: 83.10        
Core4: 138.80        Core5: 121.37        
Core6: 86.93        Core7: 41.06        
Core8: 30.03        Core9: 93.92        
Core10: 90.52        Core11: 121.14        
Core12: 136.74        Core13: 88.03        
Core14: 47.75        Core15: 38.59        
Core16: 62.62        Core17: 67.28        
Core18: 123.23        Core19: 140.54        
Core20: 84.61        Core21: 39.80        
Core22: 31.67        Core23: 52.84        
Core24: 66.13        Core25: 142.33        
Core26: 123.01        Core27: 54.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.31
Socket1: 89.83
DDR read Latency(ns)
Socket0: 219.08
Socket1: 228.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.05        Core1: 39.92        
Core2: 62.34        Core3: 84.50        
Core4: 139.69        Core5: 122.35        
Core6: 86.12        Core7: 36.15        
Core8: 36.10        Core9: 101.48        
Core10: 103.08        Core11: 121.96        
Core12: 137.35        Core13: 109.25        
Core14: 45.71        Core15: 40.15        
Core16: 82.75        Core17: 66.21        
Core18: 123.74        Core19: 140.92        
Core20: 69.14        Core21: 39.88        
Core22: 30.44        Core23: 48.34        
Core24: 66.12        Core25: 142.46        
Core26: 123.61        Core27: 64.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.53
Socket1: 89.59
DDR read Latency(ns)
Socket0: 220.39
Socket1: 228.58
irq_total: 261156.777251699
cpu_total: 56.67
cpu_0: 75.66
cpu_1: 93.30
cpu_2: 12.93
cpu_3: 13.06
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 19.96
cpu_7: 85.41
cpu_8: 87.07
cpu_9: 2.65
cpu_10: 2.32
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.53
cpu_14: 75.66
cpu_15: 71.09
cpu_16: 12.86
cpu_17: 17.84
cpu_18: 95.36
cpu_19: 100.00
cpu_20: 11.47
cpu_21: 83.95
cpu_22: 78.12
cpu_23: 25.07
cpu_24: 16.58
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 5.17
enp130s0f0_rx_packets_phy: 309134
enp130s0f1_rx_packets_phy: 319534
enp4s0f0_rx_packets_phy: 310271
enp4s0f1_rx_packets_phy: 308424
Total_rx_packets_phy: 1247363
enp130s0f0_rx_packets: 309131
enp130s0f1_rx_packets: 319533
enp4s0f0_rx_packets: 310267
enp4s0f1_rx_packets: 308417
Total_rx_packets: 1247348
enp130s0f0_rx_bytes: 2446436349
enp130s0f1_rx_bytes: 2684925744
enp4s0f0_rx_bytes: 2543799213
enp4s0f1_rx_bytes: 2497613211
Total_rx_bytes: 10172774517
enp130s0f0_tx_packets_phy: 294150
enp130s0f1_tx_packets_phy: 271998
enp4s0f0_tx_packets_phy: 271842
enp4s0f1_tx_packets_phy: 296610
Total_tx_packets_phy: 1134600
enp130s0f0_rx_bytes_phy: 2462875725
enp130s0f1_rx_bytes_phy: 2702342103
enp4s0f0_rx_bytes_phy: 2560666992
enp4s0f1_rx_bytes_phy: 2514380089
Total_rx_bytes_phy: 10240264909
enp130s0f0_tx_bytes: 2243831510
enp130s0f1_tx_bytes: 2021715767
enp4s0f0_tx_bytes: 2146140663
enp4s0f1_tx_bytes: 2267362086
Total_tx_bytes: 8679050026
enp130s0f0_tx_packets: 261013
enp130s0f1_tx_packets: 231926
enp4s0f0_tx_packets: 247795
enp4s0f1_tx_packets: 263060
Total_tx_packets: 1003794
enp130s0f0_tx_bytes_phy: 2247039694
enp130s0f1_tx_bytes_phy: 2025223511
enp4s0f0_tx_bytes_phy: 2148729629
enp4s0f1_tx_bytes_phy: 2270648245
Total_tx_bytes_phy: 8691641079


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.84        Core1: 40.73        
Core2: 62.77        Core3: 80.22        
Core4: 137.64        Core5: 121.92        
Core6: 80.31        Core7: 38.46        
Core8: 33.92        Core9: 90.43        
Core10: 95.70        Core11: 120.46        
Core12: 136.12        Core13: 90.34        
Core14: 46.93        Core15: 39.58        
Core16: 79.13        Core17: 56.92        
Core18: 122.94        Core19: 141.19        
Core20: 75.71        Core21: 39.05        
Core22: 31.51        Core23: 53.15        
Core24: 65.37        Core25: 143.27        
Core26: 123.01        Core27: 58.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.77
Socket1: 89.83
DDR read Latency(ns)
Socket0: 219.66
Socket1: 228.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 37.36        
Core2: 63.93        Core3: 81.42        
Core4: 138.54        Core5: 122.00        
Core6: 81.19        Core7: 39.17        
Core8: 35.38        Core9: 95.16        
Core10: 101.05        Core11: 121.58        
Core12: 137.02        Core13: 116.65        
Core14: 47.29        Core15: 37.94        
Core16: 83.75        Core17: 61.63        
Core18: 122.75        Core19: 140.62        
Core20: 72.97        Core21: 39.10        
Core22: 30.19        Core23: 49.99        
Core24: 65.70        Core25: 142.38        
Core26: 122.87        Core27: 58.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.57
Socket1: 89.56
DDR read Latency(ns)
Socket0: 219.64
Socket1: 228.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.67        Core1: 34.99        
Core2: 60.91        Core3: 81.39        
Core4: 138.72        Core5: 122.07        
Core6: 85.74        Core7: 41.10        
Core8: 35.07        Core9: 109.06        
Core10: 110.50        Core11: 121.70        
Core12: 136.40        Core13: 117.78        
Core14: 47.60        Core15: 42.72        
Core16: 61.30        Core17: 65.55        
Core18: 122.73        Core19: 141.43        
Core20: 84.70        Core21: 39.68        
Core22: 29.74        Core23: 51.79        
Core24: 64.00        Core25: 143.60        
Core26: 123.42        Core27: 49.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.12
Socket1: 90.26
DDR read Latency(ns)
Socket0: 219.00
Socket1: 228.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.45        Core1: 37.63        
Core2: 58.69        Core3: 77.52        
Core4: 135.14        Core5: 122.84        
Core6: 87.58        Core7: 40.63        
Core8: 32.72        Core9: 112.57        
Core10: 93.30        Core11: 122.46        
Core12: 135.96        Core13: 93.19        
Core14: 47.85        Core15: 40.73        
Core16: 80.85        Core17: 57.77        
Core18: 122.89        Core19: 141.14        
Core20: 76.13        Core21: 39.15        
Core22: 29.61        Core23: 53.59        
Core24: 66.09        Core25: 143.21        
Core26: 122.12        Core27: 59.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.83
Socket1: 90.32
DDR read Latency(ns)
Socket0: 220.33
Socket1: 228.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5133
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14462625822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14462661970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7231339148; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7231339148; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7231436609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7231436609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016135917; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6380543; Consumed Joules: 389.44; Watts: 64.76; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 1610240; Consumed DRAM Joules: 24.64; DRAM Watts: 4.10
S1P0; QPIClocks: 14438461206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14438466742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7219320740; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7219320740; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7219249808; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7219249808; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016114695; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6551590; Consumed Joules: 399.88; Watts: 66.49; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1710937; Consumed DRAM Joules: 26.18; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1554
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.08   0.91    1.20      20 M     34 M    0.40    0.46    0.03    0.05     4872     4252        8     61
   1    1     0.12   0.11   1.12    1.20      26 M     40 M    0.36    0.45    0.02    0.03     4816     3823      297     57
   2    0     0.06   0.44   0.13    0.66    1913 K   3528 K    0.46    0.30    0.00    0.01      224       49        9     60
   3    1     0.06   0.42   0.14    0.65    3332 K   4044 K    0.18    0.19    0.01    0.01      112       91      117     57
   4    0     0.05   0.04   1.20    1.20      60 M     69 M    0.13    0.19    0.11    0.13     2408     4709       32     60
   5    1     0.07   0.05   1.20    1.20      78 M     91 M    0.14    0.16    0.12    0.14     3920      442     6483     57
   6    0     0.08   0.56   0.15    0.65    3548 K   4428 K    0.20    0.25    0.00    0.01       56      151       11     61
   7    1     0.10   0.10   1.04    1.20      23 M     36 M    0.36    0.43    0.02    0.03     3640     4245        8     56
   8    0     0.12   0.12   1.05    1.20      20 M     35 M    0.41    0.51    0.02    0.03     4872     4403        9     60
   9    1     0.01   0.75   0.01    0.63     409 K    577 K    0.29    0.13    0.00    0.01       56       13        9     58
  10    0     0.01   0.62   0.02    0.66     558 K    757 K    0.26    0.18    0.00    0.01      672       32       11     60
  11    1     0.06   0.05   1.20    1.20      80 M     93 M    0.13    0.15    0.13    0.15     4088      146     7243     56
  12    0     0.04   0.03   1.20    1.20      61 M     70 M    0.13    0.19    0.16    0.18     3024     5655      104     60
  13    1     0.00   0.19   0.01    0.60     290 K    396 K    0.27    0.12    0.02    0.03       56       23        4     57
  14    0     0.05   0.06   0.89    1.20      23 M     33 M    0.30    0.41    0.04    0.06     4816     4137       21     60
  15    1     0.05   0.06   0.85    1.20      19 M     31 M    0.36    0.44    0.04    0.05     4032     3793        1     56
  16    0     0.05   0.45   0.11    0.67    3234 K   4526 K    0.29    0.16    0.01    0.01       56       78       13     61
  17    1     0.08   0.54   0.14    0.65    3340 K   4888 K    0.32    0.31    0.00    0.01        0       98       46     58
  18    0     0.04   0.03   1.14    1.20      76 M     87 M    0.13    0.15    0.22    0.25     3976        2     8428     60
  19    1     0.03   0.02   1.20    1.20      60 M     68 M    0.12    0.17    0.22    0.25     3976     6829        0     57
  20    0     0.05   0.47   0.10    0.64    2459 K   3383 K    0.27    0.23    0.01    0.01      112      112       23     61
  21    1     0.11   0.11   1.03    1.20      23 M     36 M    0.36    0.42    0.02    0.03     4032     3978        0     57
  22    0     0.07   0.07   0.93    1.20      21 M     33 M    0.37    0.45    0.03    0.05     4200     4352      284     61
  23    1     0.12   0.44   0.27    0.71    3288 K   5079 K    0.35    0.48    0.00    0.00       56      106       52     59
  24    0     0.08   0.48   0.16    0.64    2893 K   4062 K    0.29    0.32    0.00    0.00        0       93       56     62
  25    1     0.03   0.02   1.20    1.20      63 M     71 M    0.12    0.17    0.22    0.25     2688     4616        0     58
  26    0     0.08   0.06   1.20    1.20      73 M     85 M    0.14    0.21    0.09    0.11     2576      209     6374     60
  27    1     0.03   0.32   0.09    0.71     834 K   1575 K    0.47    0.11    0.00    0.01      280       47        3     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.66    1.13     373 M    471 M    0.21    0.29    0.04    0.05    31864    28234    15383     55
 SKT    1     0.06   0.09   0.68    1.14     387 M    487 M    0.20    0.27    0.04    0.05    31752    28250    14263     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.67    1.13     761 M    958 M    0.21    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  192 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 58.84 %

 C1 core residency: 28.20 %; C3 core residency: 2.74 %; C6 core residency: 10.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     26 G   |   26%    26%   
 SKT    1       25 G     25 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  103 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.18    37.84     337.08      21.20         371.26
 SKT   1    45.59    37.70     345.73      22.64         372.93
---------------------------------------------------------------------------------------------------------------
       *    90.77    75.54     682.80      43.83         372.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 170c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8754.76 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7293.61 --|
|-- Mem Ch  2: Reads (MB/s):  8699.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7303.60 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8699.48 --||-- NODE 1 Mem Read (MB/s) :  8754.76 --|
|-- NODE 0 Mem Write(MB/s) :  7303.60 --||-- NODE 1 Mem Write(MB/s) :  7293.61 --|
|-- NODE 0 P. Write (T/s):     132442 --||-- NODE 1 P. Write (T/s):     130268 --|
|-- NODE 0 Memory (MB/s):    16003.08 --||-- NODE 1 Memory (MB/s):    16048.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17454.24                --|
            |--                System Write Throughput(MB/s):      14597.21                --|
            |--               System Memory Throughput(MB/s):      32051.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1840
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      71 M        62 K    20 M   182 M     85 M    48     750 K
 1      68 M       102 K    20 M   179 M     85 M   108     654 K
-----------------------------------------------------------------------
 *     140 M       165 K    41 M   362 M    170 M   156    1405 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.14        Core1: 31.81        
Core2: 47.61        Core3: 72.79        
Core4: 130.20        Core5: 118.58        
Core6: 59.07        Core7: 40.00        
Core8: 31.01        Core9: 80.00        
Core10: 74.39        Core11: 119.32        
Core12: 127.64        Core13: 92.33        
Core14: 37.98        Core15: 38.89        
Core16: 84.82        Core17: 82.33        
Core18: 119.96        Core19: 139.58        
Core20: 78.94        Core21: 41.19        
Core22: 32.36        Core23: 58.99        
Core24: 80.33        Core25: 142.48        
Core26: 118.37        Core27: 52.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.00
Socket1: 87.09
DDR read Latency(ns)
Socket0: 210.07
Socket1: 223.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.56        Core1: 34.47        
Core2: 53.53        Core3: 70.36        
Core4: 129.35        Core5: 120.16        
Core6: 63.97        Core7: 42.46        
Core8: 34.64        Core9: 76.45        
Core10: 69.04        Core11: 121.82        
Core12: 127.01        Core13: 79.50        
Core14: 40.21        Core15: 38.65        
Core16: 80.88        Core17: 86.15        
Core18: 118.43        Core19: 140.70        
Core20: 119.48        Core21: 40.75        
Core22: 31.56        Core23: 59.87        
Core24: 78.84        Core25: 143.16        
Core26: 115.95        Core27: 56.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.79
Socket1: 89.33
DDR read Latency(ns)
Socket0: 211.94
Socket1: 223.10
irq_total: 274240.078691182
cpu_total: 55.07
cpu_0: 70.78
cpu_1: 87.25
cpu_2: 4.98
cpu_3: 22.44
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 10.96
cpu_7: 86.65
cpu_8: 95.09
cpu_9: 2.52
cpu_10: 9.83
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.33
cpu_14: 77.16
cpu_15: 76.96
cpu_16: 2.52
cpu_17: 10.23
cpu_18: 96.08
cpu_19: 100.00
cpu_20: 1.26
cpu_21: 80.01
cpu_22: 69.65
cpu_23: 19.06
cpu_24: 10.62
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 6.51
enp130s0f0_tx_bytes_phy: 2174252333
enp130s0f1_tx_bytes_phy: 2141704760
enp4s0f0_tx_bytes_phy: 2209902884
enp4s0f1_tx_bytes_phy: 2379176462
Total_tx_bytes_phy: 8905036439
enp130s0f0_rx_packets_phy: 287758
enp130s0f1_rx_packets_phy: 321619
enp4s0f0_rx_packets_phy: 287857
enp4s0f1_rx_packets_phy: 344540
Total_rx_packets_phy: 1241774
enp130s0f0_rx_bytes_phy: 2388522317
enp130s0f1_rx_bytes_phy: 2693753942
enp4s0f0_rx_bytes_phy: 2333946402
enp4s0f1_rx_bytes_phy: 2825031706
Total_rx_bytes_phy: 10241254367
enp130s0f0_tx_packets_phy: 282999
enp130s0f1_tx_packets_phy: 284176
enp4s0f0_tx_packets_phy: 274079
enp4s0f1_tx_packets_phy: 312672
Total_tx_packets_phy: 1153926
enp130s0f0_tx_packets: 252797
enp130s0f1_tx_packets: 245151
enp4s0f0_tx_packets: 255082
enp4s0f1_tx_packets: 279081
Total_tx_packets: 1032111
enp130s0f0_tx_bytes: 2171282082
enp130s0f1_tx_bytes: 2138270480
enp4s0f0_tx_bytes: 2207638228
enp4s0f1_tx_bytes: 2376027471
Total_tx_bytes: 8893218261
enp130s0f0_rx_bytes: 2372601486
enp130s0f1_rx_bytes: 2676219373
enp4s0f0_rx_bytes: 2318591993
enp4s0f1_rx_bytes: 2806255824
Total_rx_bytes: 10173668676
enp130s0f0_rx_packets: 287755
enp130s0f1_rx_packets: 321608
enp4s0f0_rx_packets: 287863
enp4s0f1_rx_packets: 344546
Total_rx_packets: 1241772


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 37.71        
Core2: 46.56        Core3: 72.27        
Core4: 130.20        Core5: 119.20        
Core6: 64.40        Core7: 40.32        
Core8: 29.36        Core9: 86.78        
Core10: 71.80        Core11: 120.82        
Core12: 127.43        Core13: 102.64        
Core14: 41.16        Core15: 35.97        
Core16: 83.25        Core17: 81.10        
Core18: 118.12        Core19: 138.43        
Core20: 133.62        Core21: 39.01        
Core22: 33.29        Core23: 59.27        
Core24: 89.52        Core25: 141.94        
Core26: 118.34        Core27: 58.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.18
Socket1: 88.34
DDR read Latency(ns)
Socket0: 209.17
Socket1: 220.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 33.73        
Core2: 53.18        Core3: 72.91        
Core4: 130.48        Core5: 118.85        
Core6: 59.24        Core7: 40.65        
Core8: 30.31        Core9: 74.23        
Core10: 74.16        Core11: 119.49        
Core12: 127.74        Core13: 85.34        
Core14: 41.81        Core15: 36.76        
Core16: 77.95        Core17: 87.07        
Core18: 119.58        Core19: 138.77        
Core20: 105.63        Core21: 39.13        
Core22: 31.72        Core23: 52.13        
Core24: 79.09        Core25: 141.69        
Core26: 118.49        Core27: 70.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.52
Socket1: 86.83
DDR read Latency(ns)
Socket0: 210.64
Socket1: 222.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.33        Core1: 36.02        
Core2: 57.53        Core3: 72.45        
Core4: 129.40        Core5: 119.13        
Core6: 63.80        Core7: 38.70        
Core8: 30.60        Core9: 86.33        
Core10: 70.85        Core11: 120.83        
Core12: 126.82        Core13: 99.43        
Core14: 41.63        Core15: 35.98        
Core16: 48.85        Core17: 78.96        
Core18: 118.58        Core19: 139.78        
Core20: 95.27        Core21: 41.80        
Core22: 31.75        Core23: 57.46        
Core24: 71.01        Core25: 142.13        
Core26: 117.72        Core27: 67.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.55
Socket1: 88.05
DDR read Latency(ns)
Socket0: 212.34
Socket1: 225.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 36.13        
Core2: 59.13        Core3: 71.15        
Core4: 130.19        Core5: 119.13        
Core6: 58.89        Core7: 39.72        
Core8: 35.11        Core9: 76.28        
Core10: 71.09        Core11: 119.65        
Core12: 127.04        Core13: 89.85        
Core14: 41.15        Core15: 36.60        
Core16: 55.01        Core17: 78.56        
Core18: 118.39        Core19: 138.88        
Core20: 101.34        Core21: 38.82        
Core22: 31.72        Core23: 58.55        
Core24: 84.30        Core25: 141.64        
Core26: 118.06        Core27: 65.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.41
Socket1: 87.57
DDR read Latency(ns)
Socket0: 213.36
Socket1: 224.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6824
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14444831258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14444837906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222427110; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222427110; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222527859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222527859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015233719; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6362373; Consumed Joules: 388.33; Watts: 64.60; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1606396; Consumed DRAM Joules: 24.58; DRAM Watts: 4.09
S1P0; QPIClocks: 14432452002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432461762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216329758; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216329758; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216248177; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216248177; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013694346; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6584782; Consumed Joules: 401.90; Watts: 66.86; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1715048; Consumed DRAM Joules: 26.24; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1bca
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.09   0.85    1.20      18 M     31 M    0.43    0.48    0.02    0.04     5096     4046       10     61
   1    1     0.10   0.10   1.05    1.20      23 M     37 M    0.37    0.47    0.02    0.04     4648     3311       21     57
   2    0     0.02   0.35   0.06    0.66     919 K   2082 K    0.56    0.10    0.00    0.01        0       30        7     60
   3    1     0.08   0.40   0.21    0.68    4702 K   5780 K    0.19    0.30    0.01    0.01        0      134      150     57
   4    0     0.03   0.03   1.20    1.20      67 M     76 M    0.11    0.17    0.22    0.25     3136     5871       22     60
   5    1     0.04   0.04   1.20    1.20      82 M     94 M    0.13    0.15    0.19    0.22     3640      371     6998     57
   6    0     0.08   0.62   0.12    0.72    1739 K   3163 K    0.45    0.31    0.00    0.00        0      101       27     61
   7    1     0.10   0.10   1.05    1.20      22 M     36 M    0.37    0.42    0.02    0.04     5824     3369      129     56
   8    0     0.17   0.15   1.15    1.20      23 M     40 M    0.42    0.50    0.01    0.02     5152     4259      136     60
   9    1     0.02   0.75   0.02    0.65     670 K    984 K    0.32    0.13    0.00    0.01        0       16       21     58
  10    0     0.05   0.49   0.09    0.65    2566 K   3983 K    0.36    0.16    0.01    0.01        0       49        9     60
  11    1     0.09   0.07   1.20    1.20      73 M     84 M    0.13    0.15    0.08    0.10     2912      184     6357     56
  12    0     0.08   0.06   1.20    1.20      59 M     68 M    0.13    0.22    0.08    0.09     2520     5097      165     60
  13    1     0.00   0.25   0.01    0.60     430 K    587 K    0.27    0.15    0.02    0.02        0       56        6     57
  14    0     0.09   0.09   0.92    1.20      21 M     34 M    0.36    0.43    0.03    0.04     4536     4076       13     60
  15    1     0.09   0.10   0.93    1.20      18 M     32 M    0.41    0.46    0.02    0.03     4592     3082        3     56
  16    0     0.01   0.41   0.02    0.62     539 K    732 K    0.26    0.17    0.01    0.01      168       30       10     61
  17    1     0.04   0.41   0.10    0.63    2165 K   3151 K    0.31    0.13    0.01    0.01       56       16        3     57
  18    0     0.03   0.03   1.16    1.20      82 M     93 M    0.13    0.15    0.24    0.27     3416        9     8454     61
  19    1     0.05   0.04   1.20    1.20      57 M     66 M    0.14    0.18    0.12    0.13     3192     5286        3     57
  20    0     0.00   0.37   0.01    0.60     314 K    407 K    0.23    0.10    0.01    0.01       56       38        4     62
  21    1     0.09   0.09   0.95    1.20      19 M     33 M    0.40    0.43    0.02    0.04     3808     3060        3     57
  22    0     0.06   0.07   0.84    1.20      20 M     31 M    0.35    0.45    0.04    0.05     5264     4093      171     62
  23    1     0.10   0.42   0.25    0.70    2843 K   4183 K    0.32    0.37    0.00    0.00        0       48       67     58
  24    0     0.07   0.36   0.20    0.79    2531 K   2887 K    0.12    0.15    0.00    0.00       56       35      136     62
  25    1     0.03   0.02   1.20    1.20      61 M     69 M    0.12    0.17    0.22    0.25     3416     5912        2     57
  26    0     0.10   0.09   1.20    1.20      68 M     80 M    0.15    0.23    0.06    0.08     2856      184     6065     61
  27    1     0.05   0.39   0.13    0.81    1174 K   2024 K    0.42    0.22    0.00    0.00      168       75        6     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.64    1.16     370 M    470 M    0.21    0.30    0.04    0.05    32256    27918    15229     55
 SKT    1     0.06   0.09   0.68    1.14     372 M    471 M    0.21    0.28    0.04    0.05    32256    24920    13769     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.66    1.15     742 M    942 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  186 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 57.69 %

 C1 core residency: 28.32 %; C3 core residency: 2.35 %; C6 core residency: 11.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   25%    26%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  100 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.63    36.65     325.61      20.52         362.61
 SKT   1    44.06    36.58     336.82      21.91         366.97
---------------------------------------------------------------------------------------------------------------
       *    87.69    73.23     662.44      42.43         364.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d90
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8814.33 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7200.18 --|
|-- Mem Ch  2: Reads (MB/s):  8818.61 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7244.87 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8818.61 --||-- NODE 1 Mem Read (MB/s) :  8814.33 --|
|-- NODE 0 Mem Write(MB/s) :  7244.87 --||-- NODE 1 Mem Write(MB/s) :  7200.18 --|
|-- NODE 0 P. Write (T/s):     130950 --||-- NODE 1 P. Write (T/s):     129246 --|
|-- NODE 0 Memory (MB/s):    16063.48 --||-- NODE 1 Memory (MB/s):    16014.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17632.94                --|
            |--                System Write Throughput(MB/s):      14445.05                --|
            |--               System Memory Throughput(MB/s):      32077.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ec7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      73 M       101 K    19 M   181 M     87 M     0     804 K
 1      73 M        76 K    21 M   184 M     83 M     0     665 K
-----------------------------------------------------------------------
 *     146 M       177 K    41 M   365 M    171 M     0    1469 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.00        Core1: 42.73        
Core2: 57.08        Core3: 85.87        
Core4: 138.10        Core5: 125.45        
Core6: 103.88        Core7: 34.64        
Core8: 38.34        Core9: 48.01        
Core10: 85.32        Core11: 123.55        
Core12: 137.95        Core13: 79.62        
Core14: 37.99        Core15: 36.82        
Core16: 98.32        Core17: 62.23        
Core18: 120.28        Core19: 135.69        
Core20: 64.17        Core21: 34.89        
Core22: 43.00        Core23: 56.10        
Core24: 76.48        Core25: 134.86        
Core26: 116.59        Core27: 70.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.55
Socket1: 87.91
DDR read Latency(ns)
Socket0: 223.38
Socket1: 218.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.61        Core1: 40.24        
Core2: 45.45        Core3: 86.20        
Core4: 136.94        Core5: 125.62        
Core6: 130.17        Core7: 35.64        
Core8: 37.29        Core9: 71.82        
Core10: 82.43        Core11: 124.01        
Core12: 136.35        Core13: 92.11        
Core14: 36.68        Core15: 37.91        
Core16: 96.30        Core17: 62.24        
Core18: 117.30        Core19: 134.54        
Core20: 63.47        Core21: 32.26        
Core22: 43.29        Core23: 56.08        
Core24: 75.60        Core25: 133.72        
Core26: 116.02        Core27: 67.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.52
Socket1: 87.39
DDR read Latency(ns)
Socket0: 227.05
Socket1: 220.60
irq_total: 265923.459428709
cpu_total: 56.12
cpu_0: 83.33
cpu_1: 89.77
cpu_2: 4.78
cpu_3: 11.69
cpu_4: 99.93
cpu_5: 98.47
cpu_6: 3.65
cpu_7: 78.82
cpu_8: 84.79
cpu_9: 2.99
cpu_10: 13.28
cpu_11: 99.73
cpu_12: 100.00
cpu_13: 1.53
cpu_14: 77.29
cpu_15: 70.19
cpu_16: 2.46
cpu_17: 9.03
cpu_18: 99.54
cpu_19: 98.54
cpu_20: 9.76
cpu_21: 70.72
cpu_22: 94.09
cpu_23: 19.59
cpu_24: 20.25
cpu_25: 99.93
cpu_26: 99.54
cpu_27: 27.42
enp130s0f0_tx_bytes_phy: 2164822749
enp130s0f1_tx_bytes_phy: 2200022595
enp4s0f0_tx_bytes_phy: 2188338380
enp4s0f1_tx_bytes_phy: 2207049384
Total_tx_bytes_phy: 8760233108
enp130s0f0_rx_packets_phy: 299825
enp130s0f1_rx_packets_phy: 305263
enp4s0f0_rx_packets_phy: 318755
enp4s0f1_rx_packets_phy: 314215
Total_rx_packets_phy: 1238058
enp130s0f0_tx_bytes: 2161715735
enp130s0f1_tx_bytes: 2196941354
enp4s0f0_tx_bytes: 2185613243
enp4s0f1_tx_bytes: 2203707071
Total_tx_bytes: 8747977403
enp130s0f0_tx_packets_phy: 281788
enp130s0f1_tx_packets_phy: 287296
enp4s0f0_tx_packets_phy: 278175
enp4s0f1_tx_packets_phy: 291184
Total_tx_packets_phy: 1138443
enp130s0f0_rx_packets: 299841
enp130s0f1_rx_packets: 305283
enp4s0f0_rx_packets: 318751
enp4s0f1_rx_packets: 314234
Total_rx_packets: 1238109
enp130s0f0_rx_bytes_phy: 2478776593
enp130s0f1_rx_bytes_phy: 2510724997
enp4s0f0_rx_bytes_phy: 2593168860
enp4s0f1_rx_bytes_phy: 2564816160
Total_rx_bytes_phy: 10147486610
enp130s0f0_tx_packets: 248057
enp130s0f1_tx_packets: 254416
enp4s0f0_tx_packets: 251539
enp4s0f1_tx_packets: 253979
Total_tx_packets: 1007991
enp130s0f0_rx_bytes: 2464441513
enp130s0f1_rx_bytes: 2494547849
enp4s0f0_rx_bytes: 2576106066
enp4s0f1_rx_bytes: 2548386858
Total_rx_bytes: 10083482286


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 38.58        
Core2: 56.48        Core3: 85.29        
Core4: 139.28        Core5: 125.61        
Core6: 94.09        Core7: 39.53        
Core8: 40.09        Core9: 117.13        
Core10: 81.48        Core11: 125.04        
Core12: 139.36        Core13: 96.06        
Core14: 39.12        Core15: 36.40        
Core16: 88.75        Core17: 67.76        
Core18: 119.93        Core19: 135.58        
Core20: 54.41        Core21: 33.33        
Core22: 43.62        Core23: 56.72        
Core24: 75.50        Core25: 135.19        
Core26: 116.67        Core27: 66.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.23
Socket1: 88.05
DDR read Latency(ns)
Socket0: 228.09
Socket1: 221.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 44.13        
Core2: 57.51        Core3: 90.26        
Core4: 138.07        Core5: 126.22        
Core6: 115.56        Core7: 35.15        
Core8: 38.10        Core9: 51.72        
Core10: 78.78        Core11: 124.11        
Core12: 137.83        Core13: 85.86        
Core14: 38.80        Core15: 37.32        
Core16: 106.16        Core17: 67.35        
Core18: 118.39        Core19: 135.34        
Core20: 69.11        Core21: 36.21        
Core22: 40.65        Core23: 59.20        
Core24: 76.06        Core25: 136.39        
Core26: 116.83        Core27: 67.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.04
Socket1: 89.07
DDR read Latency(ns)
Socket0: 227.25
Socket1: 220.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.06        Core1: 35.75        
Core2: 60.81        Core3: 82.72        
Core4: 137.64        Core5: 124.21        
Core6: 84.22        Core7: 38.94        
Core8: 38.74        Core9: 65.03        
Core10: 79.93        Core11: 124.23        
Core12: 136.72        Core13: 89.41        
Core14: 38.69        Core15: 39.15        
Core16: 103.42        Core17: 66.40        
Core18: 121.26        Core19: 135.90        
Core20: 64.96        Core21: 38.15        
Core22: 40.27        Core23: 49.85        
Core24: 75.18        Core25: 136.65        
Core26: 118.00        Core27: 66.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.47
Socket1: 87.88
DDR read Latency(ns)
Socket0: 226.54
Socket1: 223.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.05        Core1: 38.61        
Core2: 55.38        Core3: 90.92        
Core4: 137.55        Core5: 125.51        
Core6: 76.49        Core7: 35.65        
Core8: 38.70        Core9: 91.97        
Core10: 81.71        Core11: 124.01        
Core12: 136.98        Core13: 96.36        
Core14: 38.15        Core15: 38.01        
Core16: 84.47        Core17: 62.26        
Core18: 120.85        Core19: 135.16        
Core20: 66.85        Core21: 34.05        
Core22: 42.47        Core23: 59.21        
Core24: 73.48        Core25: 134.73        
Core26: 117.17        Core27: 69.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.10
Socket1: 87.31
DDR read Latency(ns)
Socket0: 225.96
Socket1: 221.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8484
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461616922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461635282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230825794; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230825794; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230914805; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230914805; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012263993; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6340497; Consumed Joules: 386.99; Watts: 64.38; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1610795; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14429185386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14429198514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214683506; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214683506; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214615736; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214615736; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012060377; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6496245; Consumed Joules: 396.50; Watts: 65.96; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1710079; Consumed DRAM Joules: 26.16; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2251
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.11   0.99    1.20      22 M     37 M    0.38    0.45    0.02    0.03     4144     3737      181     62
   1    1     0.12   0.11   1.08    1.20      26 M     42 M    0.37    0.46    0.02    0.03     3808     2993        8     57
   2    0     0.02   0.39   0.06    0.67    1091 K   2498 K    0.56    0.18    0.00    0.01        0       44        8     61
   3    1     0.06   0.38   0.17    0.71    2902 K   3564 K    0.19    0.17    0.00    0.01      168      105       74     57
   4    0     0.03   0.03   1.20    1.20      65 M     73 M    0.12    0.18    0.21    0.24     3360     6463        2     61
   5    1     0.07   0.06   1.18    1.20      76 M     87 M    0.13    0.16    0.11    0.12     3640      246     7440     57
   6    0     0.03   1.01   0.03    0.74     806 K   1050 K    0.23    0.25    0.00    0.00        0       73       18     62
   7    1     0.08   0.09   0.97    1.20      24 M     37 M    0.35    0.44    0.03    0.04     4088     3098       64     56
   8    0     0.11   0.11   1.04    1.20      22 M     37 M    0.39    0.49    0.02    0.03     4704     3958       69     60
   9    1     0.01   0.60   0.02    0.63     584 K    916 K    0.36    0.14    0.00    0.01      112       19       23     58
  10    0     0.05   0.48   0.11    0.65    3398 K   4357 K    0.22    0.20    0.01    0.01      112       72        7     60
  11    1     0.06   0.05   1.20    1.20      79 M     93 M    0.14    0.16    0.13    0.15     4424      222     7815     56
  12    0     0.04   0.03   1.20    1.20      62 M     72 M    0.13    0.19    0.17    0.19     2464     5583       97     60
  13    1     0.01   0.53   0.02    0.80     496 K    800 K    0.38    0.32    0.00    0.01        0       62       11     57
  14    0     0.06   0.07   0.93    1.20      23 M     35 M    0.32    0.43    0.04    0.05     4200     4080       47     60
  15    1     0.06   0.07   0.86    1.20      20 M     31 M    0.36    0.44    0.03    0.05     4984     2758        3     56
  16    0     0.00   0.28   0.01    0.60     401 K    528 K    0.24    0.17    0.01    0.02        0       39        6     61
  17    1     0.04   0.48   0.09    0.63    1234 K   2719 K    0.55    0.19    0.00    0.01      224      160       72     58
  18    0     0.08   0.07   1.20    1.20      73 M     86 M    0.14    0.18    0.09    0.10     2800      102     6576     60
  19    1     0.05   0.04   1.19    1.20      61 M     71 M    0.13    0.19    0.12    0.13     3024     5607       26     58
  20    0     0.05   0.57   0.09    0.63    1471 K   2722 K    0.46    0.20    0.00    0.01       56       36        5     61
  21    1     0.06   0.07   0.86    1.20      19 M     32 M    0.38    0.46    0.03    0.05     4648     2931       36     58
  22    0     0.13   0.12   1.11    1.20      26 M     39 M    0.34    0.43    0.02    0.03     5040     3882      389     61
  23    1     0.12   0.40   0.29    0.75    3364 K   4693 K    0.28    0.36    0.00    0.00        0       61       69     59
  24    0     0.08   0.40   0.20    0.67    4424 K   5152 K    0.14    0.27    0.01    0.01      224       26      103     62
  25    1     0.06   0.05   1.20    1.20      61 M     70 M    0.13    0.18    0.10    0.12     3584     4167       88     57
  26    0     0.06   0.05   1.20    1.20      82 M     94 M    0.13    0.18    0.13    0.15     3920      146     6086     60
  27    1     0.11   0.49   0.22    0.71    6828 K   8623 K    0.21    0.18    0.01    0.01      112      214       22     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.67    1.15     391 M    492 M    0.21    0.29    0.04    0.05    31024    28241    13594     55
 SKT    1     0.07   0.10   0.67    1.13     385 M    487 M    0.21    0.28    0.04    0.05    32816    22643    15751     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.67    1.14     776 M    979 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  194 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 58.44 %

 C1 core residency: 23.41 %; C3 core residency: 2.92 %; C6 core residency: 15.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     26 G   |   26%    26%   
 SKT    1       26 G     26 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  104 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.90    37.91     338.04      21.45         370.98
 SKT   1    46.07    37.59     347.17      22.80         377.02
---------------------------------------------------------------------------------------------------------------
       *    91.97    75.49     685.21      44.24         373.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2417
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8764.88 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7254.65 --|
|-- Mem Ch  2: Reads (MB/s):  8681.73 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7305.54 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8681.73 --||-- NODE 1 Mem Read (MB/s) :  8764.88 --|
|-- NODE 0 Mem Write(MB/s) :  7305.54 --||-- NODE 1 Mem Write(MB/s) :  7254.65 --|
|-- NODE 0 P. Write (T/s):     129729 --||-- NODE 1 P. Write (T/s):     129459 --|
|-- NODE 0 Memory (MB/s):    15987.27 --||-- NODE 1 Memory (MB/s):    16019.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17446.61                --|
            |--                System Write Throughput(MB/s):      14560.18                --|
            |--               System Memory Throughput(MB/s):      32006.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 254f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      71 M        99 K    19 M   177 M     90 M    36     649 K
 1      68 M       102 K    15 M   180 M     87 M     0     664 K
-----------------------------------------------------------------------
 *     140 M       201 K    35 M   358 M    178 M    36    1314 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 41.98        
Core2: 59.91        Core3: 64.39        
Core4: 134.57        Core5: 121.73        
Core6: 54.11        Core7: 44.85        
Core8: 30.07        Core9: 63.57        
Core10: 101.66        Core11: 123.06        
Core12: 134.12        Core13: 74.71        
Core14: 43.90        Core15: 32.64        
Core16: 85.49        Core17: 69.54        
Core18: 122.89        Core19: 141.36        
Core20: 154.85        Core21: 41.32        
Core22: 36.52        Core23: 55.48        
Core24: 80.60        Core25: 142.56        
Core26: 118.46        Core27: 83.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.10
Socket1: 90.64
DDR read Latency(ns)
Socket0: 218.12
Socket1: 223.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.24        Core1: 37.29        
Core2: 47.91        Core3: 63.54        
Core4: 134.32        Core5: 122.80        
Core6: 59.66        Core7: 46.47        
Core8: 32.42        Core9: 64.14        
Core10: 46.04        Core11: 124.10        
Core12: 132.32        Core13: 70.77        
Core14: 41.95        Core15: 34.00        
Core16: 99.78        Core17: 71.71        
Core18: 119.28        Core19: 141.86        
Core20: 116.96        Core21: 44.82        
Core22: 36.31        Core23: 55.03        
Core24: 80.00        Core25: 142.77        
Core26: 119.07        Core27: 79.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.88
Socket1: 90.81
DDR read Latency(ns)
Socket0: 219.63
Socket1: 224.26
irq_total: 273087.283203378
cpu_total: 56.32
cpu_0: 77.76
cpu_1: 86.79
cpu_2: 5.71
cpu_3: 24.04
cpu_4: 100.00
cpu_5: 99.93
cpu_6: 11.42
cpu_7: 81.34
cpu_8: 83.93
cpu_9: 17.66
cpu_10: 2.06
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.86
cpu_14: 78.75
cpu_15: 84.86
cpu_16: 2.06
cpu_17: 10.03
cpu_18: 99.14
cpu_19: 100.00
cpu_20: 1.26
cpu_21: 75.90
cpu_22: 70.78
cpu_23: 25.70
cpu_24: 17.80
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 18.26
enp130s0f0_rx_bytes_phy: 2473674298
enp130s0f1_rx_bytes_phy: 2589438288
enp4s0f0_rx_bytes_phy: 2380656411
enp4s0f1_rx_bytes_phy: 2769563645
Total_rx_bytes_phy: 10213332642
enp130s0f0_rx_bytes: 2457420737
enp130s0f1_rx_bytes: 2572746509
enp4s0f0_rx_bytes: 2364990767
enp4s0f1_rx_bytes: 2751621267
Total_rx_bytes: 10146779280
enp130s0f0_tx_bytes: 2124818917
enp130s0f1_tx_bytes: 2154560987
enp4s0f0_tx_bytes: 2180820348
enp4s0f1_tx_bytes: 2260197547
Total_tx_bytes: 8720397799
enp130s0f0_rx_packets: 296301
enp130s0f1_rx_packets: 321175
enp4s0f0_rx_packets: 289208
enp4s0f1_rx_packets: 332592
Total_rx_packets: 1239276
enp130s0f0_tx_packets: 245810
enp130s0f1_tx_packets: 250422
enp4s0f0_tx_packets: 251728
enp4s0f1_tx_packets: 263577
Total_tx_packets: 1011537
enp130s0f0_tx_bytes_phy: 2127909846
enp130s0f1_tx_bytes_phy: 2157919264
enp4s0f0_tx_bytes_phy: 2183206747
enp4s0f1_tx_bytes_phy: 2263554882
Total_tx_bytes_phy: 8732590739
enp130s0f0_rx_packets_phy: 296304
enp130s0f1_rx_packets_phy: 321173
enp4s0f0_rx_packets_phy: 289207
enp4s0f1_rx_packets_phy: 332593
Total_rx_packets_phy: 1239277
enp130s0f0_tx_packets_phy: 278223
enp130s0f1_tx_packets_phy: 287560
enp4s0f0_tx_packets_phy: 273598
enp4s0f1_tx_packets_phy: 300806
Total_tx_packets_phy: 1140187


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.68        Core1: 36.16        
Core2: 47.65        Core3: 67.07        
Core4: 133.37        Core5: 121.74        
Core6: 55.25        Core7: 47.10        
Core8: 27.56        Core9: 56.91        
Core10: 122.37        Core11: 123.22        
Core12: 132.29        Core13: 78.17        
Core14: 39.50        Core15: 37.37        
Core16: 97.92        Core17: 65.53        
Core18: 124.86        Core19: 144.32        
Core20: 97.41        Core21: 47.80        
Core22: 33.56        Core23: 57.86        
Core24: 78.66        Core25: 145.05        
Core26: 120.14        Core27: 86.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.49
Socket1: 91.58
DDR read Latency(ns)
Socket0: 218.57
Socket1: 227.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.76        Core1: 41.04        
Core2: 49.52        Core3: 66.91        
Core4: 133.62        Core5: 122.93        
Core6: 55.08        Core7: 42.23        
Core8: 26.55        Core9: 64.70        
Core10: 87.08        Core11: 124.47        
Core12: 132.90        Core13: 72.23        
Core14: 40.29        Core15: 36.03        
Core16: 102.52        Core17: 71.44        
Core18: 111.36        Core19: 137.91        
Core20: 89.60        Core21: 41.61        
Core22: 38.34        Core23: 55.98        
Core24: 76.18        Core25: 139.26        
Core26: 116.66        Core27: 77.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.58
Socket1: 90.69
DDR read Latency(ns)
Socket0: 217.29
Socket1: 216.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.21        Core1: 41.04        
Core2: 51.59        Core3: 63.77        
Core4: 131.55        Core5: 119.20        
Core6: 53.03        Core7: 39.90        
Core8: 26.01        Core9: 63.19        
Core10: 94.75        Core11: 121.89        
Core12: 128.82        Core13: 82.84        
Core14: 38.14        Core15: 34.40        
Core16: 96.49        Core17: 70.77        
Core18: 122.29        Core19: 140.30        
Core20: 124.64        Core21: 43.37        
Core22: 34.16        Core23: 54.94        
Core24: 78.27        Core25: 141.32        
Core26: 117.36        Core27: 79.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.75
Socket1: 89.51
DDR read Latency(ns)
Socket0: 217.68
Socket1: 225.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.84        Core1: 39.15        
Core2: 57.69        Core3: 60.05        
Core4: 132.73        Core5: 121.31        
Core6: 55.44        Core7: 43.39        
Core8: 26.47        Core9: 65.58        
Core10: 115.87        Core11: 122.52        
Core12: 130.95        Core13: 74.44        
Core14: 39.28        Core15: 37.42        
Core16: 104.98        Core17: 68.10        
Core18: 124.20        Core19: 143.50        
Core20: 94.42        Core21: 46.04        
Core22: 34.59        Core23: 57.74        
Core24: 79.31        Core25: 143.93        
Core26: 119.14        Core27: 87.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.68
Socket1: 91.15
DDR read Latency(ns)
Socket0: 218.01
Socket1: 227.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10147
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6021 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14486625674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14486642698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7243328236; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7243328236; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7243427991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7243427991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024674289; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6292618; Consumed Joules: 384.07; Watts: 63.79; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1614799; Consumed DRAM Joules: 24.71; DRAM Watts: 4.10
S1P0; QPIClocks: 14452215954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14452214706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7226262270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7226262270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7226122930; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7226122930; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6021829466; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6623341; Consumed Joules: 404.26; Watts: 67.14; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1715600; Consumed DRAM Joules: 26.25; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28d9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.11   0.95    1.20      20 M     34 M    0.41    0.46    0.02    0.03     5264     3875        8     61
   1    1     0.10   0.09   1.07    1.20      24 M     37 M    0.36    0.46    0.03    0.04     4088     2634        8     57
   2    0     0.02   0.34   0.06    0.63     968 K   2106 K    0.54    0.10    0.00    0.01      112       35        9     61
   3    1     0.11   0.42   0.26    0.72    3693 K   5240 K    0.30    0.38    0.00    0.00      224      119       65     57
   4    0     0.03   0.03   1.20    1.20      64 M     73 M    0.12    0.17    0.21    0.24     3528     6495        3     61
   5    1     0.04   0.03   1.20    1.20      81 M     93 M    0.13    0.15    0.20    0.22     4032      262     8045     57
   6    0     0.08   0.64   0.12    0.70    1934 K   3645 K    0.47    0.31    0.00    0.00        0       97       65     61
   7    1     0.07   0.07   0.99    1.20      23 M     35 M    0.33    0.41    0.03    0.05     4816     2509       10     56
   8    0     0.12   0.12   1.03    1.20      20 M     34 M    0.42    0.51    0.02    0.03     5152     3970      104     60
   9    1     0.06   0.45   0.14    0.63    3125 K   4627 K    0.32    0.32    0.01    0.01       56      102       61     57
  10    0     0.00   0.32   0.01    0.60     514 K    679 K    0.24    0.14    0.01    0.02        0       31       14     61
  11    1     0.06   0.05   1.20    1.20      77 M     89 M    0.13    0.15    0.12    0.14     4200      157     6686     56
  12    0     0.10   0.09   1.20    1.20      54 M     63 M    0.14    0.22    0.05    0.06     2464     4674      119     60
  13    1     0.00   0.30   0.01    0.60     425 K    715 K    0.41    0.12    0.01    0.02      112       38       20     56
  14    0     0.09   0.09   0.96    1.20      22 M     35 M    0.34    0.42    0.03    0.04     4424     3798      162     61
  15    1     0.10   0.10   1.03    1.20      21 M     36 M    0.40    0.44    0.02    0.04     4144     2654      115     56
  16    0     0.01   0.52   0.01    0.61     405 K    519 K    0.22    0.16    0.01    0.01        0       37        9     62
  17    1     0.04   0.46   0.09    0.63    1349 K   2721 K    0.50    0.16    0.00    0.01      336      175      105     57
  18    0     0.06   0.05   1.19    1.20      76 M     88 M    0.14    0.16    0.12    0.14     2408       33     7517     61
  19    1     0.03   0.02   1.20    1.20      59 M     67 M    0.12    0.17    0.22    0.24     3192     5781        0     58
  20    0     0.02   0.72   0.02    0.87     508 K    725 K    0.30    0.35    0.00    0.00      112       48        9     62
  21    1     0.06   0.07   0.92    1.20      21 M     32 M    0.34    0.42    0.04    0.05     4480     2563        6     57
  22    0     0.06   0.07   0.85    1.20      20 M     31 M    0.34    0.44    0.04    0.06     4312     3758      197     62
  23    1     0.12   0.44   0.27    0.71    3111 K   4800 K    0.35    0.44    0.00    0.00      896      167       61     57
  24    0     0.07   0.41   0.18    0.65    3849 K   4469 K    0.14    0.27    0.01    0.01      168       19      134     62
  25    1     0.03   0.02   1.20    1.20      59 M     67 M    0.12    0.17    0.23    0.26     1736     4148        1     57
  26    0     0.08   0.06   1.20    1.20      71 M     83 M    0.14    0.21    0.09    0.11     3136      213     6690     61
  27    1     0.07   0.42   0.16    0.68    3860 K   4656 K    0.17    0.23    0.01    0.01      112      184       18     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.64    1.16     359 M    455 M    0.21    0.30    0.04    0.05    31080    27083    15040     55
 SKT    1     0.06   0.09   0.69    1.12     385 M    482 M    0.20    0.27    0.04    0.05    32424    21493    15201     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.67    1.14     744 M    938 M    0.21    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  188 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 58.78 %

 C1 core residency: 24.91 %; C3 core residency: 2.17 %; C6 core residency: 14.14 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   25%    25%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   99 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.67    36.65     321.15      20.58         375.74
 SKT   1    44.29    36.36     338.61      21.91         376.58
---------------------------------------------------------------------------------------------------------------
       *    87.96    73.01     659.76      42.49         376.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2aa0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8830.56 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7237.06 --|
|-- Mem Ch  2: Reads (MB/s):  8777.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7278.62 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8777.76 --||-- NODE 1 Mem Read (MB/s) :  8830.56 --|
|-- NODE 0 Mem Write(MB/s) :  7278.62 --||-- NODE 1 Mem Write(MB/s) :  7237.06 --|
|-- NODE 0 P. Write (T/s):     131955 --||-- NODE 1 P. Write (T/s):     132368 --|
|-- NODE 0 Memory (MB/s):    16056.38 --||-- NODE 1 Memory (MB/s):    16067.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17608.32                --|
            |--                System Write Throughput(MB/s):      14515.68                --|
            |--               System Memory Throughput(MB/s):      32124.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bc2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      70 M        55 K    19 M   170 M     83 M     0     704 K
 1      66 M        92 K    19 M   185 M     78 M     0     677 K
-----------------------------------------------------------------------
 *     136 M       148 K    38 M   356 M    162 M     0    1382 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.66        Core1: 34.11        
Core2: 53.54        Core3: 96.72        
Core4: 140.87        Core5: 121.92        
Core6: 93.34        Core7: 44.39        
Core8: 41.48        Core9: 67.45        
Core10: 94.41        Core11: 122.36        
Core12: 134.47        Core13: 73.55        
Core14: 45.57        Core15: 42.17        
Core16: 51.96        Core17: 54.32        
Core18: 126.01        Core19: 145.38        
Core20: 76.17        Core21: 46.13        
Core22: 43.25        Core23: 64.86        
Core24: 68.62        Core25: 146.21        
Core26: 125.59        Core27: 69.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.23
Socket1: 91.16
DDR read Latency(ns)
Socket0: 222.58
Socket1: 231.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 41.90        
Core2: 67.24        Core3: 95.75        
Core4: 137.69        Core5: 122.32        
Core6: 90.29        Core7: 44.96        
Core8: 31.59        Core9: 67.28        
Core10: 93.87        Core11: 121.93        
Core12: 129.85        Core13: 84.79        
Core14: 49.93        Core15: 39.96        
Core16: 64.33        Core17: 50.38        
Core18: 123.08        Core19: 146.03        
Core20: 72.68        Core21: 41.72        
Core22: 41.27        Core23: 61.88        
Core24: 72.42        Core25: 145.45        
Core26: 122.52        Core27: 66.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.35
Socket1: 92.03
DDR read Latency(ns)
Socket0: 222.15
Socket1: 230.77
irq_total: 274659.197000271
cpu_total: 56.80
cpu_0: 82.28
cpu_1: 87.86
cpu_2: 5.11
cpu_3: 22.76
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 3.25
cpu_7: 94.82
cpu_8: 87.92
cpu_9: 10.42
cpu_10: 1.86
cpu_11: 99.93
cpu_12: 100.00
cpu_13: 1.92
cpu_14: 83.61
cpu_15: 83.28
cpu_16: 9.29
cpu_17: 10.02
cpu_18: 97.94
cpu_19: 100.00
cpu_20: 11.21
cpu_21: 74.72
cpu_22: 81.75
cpu_23: 18.18
cpu_24: 15.26
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 6.90
enp130s0f0_rx_packets: 291630
enp130s0f1_rx_packets: 315599
enp4s0f0_rx_packets: 306553
enp4s0f1_rx_packets: 318047
Total_rx_packets: 1231829
enp130s0f0_tx_bytes_phy: 2083155955
enp130s0f1_tx_bytes_phy: 2071010369
enp4s0f0_tx_bytes_phy: 2125417228
enp4s0f1_tx_bytes_phy: 2243977881
Total_tx_bytes_phy: 8523561433
enp130s0f0_rx_bytes: 2393684510
enp130s0f1_rx_bytes: 2625463467
enp4s0f0_rx_bytes: 2482919292
enp4s0f1_rx_bytes: 2569658906
Total_rx_bytes: 10071726175
enp130s0f0_tx_bytes: 2080200739
enp130s0f1_tx_bytes: 2067679980
enp4s0f0_tx_bytes: 2122898941
enp4s0f1_tx_bytes: 2240730016
Total_tx_bytes: 8511509676
enp130s0f0_tx_packets_phy: 276025
enp130s0f1_tx_packets_phy: 275923
enp4s0f0_tx_packets_phy: 270303
enp4s0f1_tx_packets_phy: 294877
Total_tx_packets_phy: 1117128
enp130s0f0_rx_bytes_phy: 2409476135
enp130s0f1_rx_bytes_phy: 2642496863
enp4s0f0_rx_bytes_phy: 2499235149
enp4s0f1_rx_bytes_phy: 2586876171
Total_rx_bytes_phy: 10138084318
enp130s0f0_tx_packets: 246660
enp130s0f1_tx_packets: 238101
enp4s0f0_tx_packets: 246814
enp4s0f1_tx_packets: 260761
Total_tx_packets: 992336
enp130s0f0_rx_packets_phy: 291634
enp130s0f1_rx_packets_phy: 315590
enp4s0f0_rx_packets_phy: 306550
enp4s0f1_rx_packets_phy: 318045
Total_rx_packets_phy: 1231819


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.11        Core1: 35.79        
Core2: 48.50        Core3: 96.85        
Core4: 138.63        Core5: 121.36        
Core6: 83.74        Core7: 47.29        
Core8: 34.91        Core9: 69.67        
Core10: 103.61        Core11: 122.34        
Core12: 132.22        Core13: 78.70        
Core14: 49.78        Core15: 39.99        
Core16: 62.96        Core17: 55.91        
Core18: 123.73        Core19: 143.57        
Core20: 70.25        Core21: 42.23        
Core22: 38.88        Core23: 61.92        
Core24: 71.60        Core25: 144.99        
Core26: 123.23        Core27: 66.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.68
Socket1: 90.99
DDR read Latency(ns)
Socket0: 222.51
Socket1: 231.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.78        Core1: 41.77        
Core2: 56.01        Core3: 104.86        
Core4: 139.56        Core5: 122.15        
Core6: 91.66        Core7: 44.90        
Core8: 36.47        Core9: 70.69        
Core10: 105.04        Core11: 122.46        
Core12: 132.73        Core13: 76.79        
Core14: 50.80        Core15: 38.98        
Core16: 53.63        Core17: 57.79        
Core18: 123.05        Core19: 145.25        
Core20: 74.71        Core21: 44.78        
Core22: 42.50        Core23: 61.20        
Core24: 70.08        Core25: 145.39        
Core26: 123.10        Core27: 62.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.35
Socket1: 92.84
DDR read Latency(ns)
Socket0: 224.16
Socket1: 231.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.48        Core1: 37.07        
Core2: 64.22        Core3: 71.32        
Core4: 138.49        Core5: 121.38        
Core6: 100.28        Core7: 43.92        
Core8: 36.19        Core9: 68.82        
Core10: 107.26        Core11: 117.61        
Core12: 132.01        Core13: 66.95        
Core14: 51.91        Core15: 39.98        
Core16: 62.53        Core17: 55.12        
Core18: 124.02        Core19: 144.48        
Core20: 74.72        Core21: 44.74        
Core22: 41.51        Core23: 61.34        
Core24: 70.23        Core25: 145.03        
Core26: 123.49        Core27: 71.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.19
Socket1: 90.44
DDR read Latency(ns)
Socket0: 223.02
Socket1: 232.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.98        Core1: 36.33        
Core2: 63.17        Core3: 97.19        
Core4: 138.72        Core5: 122.00        
Core6: 88.68        Core7: 49.50        
Core8: 30.29        Core9: 59.13        
Core10: 86.58        Core11: 121.87        
Core12: 132.57        Core13: 73.10        
Core14: 52.96        Core15: 41.92        
Core16: 60.96        Core17: 57.96        
Core18: 123.79        Core19: 145.58        
Core20: 77.23        Core21: 41.00        
Core22: 42.54        Core23: 60.20        
Core24: 72.97        Core25: 145.94        
Core26: 123.27        Core27: 63.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.45
Socket1: 91.78
DDR read Latency(ns)
Socket0: 223.27
Socket1: 231.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11820
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14433672430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14433718082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216862506; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216862506; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216961561; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216961561; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013589641; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6358416; Consumed Joules: 388.09; Watts: 64.55; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1609608; Consumed DRAM Joules: 24.63; DRAM Watts: 4.10
S1P0; QPIClocks: 14432489414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432513638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216335197; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216335197; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216280152; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216280152; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013675789; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6613422; Consumed Joules: 403.65; Watts: 67.14; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1716947; Consumed DRAM Joules: 26.27; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f58
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.11   0.98    1.20      21 M     35 M    0.40    0.46    0.02    0.03     5320     3421        7     61
   1    1     0.10   0.09   1.04    1.20      23 M     36 M    0.35    0.46    0.02    0.04     3808     1440       97     58
   2    0     0.02   0.36   0.06    0.62    1098 K   2101 K    0.48    0.12    0.00    0.01       56       32       11     61
   3    1     0.09   0.41   0.22    0.68    4762 K   5596 K    0.15    0.23    0.01    0.01      168       97       49     58
   4    0     0.03   0.02   1.20    1.20      65 M     73 M    0.12    0.17    0.23    0.26     3080     5131        1     61
   5    1     0.06   0.05   1.20    1.20      76 M     89 M    0.15    0.18    0.11    0.13     4144      277     6553     57
   6    0     0.04   1.11   0.03    0.76     899 K   1140 K    0.21    0.24    0.00    0.00       56       54       28     62
   7    1     0.12   0.11   1.15    1.20      27 M     41 M    0.33    0.42    0.02    0.03     3136     1425       41     56
   8    0     0.12   0.11   1.06    1.20      22 M     36 M    0.39    0.50    0.02    0.03     5432     3392       69     60
   9    1     0.04   0.39   0.10    0.65    2483 K   4138 K    0.40    0.22    0.01    0.01       56       74      135     57
  10    0     0.00   0.26   0.01    0.60     348 K    454 K    0.23    0.13    0.02    0.02        0       18        8     61
  11    1     0.06   0.05   1.20    1.20      80 M     93 M    0.13    0.15    0.13    0.15     4816       43     7917     56
  12    0     0.06   0.05   1.20    1.20      57 M     67 M    0.15    0.22    0.09    0.10     2072     5442      107     60
  13    1     0.00   0.23   0.01    0.60     457 K    691 K    0.34    0.14    0.02    0.02      448       58        6     57
  14    0     0.09   0.09   1.01    1.20      26 M     37 M    0.30    0.39    0.03    0.04     3584     3404       24     60
  15    1     0.09   0.09   0.98    1.20      21 M     35 M    0.39    0.45    0.02    0.04     4088     1378       83     55
  16    0     0.04   0.52   0.08    0.62    1080 K   2261 K    0.52    0.20    0.00    0.01        0       28        6     61
  17    1     0.04   0.46   0.09    0.61    1358 K   3495 K    0.61    0.22    0.00    0.01      112       37       36     57
  18    0     0.03   0.03   1.17    1.20      83 M     95 M    0.12    0.15    0.23    0.27     3976       16     7914     60
  19    1     0.05   0.05   1.20    1.20      58 M     67 M    0.13    0.19    0.10    0.12     2520     5691        1     57
  20    0     0.06   0.48   0.12    0.69    2894 K   4258 K    0.32    0.25    0.01    0.01        0       42       12     61
  21    1     0.06   0.07   0.91    1.20      21 M     33 M    0.35    0.43    0.03    0.05     3864     1360        6     58
  22    0     0.09   0.09   0.99    1.20      24 M     36 M    0.33    0.43    0.03    0.04     4984     3398      241     61
  23    1     0.09   0.43   0.22    0.66    2748 K   4106 K    0.33    0.35    0.00    0.00        0       45       64     58
  24    0     0.08   0.48   0.16    0.64    2672 K   3755 K    0.29    0.26    0.00    0.00       56       26       80     62
  25    1     0.03   0.02   1.20    1.20      62 M     71 M    0.12    0.17    0.22    0.25     3752     5857        1     58
  26    0     0.08   0.07   1.20    1.20      72 M     83 M    0.13    0.22    0.09    0.10     3640      219     6439     61
  27    1     0.03   0.37   0.07    0.64    1185 K   1998 K    0.41    0.13    0.00    0.01       56       59        9     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.66    1.15     382 M    481 M    0.20    0.29    0.04    0.05    32256    24623    14947     55
 SKT    1     0.06   0.09   0.69    1.13     386 M    489 M    0.21    0.28    0.04    0.05    30968    17841    14998     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.68    1.14     769 M    970 M    0.21    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  195 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.13 %

 C1 core residency: 27.80 %; C3 core residency: 2.63 %; C6 core residency: 10.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   25%    25%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  102 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.36    37.71     335.98      21.23         374.76
 SKT   1    45.85    37.53     348.63      22.63         378.48
---------------------------------------------------------------------------------------------------------------
       *    91.22    75.24     684.61      43.86         376.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 311b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8833.69 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7214.85 --|
|-- Mem Ch  2: Reads (MB/s):  8569.84 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7341.16 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8569.84 --||-- NODE 1 Mem Read (MB/s) :  8833.69 --|
|-- NODE 0 Mem Write(MB/s) :  7341.16 --||-- NODE 1 Mem Write(MB/s) :  7214.85 --|
|-- NODE 0 P. Write (T/s):     125160 --||-- NODE 1 P. Write (T/s):     132318 --|
|-- NODE 0 Memory (MB/s):    15911.00 --||-- NODE 1 Memory (MB/s):    16048.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17403.53                --|
            |--                System Write Throughput(MB/s):      14556.01                --|
            |--               System Memory Throughput(MB/s):      31959.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3251
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      67 M       136 K    17 M   182 M     88 M    36     760 K
 1      67 M       114 K    18 M   185 M     87 M   144     615 K
-----------------------------------------------------------------------
 *     135 M       250 K    36 M   367 M    176 M   180    1376 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.20        Core1: 28.54        
Core2: 56.18        Core3: 79.52        
Core4: 137.42        Core5: 124.64        
Core6: 85.09        Core7: 42.78        
Core8: 39.45        Core9: 80.79        
Core10: 98.35        Core11: 122.48        
Core12: 133.27        Core13: 57.51        
Core14: 45.80        Core15: 43.89        
Core16: 94.40        Core17: 92.04        
Core18: 123.90        Core19: 135.93        
Core20: 125.96        Core21: 34.50        
Core22: 33.84        Core23: 67.60        
Core24: 64.27        Core25: 138.01        
Core26: 120.88        Core27: 71.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.54
Socket1: 87.06
DDR read Latency(ns)
Socket0: 224.92
Socket1: 226.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.92        Core1: 36.01        
Core2: 60.15        Core3: 78.30        
Core4: 137.40        Core5: 124.42        
Core6: 93.11        Core7: 36.88        
Core8: 43.45        Core9: 77.32        
Core10: 95.63        Core11: 122.30        
Core12: 132.54        Core13: 56.64        
Core14: 43.06        Core15: 44.41        
Core16: 117.24        Core17: 112.74        
Core18: 121.65        Core19: 134.93        
Core20: 99.20        Core21: 32.31        
Core22: 36.13        Core23: 60.95        
Core24: 89.54        Core25: 137.28        
Core26: 119.81        Core27: 58.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.22
Socket1: 87.74
DDR read Latency(ns)
Socket0: 226.53
Socket1: 226.22
irq_total: 262427.091685251
cpu_total: 54.96
cpu_0: 81.01
cpu_1: 91.50
cpu_2: 4.65
cpu_3: 13.28
cpu_4: 95.62
cpu_5: 92.43
cpu_6: 2.99
cpu_7: 97.74
cpu_8: 93.82
cpu_9: 3.19
cpu_10: 2.19
cpu_11: 99.27
cpu_12: 100.00
cpu_13: 17.93
cpu_14: 89.71
cpu_15: 66.73
cpu_16: 2.79
cpu_17: 1.33
cpu_18: 97.08
cpu_19: 99.93
cpu_20: 1.20
cpu_21: 66.40
cpu_22: 76.23
cpu_23: 18.59
cpu_24: 17.26
cpu_25: 100.00
cpu_26: 99.87
cpu_27: 6.11
enp130s0f0_tx_bytes_phy: 2272286424
enp130s0f1_tx_bytes_phy: 2083084659
enp4s0f0_tx_bytes_phy: 2119127865
enp4s0f1_tx_bytes_phy: 2319272112
Total_tx_bytes_phy: 8793771060
enp130s0f0_tx_packets_phy: 297858
enp130s0f1_tx_packets_phy: 278433
enp4s0f0_tx_packets_phy: 271342
enp4s0f1_tx_packets_phy: 316149
Total_tx_packets_phy: 1163782
enp130s0f0_rx_packets_phy: 311029
enp130s0f1_rx_packets_phy: 318088
enp4s0f0_rx_packets_phy: 320676
enp4s0f1_rx_packets_phy: 324280
Total_rx_packets_phy: 1274073
enp130s0f0_tx_bytes: 2268917325
enp130s0f1_tx_bytes: 2079620237
enp4s0f0_tx_bytes: 2116287272
enp4s0f1_tx_bytes: 2315565477
Total_tx_bytes: 8780390311
enp130s0f0_rx_bytes_phy: 2651171459
enp130s0f1_rx_bytes_phy: 2656824004
enp4s0f0_rx_bytes_phy: 2661772829
enp4s0f1_rx_bytes_phy: 2685992415
Total_rx_bytes_phy: 10655760707
enp130s0f0_rx_bytes: 2633863786
enp130s0f1_rx_bytes: 2639858063
enp4s0f0_rx_bytes: 2644324779
enp4s0f1_rx_bytes: 2668784355
Total_rx_bytes: 10586830983
enp130s0f0_rx_packets: 311036
enp130s0f1_rx_packets: 318069
enp4s0f0_rx_packets: 320672
enp4s0f1_rx_packets: 324267
Total_rx_packets: 1274044
enp130s0f0_tx_packets: 261227
enp130s0f1_tx_packets: 239621
enp4s0f0_tx_packets: 244104
enp4s0f1_tx_packets: 275924
Total_tx_packets: 1020876


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 34.56        
Core2: 56.47        Core3: 82.57        
Core4: 137.43        Core5: 124.80        
Core6: 82.83        Core7: 40.37        
Core8: 43.07        Core9: 100.65        
Core10: 44.75        Core11: 122.90        
Core12: 133.23        Core13: 56.27        
Core14: 45.88        Core15: 45.57        
Core16: 90.85        Core17: 117.06        
Core18: 122.94        Core19: 135.75        
Core20: 92.04        Core21: 34.18        
Core22: 35.57        Core23: 65.53        
Core24: 86.60        Core25: 138.43        
Core26: 119.75        Core27: 61.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.11
Socket1: 88.75
DDR read Latency(ns)
Socket0: 227.47
Socket1: 226.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.16        Core1: 31.89        
Core2: 57.45        Core3: 83.64        
Core4: 136.39        Core5: 124.07        
Core6: 100.42        Core7: 41.72        
Core8: 34.39        Core9: 93.81        
Core10: 60.32        Core11: 122.19        
Core12: 131.91        Core13: 54.55        
Core14: 47.74        Core15: 43.93        
Core16: 105.45        Core17: 99.63        
Core18: 123.71        Core19: 135.67        
Core20: 95.77        Core21: 32.19        
Core22: 34.55        Core23: 56.63        
Core24: 87.06        Core25: 137.54        
Core26: 119.89        Core27: 71.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.66
Socket1: 87.36
DDR read Latency(ns)
Socket0: 225.45
Socket1: 226.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.99        Core1: 33.75        
Core2: 46.36        Core3: 71.93        
Core4: 127.70        Core5: 90.44        
Core6: 80.86        Core7: 45.29        
Core8: 40.72        Core9: 86.90        
Core10: 71.59        Core11: 116.19        
Core12: 124.27        Core13: 56.69        
Core14: 45.79        Core15: 41.47        
Core16: 59.43        Core17: 110.57        
Core18: 124.92        Core19: 133.21        
Core20: 90.85        Core21: 31.90        
Core22: 30.96        Core23: 64.54        
Core24: 91.77        Core25: 134.75        
Core26: 122.32        Core27: 69.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.92
Socket1: 81.96
DDR read Latency(ns)
Socket0: 206.77
Socket1: 225.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.31        Core1: 35.71        
Core2: 58.12        Core3: 73.43        
Core4: 127.92        Core5: 100.20        
Core6: 93.63        Core7: 45.39        
Core8: 33.54        Core9: 94.13        
Core10: 67.86        Core11: 117.67        
Core12: 123.65        Core13: 58.49        
Core14: 40.72        Core15: 44.43        
Core16: 55.41        Core17: 97.27        
Core18: 123.50        Core19: 133.39        
Core20: 103.66        Core21: 31.44        
Core22: 34.81        Core23: 68.05        
Core24: 84.86        Core25: 135.22        
Core26: 120.20        Core27: 68.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.20
Socket1: 84.56
DDR read Latency(ns)
Socket0: 210.08
Socket1: 224.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13496
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6018 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14482473398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14482489570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7241251628; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7241251628; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7241354649; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7241354649; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019266844; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6290026; Consumed Joules: 383.91; Watts: 63.79; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1610352; Consumed DRAM Joules: 24.64; DRAM Watts: 4.09
S1P0; QPIClocks: 14445990326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14446012450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7223102463; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7223102463; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7223025484; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7223025484; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6019237980; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6508121; Consumed Joules: 397.22; Watts: 66.01; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1712023; Consumed DRAM Joules: 26.19; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35e0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.12   1.00    1.20      21 M     37 M    0.42    0.48    0.02    0.03     4648     2020        7     61
   1    1     0.14   0.13   1.10    1.20      24 M     39 M    0.37    0.47    0.02    0.03     4144     2854       34     57
   2    0     0.02   0.33   0.07    0.65     850 K   2002 K    0.58    0.09    0.00    0.01        0       15        7     61
   3    1     0.06   0.42   0.14    0.64    3003 K   3728 K    0.19    0.19    0.01    0.01      112       99       64     57
   4    0     0.03   0.03   1.20    1.20      65 M     73 M    0.12    0.18    0.21    0.23     4088     6804        0     61
   5    1     0.05   0.04   1.18    1.20      81 M     93 M    0.12    0.17    0.16    0.19     4424      413     8690     57
   6    0     0.04   1.10   0.03    0.75     818 K   1043 K    0.21    0.26    0.00    0.00       56       57       19     62
   7    1     0.16   0.13   1.16    1.20      28 M     43 M    0.35    0.43    0.02    0.03     4536     2775      485     56
   8    0     0.16   0.14   1.14    1.20      24 M     41 M    0.40    0.50    0.02    0.03     4424     2474       60     61
   9    1     0.03   0.67   0.05    0.80     699 K   1097 K    0.36    0.28    0.00    0.00      112       39       13     58
  10    0     0.01   0.45   0.01    0.60     461 K    582 K    0.21    0.15    0.01    0.01        0       22        8     61
  11    1     0.05   0.04   1.20    1.20      80 M     93 M    0.14    0.16    0.15    0.17     4424       93     7789     56
  12    0     0.05   0.04   1.20    1.20      60 M     69 M    0.13    0.21    0.13    0.15     3808     5540      237     61
  13    1     0.07   0.56   0.13    0.63    2390 K   4703 K    0.49    0.25    0.00    0.01      336      229       10     56
  14    0     0.13   0.12   1.10    1.20      27 M     41 M    0.32    0.43    0.02    0.03     3472     2353      108     60
  15    1     0.05   0.07   0.79    1.20      20 M     30 M    0.34    0.44    0.04    0.06     3528     2510        1     56
  16    0     0.01   0.56   0.03    0.82     500 K    760 K    0.34    0.32    0.00    0.01        0       40        9     62
  17    1     0.00   0.22   0.01    0.60     372 K    780 K    0.52    0.11    0.01    0.02       56       33       19     58
  18    0     0.05   0.05   1.16    1.20      74 M     86 M    0.13    0.16    0.14    0.16     4928      383     7404     61
  19    1     0.03   0.03   1.20    1.20      65 M     73 M    0.12    0.17    0.20    0.23     2744     6123        2     57
  20    0     0.01   0.64   0.02    0.84     500 K    704 K    0.29    0.36    0.00    0.00       56       48        8     62
  21    1     0.06   0.07   0.79    1.20      17 M     28 M    0.41    0.49    0.03    0.05     4088     2698        7     58
  22    0     0.09   0.10   0.94    1.20      21 M     34 M    0.39    0.45    0.02    0.04     3864     2032      185     62
  23    1     0.11   0.38   0.28    0.75    3100 K   4345 K    0.29    0.36    0.00    0.00      280       96       32     58
  24    0     0.09   0.47   0.18    0.65    2968 K   3784 K    0.22    0.26    0.00    0.00        0       55       11     62
  25    1     0.05   0.04   1.20    1.20      62 M     71 M    0.13    0.18    0.12    0.13     3360     5799        2     58
  26    0     0.05   0.04   1.20    1.20      79 M     91 M    0.13    0.19    0.15    0.17     2128      113     4336     61
  27    1     0.03   0.35   0.09    0.70    1159 K   1743 K    0.34    0.12    0.00    0.01      224       57       79     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.66    1.17     381 M    484 M    0.21    0.30    0.04    0.06    31472    21956    12399     55
 SKT    1     0.06   0.10   0.67    1.14     390 M    490 M    0.20    0.28    0.04    0.05    32368    23818    17227     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.66    1.15     771 M    974 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  189 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 57.66 %

 C1 core residency: 20.29 %; C3 core residency: 1.61 %; C6 core residency: 20.44 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   26%    26%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  105 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.86    37.15     328.58      20.93         374.81
 SKT   1    45.12    37.05     339.41      22.25         370.79
---------------------------------------------------------------------------------------------------------------
       *    89.98    74.20     667.99      43.17         372.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LANGUAGE = "en_US:en,",
 ($Format:%ci ID=%h$)	LC_ALL = (unset),


 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_PAPER = "he_IL.UTF-8",

	LC_ADDRESS = "he_IL.UTF-8",

	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37a5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8803.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7244.76 --|
|-- Mem Ch  2: Reads (MB/s):  8699.87 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7322.34 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8699.87 --||-- NODE 1 Mem Read (MB/s) :  8803.39 --|
|-- NODE 0 Mem Write(MB/s) :  7322.34 --||-- NODE 1 Mem Write(MB/s) :  7244.76 --|
|-- NODE 0 P. Write (T/s):     129252 --||-- NODE 1 P. Write (T/s):     130009 --|
|-- NODE 0 Memory (MB/s):    16022.21 --||-- NODE 1 Memory (MB/s):    16048.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17503.26                --|
            |--                System Write Throughput(MB/s):      14567.10                --|
            |--               System Memory Throughput(MB/s):      32070.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 38dc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      68 M       103 K    17 M   176 M     86 M     0     593 K
 1      66 M        88 K    18 M   176 M     84 M     0     629 K
-----------------------------------------------------------------------
 *     134 M       192 K    36 M   352 M    170 M     0    1223 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.32        Core1: 40.65        
Core2: 54.17        Core3: 78.43        
Core4: 138.07        Core5: 122.98        
Core6: 74.74        Core7: 38.38        
Core8: 35.88        Core9: 94.58        
Core10: 69.99        Core11: 121.15        
Core12: 137.17        Core13: 68.85        
Core14: 46.80        Core15: 42.54        
Core16: 75.65        Core17: 82.89        
Core18: 122.66        Core19: 142.77        
Core20: 67.43        Core21: 37.89        
Core22: 37.42        Core23: 62.05        
Core24: 87.58        Core25: 140.57        
Core26: 121.13        Core27: 63.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.08
Socket1: 89.97
DDR read Latency(ns)
Socket0: 219.72
Socket1: 224.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.48        Core1: 38.02        
Core2: 60.21        Core3: 77.85        
Core4: 138.17        Core5: 123.38        
Core6: 79.40        Core7: 43.24        
Core8: 33.47        Core9: 98.81        
Core10: 66.60        Core11: 123.02        
Core12: 137.20        Core13: 70.94        
Core14: 48.80        Core15: 39.99        
Core16: 53.78        Core17: 110.76        
Core18: 122.72        Core19: 144.08        
Core20: 67.70        Core21: 39.49        
Core22: 37.46        Core23: 60.33        
Core24: 86.33        Core25: 141.54        
Core26: 121.63        Core27: 65.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.89
Socket1: 90.44
DDR read Latency(ns)
Socket0: 222.98
Socket1: 228.61
irq_total: 265248.643588036
cpu_total: 56.63
cpu_0: 91.70
cpu_1: 86.72
cpu_2: 5.18
cpu_3: 20.52
cpu_4: 99.93
cpu_5: 96.02
cpu_6: 13.48
cpu_7: 87.72
cpu_8: 90.64
cpu_9: 14.48
cpu_10: 8.10
cpu_11: 99.80
cpu_12: 100.00
cpu_13: 11.16
cpu_14: 76.10
cpu_15: 74.10
cpu_16: 13.01
cpu_17: 1.79
cpu_18: 97.01
cpu_19: 100.00
cpu_20: 16.27
cpu_21: 73.77
cpu_22: 72.91
cpu_23: 19.72
cpu_24: 9.56
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 5.84
enp130s0f0_rx_packets: 297121
enp130s0f1_rx_packets: 310959
enp4s0f0_rx_packets: 310296
enp4s0f1_rx_packets: 323604
Total_rx_packets: 1241980
enp130s0f0_tx_bytes_phy: 2147162155
enp130s0f1_tx_bytes_phy: 2093534686
enp4s0f0_tx_bytes_phy: 2207244689
enp4s0f1_tx_bytes_phy: 2242860631
Total_tx_bytes_phy: 8690802161
enp130s0f0_rx_bytes_phy: 2473915063
enp130s0f1_rx_bytes_phy: 2590001242
enp4s0f0_rx_bytes_phy: 2558709585
enp4s0f1_rx_bytes_phy: 2676877964
Total_rx_bytes_phy: 10299503854
enp130s0f0_rx_bytes: 2457739040
enp130s0f1_rx_bytes: 2573236378
enp4s0f0_rx_bytes: 2541946921
enp4s0f1_rx_bytes: 2659487202
Total_rx_bytes: 10232409541
enp130s0f0_rx_packets_phy: 297115
enp130s0f1_rx_packets_phy: 310963
enp4s0f0_rx_packets_phy: 310302
enp4s0f1_rx_packets_phy: 323607
Total_rx_packets_phy: 1241987
enp130s0f0_tx_packets: 247282
enp130s0f1_tx_packets: 240019
enp4s0f0_tx_packets: 254725
enp4s0f1_tx_packets: 259571
Total_tx_packets: 1001597
enp130s0f0_tx_bytes: 2144052040
enp130s0f1_tx_bytes: 2090178385
enp4s0f0_tx_bytes: 2204457358
enp4s0f1_tx_bytes: 2239355356
Total_tx_bytes: 8678043139
enp130s0f0_tx_packets_phy: 280437
enp130s0f1_tx_packets_phy: 276903
enp4s0f0_tx_packets_phy: 280788
enp4s0f1_tx_packets_phy: 299216
Total_tx_packets_phy: 1137344


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.04        Core1: 34.71        
Core2: 55.38        Core3: 81.23        
Core4: 138.82        Core5: 123.96        
Core6: 77.42        Core7: 42.33        
Core8: 35.44        Core9: 73.80        
Core10: 62.78        Core11: 123.28        
Core12: 138.13        Core13: 74.06        
Core14: 47.20        Core15: 39.82        
Core16: 75.12        Core17: 93.21        
Core18: 122.84        Core19: 144.16        
Core20: 60.09        Core21: 42.27        
Core22: 37.24        Core23: 55.75        
Core24: 75.53        Core25: 141.41        
Core26: 122.07        Core27: 62.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.47
Socket1: 89.73
DDR read Latency(ns)
Socket0: 223.86
Socket1: 228.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.83        Core1: 34.09        
Core2: 56.56        Core3: 79.57        
Core4: 137.29        Core5: 123.56        
Core6: 77.60        Core7: 38.31        
Core8: 35.45        Core9: 94.93        
Core10: 60.72        Core11: 122.24        
Core12: 136.13        Core13: 68.77        
Core14: 43.21        Core15: 41.61        
Core16: 72.85        Core17: 94.01        
Core18: 123.62        Core19: 143.15        
Core20: 69.31        Core21: 42.15        
Core22: 35.99        Core23: 58.88        
Core24: 61.69        Core25: 141.54        
Core26: 122.02        Core27: 67.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.26
Socket1: 89.20
DDR read Latency(ns)
Socket0: 216.21
Socket1: 221.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.52        Core1: 40.43        
Core2: 59.41        Core3: 80.97        
Core4: 134.85        Core5: 114.53        
Core6: 77.07        Core7: 38.84        
Core8: 36.66        Core9: 99.03        
Core10: 61.04        Core11: 121.11        
Core12: 134.65        Core13: 71.38        
Core14: 46.00        Core15: 39.03        
Core16: 76.09        Core17: 89.53        
Core18: 123.10        Core19: 141.25        
Core20: 70.73        Core21: 39.66        
Core22: 37.12        Core23: 62.78        
Core24: 85.46        Core25: 135.17        
Core26: 122.07        Core27: 63.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.06
Socket1: 87.73
DDR read Latency(ns)
Socket0: 216.41
Socket1: 224.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.45        Core1: 34.78        
Core2: 58.81        Core3: 81.72        
Core4: 137.77        Core5: 122.48        
Core6: 83.96        Core7: 43.64        
Core8: 34.88        Core9: 97.39        
Core10: 59.06        Core11: 121.62        
Core12: 137.44        Core13: 69.32        
Core14: 46.78        Core15: 39.49        
Core16: 71.75        Core17: 101.90        
Core18: 123.26        Core19: 143.41        
Core20: 69.41        Core21: 41.49        
Core22: 38.87        Core23: 58.41        
Core24: 76.11        Core25: 140.63        
Core26: 121.93        Core27: 66.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.53
Socket1: 89.42
DDR read Latency(ns)
Socket0: 217.22
Socket1: 223.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15157
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14472645618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14472665742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7236344986; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7236344986; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7236437617; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7236437617; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015050324; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6441259; Consumed Joules: 393.14; Watts: 65.38; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1609590; Consumed DRAM Joules: 24.63; DRAM Watts: 4.10
S1P0; QPIClocks: 14435872294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435891370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218029674; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218029674; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217963920; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217963920; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015054232; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6542407; Consumed Joules: 399.32; Watts: 66.41; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1713010; Consumed DRAM Joules: 26.21; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c67
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.12   1.11    1.20      24 M     38 M    0.37    0.44    0.02    0.03     4256     2027      149     61
   1    1     0.10   0.10   1.06    1.20      23 M     36 M    0.37    0.47    0.02    0.04     4760     3042       34     57
   2    0     0.02   0.33   0.06    0.64     836 K   2058 K    0.59    0.10    0.00    0.01        0       25       10     61
   3    1     0.09   0.41   0.21    0.69    4614 K   5209 K    0.11    0.29    0.01    0.01      224      116       82     57
   4    0     0.03   0.02   1.20    1.20      63 M     71 M    0.12    0.18    0.21    0.24     3472     5960        0     61
   5    1     0.04   0.04   1.15    1.20      78 M     90 M    0.13    0.15    0.19    0.22     2688      239     8427     57
   6    0     0.09   0.54   0.17    0.75    3573 K   4857 K    0.26    0.27    0.00    0.01      112      115      134     60
   7    1     0.10   0.09   1.03    1.20      22 M     36 M    0.37    0.42    0.02    0.04     4928     2928       31     56
   8    0     0.13   0.12   1.10    1.20      21 M     37 M    0.41    0.50    0.02    0.03     4368     1882       86     60
   9    1     0.05   0.51   0.11    0.63    3797 K   4816 K    0.21    0.09    0.01    0.01        0      116       23     58
  10    0     0.06   0.52   0.11    0.70    1445 K   2811 K    0.49    0.29    0.00    0.00        0       44       12     60
  11    1     0.06   0.05   1.20    1.20      76 M     89 M    0.14    0.16    0.13    0.15     3808       47     7166     56
  12    0     0.04   0.03   1.20    1.20      59 M     68 M    0.13    0.19    0.16    0.18     2688     5593       99     60
  13    1     0.04   0.38   0.09    0.63    2418 K   3784 K    0.36    0.22    0.01    0.01      112       70       48     56
  14    0     0.06   0.06   0.90    1.20      22 M     32 M    0.30    0.41    0.04    0.06     4648     1810       61     61
  15    1     0.06   0.07   0.89    1.20      20 M     31 M    0.36    0.44    0.03    0.05     3976     2799        2     56
  16    0     0.04   0.43   0.10    0.61    3166 K   4180 K    0.24    0.18    0.01    0.01      168      131        9     61
  17    1     0.00   0.18   0.01    0.60     380 K    615 K    0.38    0.10    0.01    0.02      112       92       10     58
  18    0     0.03   0.03   1.16    1.20      79 M     91 M    0.13    0.15    0.23    0.27     4480        7     9133     61
  19    1     0.06   0.05   1.20    1.20      57 M     65 M    0.13    0.18    0.10    0.11     2520     5296       19     57
  20    0     0.08   0.55   0.15    0.67    2348 K   3882 K    0.40    0.32    0.00    0.00      224      133        5     62
  21    1     0.06   0.07   0.89    1.20      20 M     31 M    0.36    0.44    0.03    0.05     4368     2882        4     57
  22    0     0.06   0.06   0.89    1.20      21 M     31 M    0.33    0.44    0.04    0.06     3472     1846      157     61
  23    1     0.09   0.41   0.22    0.66    2733 K   3801 K    0.28    0.35    0.00    0.00        0       41       51     58
  24    0     0.05   0.41   0.12    0.63    2547 K   3004 K    0.15    0.15    0.01    0.01      112       35      111     62
  25    1     0.08   0.06   1.20    1.20      55 M     63 M    0.14    0.20    0.07    0.08     3864     5406        6     58
  26    0     0.05   0.04   1.20    1.20      76 M     88 M    0.13    0.19    0.14    0.16     3528      138     5934     60
  27    1     0.04   0.33   0.13    0.79    1031 K   1784 K    0.42    0.13    0.00    0.00      168       50       12     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.68    1.13     383 M    480 M    0.20    0.28    0.04    0.05    31528    19746    15899     54
 SKT    1     0.06   0.09   0.67    1.13     369 M    466 M    0.21    0.28    0.04    0.05    31528    23124    15915     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.67    1.13     753 M    946 M    0.20    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  191 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.54 %

 C1 core residency: 28.60 %; C3 core residency: 4.22 %; C6 core residency: 7.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  103 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.10    37.26     333.72      20.86         372.19
 SKT   1    44.74    36.82     339.62      22.18         375.48
---------------------------------------------------------------------------------------------------------------
       *    88.83    74.08     673.34      43.04         373.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e2a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8675.31 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7292.70 --|
|-- Mem Ch  2: Reads (MB/s):  8661.02 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7303.94 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8661.02 --||-- NODE 1 Mem Read (MB/s) :  8675.31 --|
|-- NODE 0 Mem Write(MB/s) :  7303.94 --||-- NODE 1 Mem Write(MB/s) :  7292.70 --|
|-- NODE 0 P. Write (T/s):     128951 --||-- NODE 1 P. Write (T/s):     125309 --|
|-- NODE 0 Memory (MB/s):    15964.96 --||-- NODE 1 Memory (MB/s):    15968.01 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17336.33                --|
            |--                System Write Throughput(MB/s):      14596.64                --|
            |--               System Memory Throughput(MB/s):      31932.97                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f54
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      69 M       101 K    15 M   171 M     80 M     0     579 K
 1      67 M       117 K    15 M   174 M     81 M     0     477 K
-----------------------------------------------------------------------
 *     137 M       219 K    30 M   345 M    162 M     0    1056 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 40.91        
Core2: 74.74        Core3: 69.51        
Core4: 134.48        Core5: 118.23        
Core6: 58.00        Core7: 38.46        
Core8: 37.02        Core9: 51.63        
Core10: 100.14        Core11: 121.64        
Core12: 132.34        Core13: 93.38        
Core14: 44.34        Core15: 40.66        
Core16: 88.13        Core17: 56.87        
Core18: 121.46        Core19: 137.49        
Core20: 66.87        Core21: 33.99        
Core22: 39.93        Core23: 55.22        
Core24: 84.86        Core25: 138.44        
Core26: 114.09        Core27: 65.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.65
Socket1: 88.79
DDR read Latency(ns)
Socket0: 217.69
Socket1: 220.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.76        Core1: 33.69        
Core2: 59.78        Core3: 68.16        
Core4: 131.79        Core5: 115.44        
Core6: 56.87        Core7: 37.76        
Core8: 35.69        Core9: 49.47        
Core10: 95.50        Core11: 120.40        
Core12: 128.56        Core13: 95.62        
Core14: 42.22        Core15: 42.64        
Core16: 88.28        Core17: 71.21        
Core18: 122.72        Core19: 138.27        
Core20: 66.91        Core21: 35.52        
Core22: 34.94        Core23: 58.07        
Core24: 84.94        Core25: 139.32        
Core26: 115.39        Core27: 58.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.33
Socket1: 87.08
DDR read Latency(ns)
Socket0: 215.39
Socket1: 224.08
irq_total: 247853.753263017
cpu_total: 55.23
cpu_0: 79.63
cpu_1: 86.86
cpu_2: 12.67
cpu_3: 40.94
cpu_4: 99.87
cpu_5: 87.99
cpu_6: 10.75
cpu_7: 77.04
cpu_8: 84.27
cpu_9: 10.09
cpu_10: 2.52
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.79
cpu_14: 73.59
cpu_15: 77.17
cpu_16: 14.07
cpu_17: 10.22
cpu_18: 80.42
cpu_19: 98.74
cpu_20: 18.12
cpu_21: 70.74
cpu_22: 71.00
cpu_23: 18.71
cpu_24: 20.04
cpu_25: 99.93
cpu_26: 94.56
cpu_27: 4.71
enp130s0f0_tx_packets_phy: 285296
enp130s0f1_tx_packets_phy: 271678
enp4s0f0_tx_packets_phy: 270599
enp4s0f1_tx_packets_phy: 296732
Total_tx_packets_phy: 1124305
enp130s0f0_tx_packets: 244482
enp130s0f1_tx_packets: 231712
enp4s0f0_tx_packets: 248177
enp4s0f1_tx_packets: 260484
Total_tx_packets: 984855
enp130s0f0_rx_packets_phy: 314750
enp130s0f1_rx_packets_phy: 292401
enp4s0f0_rx_packets_phy: 299024
enp4s0f1_rx_packets_phy: 316878
Total_rx_packets_phy: 1223053
enp130s0f0_rx_bytes: 2617440359
enp130s0f1_rx_bytes: 2435279933
enp4s0f0_rx_bytes: 2457243104
enp4s0f1_rx_bytes: 2595192550
Total_rx_bytes: 10105155946
enp130s0f0_rx_bytes_phy: 2634236523
enp130s0f1_rx_bytes_phy: 2450837635
enp4s0f0_rx_bytes_phy: 2473495104
enp4s0f1_rx_bytes_phy: 2612029954
Total_rx_bytes_phy: 10170599216
enp130s0f0_rx_packets: 314763
enp130s0f1_rx_packets: 292384
enp4s0f0_rx_packets: 299026
enp4s0f1_rx_packets: 316884
Total_rx_packets: 1223057
enp130s0f0_tx_bytes: 2133897870
enp130s0f1_tx_bytes: 2033419545
enp4s0f0_tx_bytes: 2143563577
enp4s0f1_tx_bytes: 2240292354
Total_tx_bytes: 8551173346
enp130s0f0_tx_bytes_phy: 2137464728
enp130s0f1_tx_bytes_phy: 2036954653
enp4s0f0_tx_bytes_phy: 2146020877
enp4s0f1_tx_bytes_phy: 2243698733
Total_tx_bytes_phy: 8564138991


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.23        Core1: 34.70        
Core2: 69.98        Core3: 68.40        
Core4: 131.75        Core5: 112.81        
Core6: 56.15        Core7: 37.82        
Core8: 34.71        Core9: 51.14        
Core10: 98.06        Core11: 120.07        
Core12: 127.63        Core13: 85.99        
Core14: 42.07        Core15: 42.41        
Core16: 86.34        Core17: 70.01        
Core18: 122.52        Core19: 137.66        
Core20: 64.81        Core21: 32.26        
Core22: 37.04        Core23: 52.31        
Core24: 80.48        Core25: 138.28        
Core26: 115.33        Core27: 64.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.09
Socket1: 86.22
DDR read Latency(ns)
Socket0: 212.63
Socket1: 221.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.77        Core1: 32.19        
Core2: 71.08        Core3: 67.40        
Core4: 131.72        Core5: 119.41        
Core6: 55.98        Core7: 39.27        
Core8: 32.48        Core9: 46.63        
Core10: 92.97        Core11: 120.32        
Core12: 128.57        Core13: 70.02        
Core14: 42.82        Core15: 40.51        
Core16: 81.29        Core17: 72.56        
Core18: 122.81        Core19: 138.21        
Core20: 65.67        Core21: 33.93        
Core22: 37.67        Core23: 58.30        
Core24: 80.08        Core25: 139.14        
Core26: 114.65        Core27: 60.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.73
Socket1: 86.51
DDR read Latency(ns)
Socket0: 216.74
Socket1: 225.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.32        Core1: 36.27        
Core2: 58.28        Core3: 68.92        
Core4: 133.43        Core5: 116.15        
Core6: 56.92        Core7: 39.57        
Core8: 38.40        Core9: 51.98        
Core10: 97.82        Core11: 121.42        
Core12: 129.56        Core13: 90.18        
Core14: 41.75        Core15: 43.90        
Core16: 90.20        Core17: 64.28        
Core18: 123.18        Core19: 140.74        
Core20: 67.54        Core21: 34.00        
Core22: 38.99        Core23: 55.01        
Core24: 85.81        Core25: 141.35        
Core26: 116.97        Core27: 58.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.54
Socket1: 88.67
DDR read Latency(ns)
Socket0: 217.80
Socket1: 225.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.38        Core1: 37.63        
Core2: 73.14        Core3: 67.72        
Core4: 131.34        Core5: 114.08        
Core6: 55.68        Core7: 35.85        
Core8: 35.93        Core9: 48.23        
Core10: 91.00        Core11: 120.32        
Core12: 128.71        Core13: 94.08        
Core14: 42.46        Core15: 39.69        
Core16: 88.96        Core17: 69.96        
Core18: 121.93        Core19: 137.01        
Core20: 66.00        Core21: 32.99        
Core22: 36.53        Core23: 55.15        
Core24: 84.89        Core25: 137.55        
Core26: 115.05        Core27: 61.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.81
Socket1: 86.24
DDR read Latency(ns)
Socket0: 214.91
Socket1: 222.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16827
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14445618666; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14445641694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222825728; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222825728; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222928977; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222928977; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6018327757; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6308385; Consumed Joules: 385.03; Watts: 64.02; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1610976; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14443838878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14443848234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7222005449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7222005449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7221939109; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7221939109; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6018393233; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6548071; Consumed Joules: 399.66; Watts: 66.46; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1712336; Consumed DRAM Joules: 26.20; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 42e0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.10   0.95    1.20      20 M     34 M    0.39    0.45    0.02    0.03     5040     2882       14     61
   1    1     0.10   0.10   1.05    1.20      23 M     35 M    0.35    0.47    0.02    0.04     6832     3667       85     57
   2    0     0.07   0.48   0.15    0.72    1916 K   3229 K    0.41    0.29    0.00    0.00      168       64      121     61
   3    1     0.16   0.38   0.41    0.90    9439 K     11 M    0.18    0.31    0.01    0.01      280      233      141     57
   4    0     0.03   0.03   1.20    1.20      65 M     74 M    0.12    0.17    0.22    0.24     3472     6111        0     61
   5    1     0.04   0.04   1.04    1.20      71 M     81 M    0.13    0.16    0.16    0.18     4200      219     7561     57
   6    0     0.07   0.59   0.11    0.70    1525 K   3090 K    0.51    0.31    0.00    0.00      280       73       19     61
   7    1     0.07   0.07   0.93    1.20      21 M     32 M    0.35    0.43    0.03    0.05     4648     3566       69     57
   8    0     0.12   0.11   1.02    1.20      21 M     35 M    0.39    0.50    0.02    0.03     4480     3050       45     60
   9    1     0.04   0.51   0.09    0.61    1213 K   3243 K    0.63    0.25    0.00    0.01      224      105        9     57
  10    0     0.00   0.32   0.01    0.60     534 K    727 K    0.26    0.15    0.01    0.02      112       30       11     61
  11    1     0.07   0.06   1.20    1.20      78 M     89 M    0.12    0.15    0.11    0.13     3024      144     6755     56
  12    0     0.06   0.05   1.20    1.20      59 M     68 M    0.13    0.22    0.10    0.11     1624     4997      135     60
  13    1     0.00   0.22   0.01    0.60     407 K    613 K    0.34    0.13    0.01    0.02       56       61       20     57
  14    0     0.06   0.07   0.88    1.20      22 M     32 M    0.30    0.42    0.04    0.06     4032     2874       26     61
  15    1     0.09   0.09   0.95    1.20      21 M     33 M    0.36    0.41    0.02    0.04     3248     3360        2     56
  16    0     0.05   0.43   0.11    0.62    3389 K   4162 K    0.19    0.18    0.01    0.01       56       91        7     62
  17    1     0.03   0.47   0.07    0.60    1662 K   2680 K    0.38    0.20    0.00    0.01      168      274       15     58
  18    0     0.03   0.03   0.96    1.20      64 M     74 M    0.13    0.15    0.21    0.25     3416        5     7681     61
  19    1     0.03   0.02   1.19    1.20      59 M     67 M    0.12    0.17    0.22    0.25     2968     6656        1     58
  20    0     0.08   0.53   0.16    0.66    3558 K   5219 K    0.32    0.33    0.00    0.01      280      140       76     62
  21    1     0.06   0.07   0.86    1.20      18 M     29 M    0.38    0.46    0.03    0.05     4200     3626        4     57
  22    0     0.06   0.07   0.85    1.20      21 M     31 M    0.33    0.43    0.04    0.05     4648     2748      163     62
  23    1     0.11   0.38   0.29    0.78    2906 K   4077 K    0.29    0.37    0.00    0.00        0       61       73     58
  24    0     0.09   0.45   0.21    0.68    4680 K   5474 K    0.15    0.27    0.00    0.01       56      169       50     62
  25    1     0.03   0.02   1.20    1.20      60 M     68 M    0.12    0.18    0.22    0.25     2856     5225        1     57
  26    0     0.06   0.05   1.14    1.20      75 M     87 M    0.14    0.19    0.13    0.15     3696      131     7792     60
  27    1     0.03   0.30   0.11    0.81     706 K   1294 K    0.45    0.11    0.00    0.00      112       60        7     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.64    1.13     368 M    461 M    0.20    0.29    0.04    0.05    31360    23365    16140     55
 SKT    1     0.06   0.09   0.67    1.14     369 M    461 M    0.20    0.27    0.04    0.05    32816    27257    14743     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.09   0.66    1.13     738 M    922 M    0.20    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  184 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 57.92 %

 C1 core residency: 26.91 %; C3 core residency: 3.66 %; C6 core residency: 11.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  100 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.52    36.77     324.00      20.58         366.22
 SKT   1    43.70    36.74     337.07      21.98         366.62
---------------------------------------------------------------------------------------------------------------
       *    87.22    73.51     661.08      42.56         366.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
