// Seed: 1400425983
module module_0 (
    input  uwire id_0
    , id_11,
    input  uwire id_1,
    input  wire  id_2,
    output tri   id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  tri0  id_8,
    input  tri1  id_9
);
  assign module_1.id_0 = 0;
  always @(id_0 or posedge 1) id_11 <= 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    input wand id_5,
    input wire id_6,
    output tri id_7,
    output tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    input tri id_11
);
  module_0 modCall_1 (
      id_5,
      id_0,
      id_9,
      id_8,
      id_6,
      id_5,
      id_5,
      id_9,
      id_11,
      id_0
  );
endmodule
