Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 00:32:27 2024
| Host         : DESKTOP-VLIJTU5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |              33 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------+------------------+------------------+----------------+--------------+
|  sevenSeg/urica/CLK |                          | reset_IBUF       |                3 |              3 |         1.00 |
|  clock_IBUF_BUFG    | D2/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | D1/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | D4/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | D3/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | D5/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | D7/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | D6/E[0]                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    | urica/time_tick_reg_0[0] | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG    |                          |                  |                6 |              7 |         1.17 |
|  clock_IBUF_BUFG    |                          | reset_IBUF       |                9 |             30 |         3.33 |
+---------------------+--------------------------+------------------+------------------+----------------+--------------+


