OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/picorv32a/runs/29-01_16-21/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 441 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/picorv32a/runs/29-01_16-21/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/picorv32a/runs/29-01_16-21/tmp/floorplan/7-ioPlacer.def
Notice 0: Design: picorv32a
Notice 0:     Created 409 pins.
Notice 0:     Created 20121 components and 145701 component-terminals.
Notice 0:     Created 20223 nets and 69067 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/29-01_16-21/tmp/floorplan/7-ioPlacer.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 755320 758880
[INFO GPL-0006] NumInstances: 20121
[INFO GPL-0007] NumPlaceInstances: 20121
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 20223
[INFO GPL-0011] NumPins: 69476
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 760960 771680
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 755320 758880
[INFO GPL-0016] CoreArea: 560850400000
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 196832528000
[INFO GPL-0019] Util(%): 35.10
[INFO GPL-0020] StdInstsArea: 196832528000
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00033415 HPWL: 445520400
[InitialPlace]  Iter: 2 CG Error: 0.00004114 HPWL: 358657167
[InitialPlace]  Iter: 3 CG Error: 0.00001709 HPWL: 358266184
[InitialPlace]  Iter: 4 CG Error: 0.00001710 HPWL: 358248516
[InitialPlace]  Iter: 5 CG Error: 0.00001208 HPWL: 357810482
[InitialPlace]  Iter: 6 CG Error: 0.00001299 HPWL: 358104666
[InitialPlace]  Iter: 7 CG Error: 0.00001210 HPWL: 357698359
[InitialPlace]  Iter: 8 CG Error: 0.00001644 HPWL: 357831404
[InitialPlace]  Iter: 9 CG Error: 0.00001114 HPWL: 357396913
[InitialPlace]  Iter: 10 CG Error: 0.00001192 HPWL: 357503381
[InitialPlace]  Iter: 11 CG Error: 0.00001033 HPWL: 356974887
[InitialPlace]  Iter: 12 CG Error: 0.00000820 HPWL: 356975856
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 23042
[INFO GPL-0032] FillerInit: NumGNets: 20223
[INFO GPL-0033] FillerInit: NumGPins: 69476
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 9782442
[INFO GPL-0025] IdealBinArea: 24456104
[INFO GPL-0026] IdealBinCnt: 22932
[INFO GPL-0027] TotalBinArea: 560850400000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5858 5844
[INFO GPL-0030] NumBins: 16384
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.965959 HPWL: 270386407
[NesterovSolve] Iter: 10 overflow: 0.935876 HPWL: 322062151
[NesterovSolve] Iter: 20 overflow: 0.934516 HPWL: 323445570
[NesterovSolve] Iter: 30 overflow: 0.934074 HPWL: 323621463
[NesterovSolve] Iter: 40 overflow: 0.933962 HPWL: 323921009
[NesterovSolve] Iter: 50 overflow: 0.934091 HPWL: 323853733
[NesterovSolve] Iter: 60 overflow: 0.934179 HPWL: 323823632
[NesterovSolve] Iter: 70 overflow: 0.93412 HPWL: 323830663
[NesterovSolve] Iter: 80 overflow: 0.934051 HPWL: 323876271
[NesterovSolve] Iter: 90 overflow: 0.934034 HPWL: 323963430
[NesterovSolve] Iter: 100 overflow: 0.934018 HPWL: 324130099
[NesterovSolve] Iter: 110 overflow: 0.933927 HPWL: 324499120
[NesterovSolve] Iter: 120 overflow: 0.93378 HPWL: 325219784
[NesterovSolve] Iter: 130 overflow: 0.933665 HPWL: 326568855
[NesterovSolve] Iter: 140 overflow: 0.933628 HPWL: 329374832
[NesterovSolve] Iter: 150 overflow: 0.933409 HPWL: 335142075
[NesterovSolve] Iter: 160 overflow: 0.932706 HPWL: 345530571
[NesterovSolve] Iter: 170 overflow: 0.93096 HPWL: 358660285
[NesterovSolve] Iter: 180 overflow: 0.928036 HPWL: 372710311
[NesterovSolve] Iter: 190 overflow: 0.922965 HPWL: 388527417
[NesterovSolve] Iter: 200 overflow: 0.915498 HPWL: 408153840
[NesterovSolve] Iter: 210 overflow: 0.903376 HPWL: 432851236
[NesterovSolve] Iter: 220 overflow: 0.886763 HPWL: 462259026
[NesterovSolve] Iter: 230 overflow: 0.865832 HPWL: 494481827
[NesterovSolve] Iter: 240 overflow: 0.839302 HPWL: 528055200
[NesterovSolve] Iter: 250 overflow: 0.809883 HPWL: 562449518
[NesterovSolve] Iter: 260 overflow: 0.775197 HPWL: 597823539
[NesterovSolve] Iter: 270 overflow: 0.73766 HPWL: 635786742
[NesterovSolve] Iter: 280 overflow: 0.697274 HPWL: 674121990
[NesterovSolve] Iter: 290 overflow: 0.654585 HPWL: 710899301
[NesterovSolve] Iter: 300 overflow: 0.609544 HPWL: 747231222
[NesterovSolve] Iter: 310 overflow: 0.560512 HPWL: 784207519
[NesterovSolve] Iter: 320 overflow: 0.506029 HPWL: 810064729
[NesterovSolve] Iter: 330 overflow: 0.458591 HPWL: 832657990
[NesterovSolve] Iter: 340 overflow: 0.414497 HPWL: 849993106
[NesterovSolve] Iter: 350 overflow: 0.372502 HPWL: 860834748
[NesterovSolve] Iter: 360 overflow: 0.33764 HPWL: 870008133
[NesterovSolve] Iter: 370 overflow: 0.312456 HPWL: 873139936
[NesterovSolve] Iter: 380 overflow: 0.286411 HPWL: 875069178
[NesterovSolve] Iter: 390 overflow: 0.262496 HPWL: 877001865
[NesterovSolve] Iter: 400 overflow: 0.238609 HPWL: 877421430
[NesterovSolve] Iter: 410 overflow: 0.217347 HPWL: 878083886
[NesterovSolve] Iter: 420 overflow: 0.196143 HPWL: 878692059
[NesterovSolve] Iter: 430 overflow: 0.17659 HPWL: 879749268
[NesterovSolve] Iter: 440 overflow: 0.157209 HPWL: 880565713
[NesterovSolve] Iter: 450 overflow: 0.140119 HPWL: 881799053
[NesterovSolve] Iter: 460 overflow: 0.122438 HPWL: 883187451
[NesterovSolve] Iter: 470 overflow: 0.107164 HPWL: 884655817
[NesterovSolve] Finished with Overflow: 0.099740
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.946000000000001
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.946000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _37159_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _37159_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.18    0.18 ^ _37159_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           cpuregs[0][0] (net)
                  0.03    0.00    0.18 ^ _21474_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.23 ^ _21474_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _02835_ (net)
                  0.03    0.00    0.23 ^ _37159_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _37159_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _37091_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _36877_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _37091_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  1.51    1.64    1.64 ^ _37091_/Q (sky130_fd_sc_hd__dfxtp_2)
    42    0.19                           cpu_state[3] (net)
                  1.51    0.03    1.66 ^ _36261_/S (sky130_fd_sc_hd__mux2_1)
                 12.48    9.12   10.78 ^ _36261_/X (sky130_fd_sc_hd__mux2_1)
   161    0.91                           _00357_ (net)
                 12.51    0.47   11.25 ^ _36714_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.27    3.08   14.34 v _36714_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _00510_ (net)
                  0.27    0.00   14.34 v _36718_/A0 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.24   15.58 v _36718_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00526_ (net)
                  0.19    0.00   15.58 v _36250_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.48    1.09   16.67 v _36250_/X (sky130_fd_sc_hd__mux2_1)
     2    0.05                           _00532_ (net)
                  0.48    0.01   16.67 v _18675_/A (sky130_fd_sc_hd__nor2_2)
                  0.98    0.97   17.64 ^ _18675_/Y (sky130_fd_sc_hd__nor2_2)
     4    0.06                           cpuregs_rs1[6] (net)
                  0.98    0.01   17.65 ^ _23378_/B1 (sky130_fd_sc_hd__a221oi_2)
                  0.23    0.34   17.99 v _23378_/Y (sky130_fd_sc_hd__a221oi_2)
     1    0.00                           _01796_ (net)
                  0.23    0.00   17.99 v _36085_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.83   18.82 v _36085_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _01797_ (net)
                  0.21    0.00   18.82 v _23386_/B2 (sky130_fd_sc_hd__o221a_2)
                  0.16    0.60   19.42 v _23386_/X (sky130_fd_sc_hd__o221a_2)
     1    0.02                           _04167_ (net)
                  0.16    0.00   19.42 v _23387_/B1 (sky130_fd_sc_hd__o31ai_2)
                  0.33    0.14   19.56 ^ _23387_/Y (sky130_fd_sc_hd__o31ai_2)
     1    0.01                           _01798_ (net)
                  0.33    0.00   19.56 ^ _35722_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.43   19.99 ^ _35722_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _18221_ (net)
                  0.20    0.00   19.99 ^ _36877_/D (sky130_fd_sc_hd__dfxtp_2)
                                 19.99   data arrival time

                  0.00   24.73   24.73   clock clk (rise edge)
                          0.00   24.73   clock network delay (ideal)
                          0.00   24.73   clock reconvergence pessimism
                                 24.73 ^ _36877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.19   24.54   library setup time
                                 24.54   data required time
-----------------------------------------------------------------------------
                                 24.54   data required time
                                -19.99   data arrival time
-----------------------------------------------------------------------------
                                  4.55   slack (MET)


No paths found.
wns 0.00
tns 0.00
