INFO: [VRFC 10-163] Analyzing VHDL file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_proc_sys_reset_0_0/sim/RFSoC_Simple_block_03_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RFSoC_Simple_block_03_proc_sys_reset_0_0'
