{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670360362415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360362415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 23:59:22 2022 " "Processing started: Tue Dec  6 23:59:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360362415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360362415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360362415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670360362665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670360362665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x8 " "Found entity 1: mux3x8" {  } { { "mux3x8.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/xor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor32 " "Found entity 1: nor32" {  } { { "nor32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/nor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt32.v 1 1 " "Found 1 design units, including 1 entities, in source file slt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/slt32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360370742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360370742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670360370789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:add0 " "Elaborating entity \"add32\" for hierarchy \"add32:add0\"" {  } { { "alu32.v" "add0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370792 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout add32.v(6) " "Output port \"cout\" at add32.v(6) has no driver" {  } { { "add32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670360370792 "|alu32|add32:add0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add32:add0\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"add32:add0\|full_adder:fa1\"" {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 sub32:sub0 " "Elaborating entity \"sub32\" for hierarchy \"sub32:sub0\"" {  } { { "alu32.v" "sub0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370800 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccout sub32.v(6) " "Output port \"ccout\" at sub32.v(6) has no driver" {  } { { "sub32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670360370801 "|alu32|sub32:sub0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 xor32:xor0 " "Elaborating entity \"xor32\" for hierarchy \"xor32:xor0\"" {  } { { "alu32.v" "xor0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 and32:and00 " "Elaborating entity \"and32\" for hierarchy \"and32:and00\"" {  } { { "alu32.v" "and00" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 or32:or0 " "Elaborating entity \"or32\" for hierarchy \"or32:or0\"" {  } { { "alu32.v" "or0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 slt32:slt0 " "Elaborating entity \"slt32\" for hierarchy \"slt32:slt0\"" {  } { { "alu32.v" "slt0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370818 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 slt32.v(11) " "Verilog HDL warning at slt32.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/slt32.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1670360370818 "|alu32|slt32:slt0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..1\] slt32.v(4) " "Output port \"out\[31..1\]\" at slt32.v(4) has no driver" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/slt32.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670360370818 "|alu32|slt32:slt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32 nor32:nor0 " "Elaborating entity \"nor32\" for hierarchy \"nor32:nor0\"" {  } { { "alu32.v" "nor0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x8 mux3x8:mux_0 " "Elaborating entity \"mux3x8\" for hierarchy \"mux3x8:mux_0\"" {  } { { "alu32.v" "mux_0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360370839 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670360370890 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 add_1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sub32.v" "add_1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 47 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1670360370890 "|alu32|sub32:sub0|add32:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670360370891 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 add_10 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"add_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "sub32.v" "add_10" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670360370892 "|alu32|sub32:sub0|add32:add_10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 add_10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sub32.v" "add_10" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 46 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1670360370892 "|alu32|sub32:sub0|add32:add_10"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[31\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[30\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[29\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[28\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[27\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[26\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[25\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[24\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[23\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[22\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[21\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[20\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[19\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[18\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[17\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[16\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[15\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[14\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[13\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[12\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[11\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[10\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[9\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[8\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[7\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[6\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[5\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[4\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[3\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[2\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[1\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370893 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670360370893 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[31\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[30\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[29\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[28\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[27\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[26\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[25\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[24\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[23\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[22\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[21\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[20\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[19\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[18\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[17\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[16\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[15\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[14\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[13\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[12\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[11\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[10\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[9\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[8\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[7\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[6\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[5\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[4\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[3\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[2\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[1\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370894 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670360370894 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670360370896 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670360370898 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[31\] " "Net \"sub32:sub0\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[30\] " "Net \"sub32:sub0\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[29\] " "Net \"sub32:sub0\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[28\] " "Net \"sub32:sub0\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[27\] " "Net \"sub32:sub0\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[26\] " "Net \"sub32:sub0\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[25\] " "Net \"sub32:sub0\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[24\] " "Net \"sub32:sub0\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[23\] " "Net \"sub32:sub0\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[22\] " "Net \"sub32:sub0\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[21\] " "Net \"sub32:sub0\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[20\] " "Net \"sub32:sub0\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[19\] " "Net \"sub32:sub0\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[18\] " "Net \"sub32:sub0\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[17\] " "Net \"sub32:sub0\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[16\] " "Net \"sub32:sub0\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[15\] " "Net \"sub32:sub0\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[14\] " "Net \"sub32:sub0\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[13\] " "Net \"sub32:sub0\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[12\] " "Net \"sub32:sub0\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[11\] " "Net \"sub32:sub0\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[10\] " "Net \"sub32:sub0\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[9\] " "Net \"sub32:sub0\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[8\] " "Net \"sub32:sub0\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[7\] " "Net \"sub32:sub0\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[6\] " "Net \"sub32:sub0\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[5\] " "Net \"sub32:sub0\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[4\] " "Net \"sub32:sub0\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[3\] " "Net \"sub32:sub0\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[2\] " "Net \"sub32:sub0\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[1\] " "Net \"sub32:sub0\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670360370899 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670360370899 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670360371812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670360372630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670360373717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360373717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670360373808 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670360373808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670360373808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670360373808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360373828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 23:59:33 2022 " "Processing ended: Tue Dec  6 23:59:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360373828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360373828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360373828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360373828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670360375097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360375097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 23:59:34 2022 " "Processing started: Tue Dec  6 23:59:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360375097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670360375097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670360375097 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670360375135 ""}
{ "Info" "0" "" "Project  = alu32" {  } {  } 0 0 "Project  = alu32" 0 0 "Fitter" 0 0 1670360375136 ""}
{ "Info" "0" "" "Revision = alu32" {  } {  } 0 0 "Revision = alu32" 0 0 "Fitter" 0 0 1670360375136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670360375281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670360375282 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu32 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"alu32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670360375286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670360375339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670360375339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670360375802 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670360375822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670360375875 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670360376099 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1670360386211 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360386909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670360386916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670360386917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670360386919 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670360386919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670360386920 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670360386920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670360386920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670360386921 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670360386921 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360387000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32.sdc " "Synopsys Design Constraints File file not found: 'alu32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670360393901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670360393901 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670360393901 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670360393902 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670360393903 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1670360393903 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670360393904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670360393910 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1670360393973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360395408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670360397483 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670360398119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360398119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670360399647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670360409822 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670360409822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670360410364 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670360410364 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670360410364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360410368 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670360412983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670360413029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670360413497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670360413498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670360414389 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360418805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/output_files/alu32.fit.smsg " "Generated suppressed messages file /home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/output_files/alu32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670360419163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1903 " "Peak virtual memory: 1903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360420031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 00:00:20 2022 " "Processing ended: Wed Dec  7 00:00:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360420031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360420031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360420031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670360420031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670360422108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360422109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 00:00:22 2022 " "Processing started: Wed Dec  7 00:00:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360422109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670360422109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670360422109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670360422691 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670360431593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360432015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 00:00:32 2022 " "Processing ended: Wed Dec  7 00:00:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360432015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360432015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360432015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670360432015 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670360432740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670360433324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360433324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 00:00:33 2022 " "Processing started: Wed Dec  7 00:00:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360433324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670360433324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu32 -c alu32 " "Command: quartus_sta alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670360433325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670360433363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670360433801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670360433801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360433856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360433856 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32.sdc " "Synopsys Design Constraints File file not found: 'alu32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670360434481 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360434481 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670360434481 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670360434482 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670360434482 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670360434483 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670360434483 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1670360434488 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670360434488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360434489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360434491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360434492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360434492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360434493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360434493 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670360434494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670360434532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670360436376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360436586 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670360436586 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670360436586 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670360436587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360436588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360436590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360436591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360436592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360436593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360436594 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670360436596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670360437089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670360438260 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360438315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670360438315 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670360438316 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670360438316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438319 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670360438321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360438464 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670360438464 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670360438464 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670360438465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670360438468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670360439867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670360439872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360439900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 00:00:39 2022 " "Processing ended: Wed Dec  7 00:00:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360439900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360439900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360439900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670360439900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670360441512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360441513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 00:00:41 2022 " "Processing started: Wed Dec  7 00:00:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360441513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670360441513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670360441513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670360442832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32.vo /home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/simulation/questa/ simulation " "Generated file alu32.vo in folder \"/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670360443008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360443087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 00:00:43 2022 " "Processing ended: Wed Dec  7 00:00:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360443087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360443087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360443087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670360443087 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670360443805 ""}
