// Seed: 3579856755
module module_0 (
    output supply1 id_0
);
  assign #id_2 id_0 = -1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    output logic id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    output uwire id_15,
    input wire id_16,
    output supply0 id_17,
    input wand id_18,
    input tri id_19,
    output supply1 id_20,
    output supply1 id_21,
    input supply0 id_22,
    input wire id_23,
    output wor id_24,
    output wor id_25,
    output supply1 id_26,
    input tri0 id_27,
    input wand id_28,
    output tri id_29
);
  wand id_31 = 'b0;
  assign id_31 = 1 / 1 | -1;
  always begin : LABEL_0
    id_11 = ({id_12{-1}});
  end
  module_0 modCall_1 (id_25);
  assign modCall_1.id_0 = 0;
  wire id_32;
  ;
  wire id_33 = id_12;
endmodule
