{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691744718477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691744718481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 17:05:18 2023 " "Processing started: Fri Aug 11 17:05:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691744718481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744718481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off low_trans_test -c low_trans_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off low_trans_test -c low_trans_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744718482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691744718732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691744718732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_ip_auto_align.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_ip_auto_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_ip_auto_align " "Found entity 1: lvds_ip_auto_align" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_repeat_align.v 1 1 " "Found 1 design units, including 1 entities, in source file data_repeat_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_repeat_align " "Found entity 1: data_repeat_align" {  } { { "data_repeat_align.v" "" { Text "H:/FPGA/low_trans_test/data_repeat_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_tranmit_auto_align .v 1 1 " "Found 1 design units, including 1 entities, in source file data_tranmit_auto_align .v" { { "Info" "ISGN_ENTITY_NAME" "1 data_tranmit_auto_align " "Found entity 1: data_tranmit_auto_align" {  } { { "data_tranmit_auto_align .v" "" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/lvds_ip_test_vlg_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/lvds_ip_test_vlg_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_ip_test_vlg_tst " "Found entity 1: lvds_ip_test_vlg_tst" {  } { { "simulation/modelsim/lvds_ip_test_vlg_tst.v" "" { Text "H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_align.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_align " "Found entity 1: lvds_align" {  } { { "lvds_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file data_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_receive " "Found entity 1: data_receive" {  } { { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "H:/FPGA/low_trans_test/decode.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.v 1 1 " "Found 1 design units, including 1 entities, in source file encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "encode.v" "" { Text "H:/FPGA/low_trans_test/encode.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll.v" "" { Text "H:/FPGA/low_trans_test/clk_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iserdes.v 1 1 " "Found 1 design units, including 1 entities, in source file iserdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 iserdes " "Found entity 1: iserdes" {  } { { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oserdes.v 1 1 " "Found 1 design units, including 1 entities, in source file oserdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 oserdes " "Found entity 1: oserdes" {  } { { "oserdes.v" "" { Text "H:/FPGA/low_trans_test/oserdes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out data_tranmit_auto_align .v(108) " "Verilog HDL Implicit Net warning at data_tranmit_auto_align .v(108): created implicit net for \"clk_out\"" {  } { { "data_tranmit_auto_align .v" "" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lvds_ip_auto_align " "Elaborating entity \"lvds_ip_auto_align\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691744725469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_tranmit_auto_align data_tranmit_auto_align:trans_inst " "Elaborating entity \"data_tranmit_auto_align\" for hierarchy \"data_tranmit_auto_align:trans_inst\"" {  } { { "lvds_ip_auto_align.v" "trans_inst" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins " "Elaborating entity \"clk_pll\" for hierarchy \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\"" {  } { { "data_tranmit_auto_align .v" "clk_ins" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\"" {  } { { "clk_pll.v" "altpll_component" { Text "H:/FPGA/low_trans_test/clk_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component " "Elaborated megafunction instantiation \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\"" {  } { { "clk_pll.v" "" { Text "H:/FPGA/low_trans_test/clk_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component " "Instantiated megafunction \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""}  } { { "clk_pll.v" "" { Text "H:/FPGA/low_trans_test/clk_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691744725521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_altpll2 " "Found entity 1: clk_pll_altpll2" {  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll2 data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated " "Elaborating entity \"clk_pll_altpll2\" for hierarchy \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode data_tranmit_auto_align:trans_inst\|encode:encoder " "Elaborating entity \"encode\" for hierarchy \"data_tranmit_auto_align:trans_inst\|encode:encoder\"" {  } { { "data_tranmit_auto_align .v" "encoder" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes data_tranmit_auto_align:trans_inst\|oserdes:ser_ins " "Elaborating entity \"oserdes\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\"" {  } { { "data_tranmit_auto_align .v" "ser_ins" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "oserdes.v" "ALTLVDS_TX_component" { Text "H:/FPGA/low_trans_test/oserdes.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "oserdes.v" "" { Text "H:/FPGA/low_trans_test/oserdes.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 163.84 Mbps " "Parameter \"data_rate\" = \"163.84 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 61050 " "Parameter \"inclock_period\" = \"61050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=oserdes " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=oserdes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 10 " "Parameter \"outclock_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 2 " "Parameter \"outclock_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 163 " "Parameter \"output_data_rate\" = \"163\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll ON " "Parameter \"use_external_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""}  } { { "oserdes.v" "" { Text "H:/FPGA/low_trans_test/oserdes.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691744725606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/oserdes_lvds_tx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/oserdes_lvds_tx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 oserdes_lvds_tx1_oserdes_ddio_out " "Found entity 1: oserdes_lvds_tx1_oserdes_ddio_out" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "2 oserdes_lvds_tx1_oserdes_cmpr " "Found entity 2: oserdes_lvds_tx1_oserdes_cmpr" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "3 oserdes_lvds_tx1_oserdes_cmpr1 " "Found entity 3: oserdes_lvds_tx1_oserdes_cmpr1" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "4 oserdes_lvds_tx1_oserdes_cntr " "Found entity 4: oserdes_lvds_tx1_oserdes_cntr" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "5 oserdes_lvds_tx1_oserdes_shift_reg " "Found entity 5: oserdes_lvds_tx1_oserdes_shift_reg" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "6 oserdes_lvds_tx1 " "Found entity 6: oserdes_lvds_tx1" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1 data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated " "Elaborating entity \"oserdes_lvds_tx1\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_ddio_out data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out " "Elaborating entity \"oserdes_lvds_tx1_oserdes_ddio_out\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out\"" {  } { { "db/oserdes_lvds_tx1.v" "ddio_out" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_cmpr data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cmpr:cmpr10 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_cmpr\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cmpr:cmpr10\"" {  } { { "db/oserdes_lvds_tx1.v" "cmpr10" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_cntr data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_cntr\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2\"" {  } { { "db/oserdes_lvds_tx1.v" "cntr2" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_cmpr1 data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2\|oserdes_lvds_tx1_oserdes_cmpr1:cmpr14 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_cmpr1\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2\|oserdes_lvds_tx1_oserdes_cmpr1:cmpr14\"" {  } { { "db/oserdes_lvds_tx1.v" "cmpr14" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_shift_reg data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_shift_reg\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12\"" {  } { { "db/oserdes_lvds_tx1.v" "shift_reg12" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_receive data_receive:rece " "Elaborating entity \"data_receive\" for hierarchy \"data_receive:rece\"" {  } { { "lvds_ip_auto_align.v" "rece" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes data_receive:rece\|iserdes:des_ins " "Elaborating entity \"iserdes\" for hierarchy \"data_receive:rece\|iserdes:des_ins\"" {  } { { "data_receive.v" "des_ins" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "iserdes.v" "ALTLVDS_RX_component" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 80.0 Mbps " "Parameter \"data_rate\" = \"80.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 100000 " "Parameter \"inclock_period\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 80 " "Parameter \"input_data_rate\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=iserdes " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=iserdes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output OFF " "Parameter \"registered_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""}  } { { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691744725714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/iserdes_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/iserdes_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iserdes_lvds_rx1_iserdes_lvds_ddio_in " "Found entity 1: iserdes_lvds_rx1_iserdes_lvds_ddio_in" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "2 iserdes_lvds_rx1_iserdes_dffpipe " "Found entity 2: iserdes_lvds_rx1_iserdes_dffpipe" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "3 iserdes_lvds_rx1_iserdes_cmpr " "Found entity 3: iserdes_lvds_rx1_iserdes_cmpr" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "4 iserdes_lvds_rx1_iserdes_cntr " "Found entity 4: iserdes_lvds_rx1_iserdes_cntr" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "5 iserdes_lvds_rx1_iserdes_mux " "Found entity 5: iserdes_lvds_rx1_iserdes_mux" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "6 iserdes_lvds_rx1 " "Found entity 6: iserdes_lvds_rx1" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1 data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated " "Elaborating entity \"iserdes_lvds_rx1\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_lvds_ddio_in data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in " "Elaborating entity \"iserdes_lvds_rx1_iserdes_lvds_ddio_in\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in\"" {  } { { "db/iserdes_lvds_rx1.v" "ddio_in" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_dffpipe data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe " "Elaborating entity \"iserdes_lvds_rx1_iserdes_dffpipe\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe\"" {  } { { "db/iserdes_lvds_rx1.v" "h_dffpipe" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_cntr data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr " "Elaborating entity \"iserdes_lvds_rx1_iserdes_cntr\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr\"" {  } { { "db/iserdes_lvds_rx1.v" "bitslip_cntr" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_cmpr data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr\|iserdes_lvds_rx1_iserdes_cmpr:cmpr9 " "Elaborating entity \"iserdes_lvds_rx1_iserdes_cmpr\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr\|iserdes_lvds_rx1_iserdes_cmpr:cmpr9\"" {  } { { "db/iserdes_lvds_rx1.v" "cmpr9" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_mux data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_mux:h_mux5a " "Elaborating entity \"iserdes_lvds_rx1_iserdes_mux\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_mux:h_mux5a\"" {  } { { "db/iserdes_lvds_rx1.v" "h_mux5a" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode data_receive:rece\|decode:decoder " "Elaborating entity \"decode\" for hierarchy \"data_receive:rece\|decode:decoder\"" {  } { { "data_receive.v" "decoder" { Text "H:/FPGA/low_trans_test/data_receive.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_repeat_align data_repeat_align:align_inst " "Elaborating entity \"data_repeat_align\" for hierarchy \"data_repeat_align:align_inst\"" {  } { { "lvds_ip_auto_align.v" "align_inst" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 data_repeat_align.v(30) " "Verilog HDL assignment warning at data_repeat_align.v(30): truncated value with size 10 to match size of target (1)" {  } { { "data_repeat_align.v" "" { Text "H:/FPGA/low_trans_test/data_repeat_align.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691744725770 "|lvds_ip_auto_align|data_repeat_align:align_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_align lvds_align:inst " "Elaborating entity \"lvds_align\" for hierarchy \"lvds_align:inst\"" {  } { { "lvds_ip_auto_align.v" "inst" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725771 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "data_tranmit_auto_align .v" "" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1691744726126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1691744726126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out_en VCC " "Pin \"clk_out_en\" is stuck at VCC" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691744726184 "|lvds_ip_auto_align|clk_out_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_in_en GND " "Pin \"clk_in_en\" is stuck at GND" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691744726184 "|lvds_ip_auto_align|clk_in_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691744726184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691744726240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691744726554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691744726668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744726668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691744726708 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691744726708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691744726708 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1691744726708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691744726708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744726723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:26 2023 " "Processing ended: Fri Aug 11 17:05:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744726723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744726723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744726723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744726723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691744727783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691744727787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 17:05:27 2023 " "Processing started: Fri Aug 11 17:05:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691744727787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691744727787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off low_trans_test -c low_trans_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off low_trans_test -c low_trans_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691744727787 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691744727853 ""}
{ "Info" "0" "" "Project  = low_trans_test" {  } {  } 0 0 "Project  = low_trans_test" 0 0 "Fitter" 0 0 1691744727853 ""}
{ "Info" "0" "" "Revision = low_trans_test" {  } {  } 0 0 "Revision = low_trans_test" 0 0 "Fitter" 0 0 1691744727854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691744727900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691744727900 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "low_trans_test 10CL040ZF484I8G " "Selected device 10CL040ZF484I8G for design \"low_trans_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691744727911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691744727949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691744727949 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727986 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727986 ""}  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1691744727986 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll data_rxp " "Input \"data_rxp\" that is fed by the compensated output clock of PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 5 0 0 } } { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } } { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1691744727986 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll data_rxp " "Input \"data_rxp\" that is fed by the compensated output clock of PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 5 0 0 } } { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } } { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1691744727986 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } } { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1691744727986 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone 10 LP PLL " "Implemented PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock 4 1 -90 -6250 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of -90 degrees (-6250 ps) for data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727988 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 4 5 -18 -6250 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of -18 degrees (-6250 ps) for data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 458 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727988 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1691744727988 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691744728088 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016ZF484I8G " "Device 10CL016ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055ZF484I8G " "Device 10CL055ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080ZF484I8G " "Device 10CL080ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL120ZF484I8G " "Device 10CL120ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691744728391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691744728392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691744728393 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "data_txp data_txp(n) " "Pin \"data_txp\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"data_txp(n)\"" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_txp } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_txp" } { 0 "data_txp(n)" } } } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_txp(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744728758 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "data_rxp data_rxp(n) " "Pin \"data_rxp\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"data_rxp(n)\"" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_rxp } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_rxp" } { 0 "data_rxp(n)" } } } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } } { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_rxp(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744728758 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1691744728758 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 25 " "No exact pin location assignment(s) for 18 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691744728773 ""}
{ "Info" "ISTA_SDC_FOUND" "low_trans_test.sdc " "Reading SDC File: 'low_trans_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1691744728905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 41 altera_reserved_tck port " "Ignored filter at low_trans_test.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock low_trans_test.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at low_trans_test.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728907 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 51 clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at low_trans_test.sdc(51): clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock low_trans_test.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at low_trans_test.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_81x92\} -source \[get_ports \{sysclk\}\] -multiply_by 5 -master_clock \{sysclk\} \[get_nets \{clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]  " "create_generated_clock -name \{clk_81x92\} -source \[get_ports \{sysclk\}\] -multiply_by 5 -master_clock \{sysclk\} \[get_nets \{clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728907 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 82 altera_reserved_tck clock " "Ignored filter at low_trans_test.sdc(82): altera_reserved_tck could not be matched with a clock" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1691744728908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups low_trans_test.sdc 82 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at low_trans_test.sdc(82): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728908 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups low_trans_test.sdc 83 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at low_trans_test.sdc(83): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728908 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728908 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1691744728911 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sysclk (Rise) sysclk (Rise) setup and hold " "From sysclk (Rise) to sysclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Rise) clk_in (Rise) setup and hold " "From clk_in (Rise) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Rise) setup and hold " "From clk_in (Fall) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Fall) setup and hold " "From clk_in (Fall) to clk_in (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1691744728911 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1691744728912 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  61.035       clk_in " "  61.035       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  61.035       sysclk " "  61.035       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1691744728913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 582 -1 0 } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 582 -1 0 } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node sysclk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691744729066 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691744729067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691744729067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691744729068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691744729069 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691744729069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691744729070 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691744729070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691744729082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691744729082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691744729082 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1691744729084 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1691744729084 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1691744729084 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 43 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 41 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 40 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 37 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1691744729085 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1691744729085 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744729128 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691744729130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691744729729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744729809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691744729827 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691744730192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744730192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691744730326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y33 X67_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43" {  } { { "loc" "" { Generic "H:/FPGA/low_trans_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43"} { { 12 { 0 ""} 56 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691744731184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691744731184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691744731267 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1691744731267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691744731267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744731269 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691744731328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691744731335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691744731452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691744731452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691744731628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744731898 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691744732140 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone 10 LP " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sysclk 3.3-V LVTTL AB11 " "Pin sysclk uses I/O standard 3.3-V LVTTL at AB11" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sysclk } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691744732143 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1691744732143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/low_trans_test/output_files/low_trans_test.fit.smsg " "Generated suppressed messages file H:/FPGA/low_trans_test/output_files/low_trans_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691744732191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6563 " "Peak virtual memory: 6563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744732416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:32 2023 " "Processing ended: Fri Aug 11 17:05:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744732416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744732416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744732416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691744732416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691744733359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691744733363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 17:05:33 2023 " "Processing started: Fri Aug 11 17:05:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691744733363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691744733363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off low_trans_test -c low_trans_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off low_trans_test -c low_trans_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691744733363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691744733554 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691744734292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691744734320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744734928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:34 2023 " "Processing ended: Fri Aug 11 17:05:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744734928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744734928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744734928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691744734928 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691744735511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691744735950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691744735955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 17:05:35 2023 " "Processing started: Fri Aug 11 17:05:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691744735955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691744735955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta low_trans_test -c low_trans_test " "Command: quartus_sta low_trans_test -c low_trans_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691744735955 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691744736021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691744736138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691744736138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736176 ""}
{ "Info" "ISTA_SDC_FOUND" "low_trans_test.sdc " "Reading SDC File: 'low_trans_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1691744736361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 41 altera_reserved_tck port " "Ignored filter at low_trans_test.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock low_trans_test.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at low_trans_test.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744736362 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 51 clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at low_trans_test.sdc(51): clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736362 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock low_trans_test.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at low_trans_test.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_81x92\} -source \[get_ports \{sysclk\}\] -multiply_by 5 -master_clock \{sysclk\} \[get_nets \{clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]  " "create_generated_clock -name \{clk_81x92\} -source \[get_ports \{sysclk\}\] -multiply_by 5 -master_clock \{sysclk\} \[get_nets \{clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744736363 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 82 altera_reserved_tck clock " "Ignored filter at low_trans_test.sdc(82): altera_reserved_tck could not be matched with a clock" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups low_trans_test.sdc 82 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at low_trans_test.sdc(82): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744736363 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups low_trans_test.sdc 83 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at low_trans_test.sdc(83): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744736363 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1691744736363 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736367 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691744736367 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sysclk (Rise) sysclk (Rise) setup and hold " "From sysclk (Rise) to sysclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736367 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Rise) clk_in (Rise) setup and hold " "From clk_in (Rise) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736367 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Rise) setup and hold " "From clk_in (Fall) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736367 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Fall) setup and hold " "From clk_in (Fall) to clk_in (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736367 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1691744736367 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691744736368 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 100C Model" 0 0 "Timing Analyzer" 0 0 1691744736374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 29.491 " "Worst-case setup slack is 29.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.491               0.000 clk_in  " "   29.491               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.757               0.000 sysclk  " "   55.757               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_in  " "    0.401               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 sysclk  " "    0.531               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 54.374 " "Worst-case recovery slack is 54.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.374               0.000 sysclk  " "   54.374               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.335               0.000 clk_in  " "   58.335               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.516 " "Worst-case removal slack is 1.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.516               0.000 clk_in  " "    1.516               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.438               0.000 sysclk  " "    5.438               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 30.176 " "Worst-case minimum pulse width slack is 30.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.176               0.000 sysclk  " "   30.176               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.184               0.000 clk_in  " "   30.184               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736385 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1000mV -40C Model" 0 0 "Timing Analyzer" 0 0 1691744736412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691744736428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691744736577 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736622 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736622 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736622 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736622 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691744736622 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sysclk (Rise) sysclk (Rise) setup and hold " "From sysclk (Rise) to sysclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736622 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Rise) clk_in (Rise) setup and hold " "From clk_in (Rise) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736622 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Rise) setup and hold " "From clk_in (Fall) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736622 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Fall) setup and hold " "From clk_in (Fall) to clk_in (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736622 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1691744736622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 29.567 " "Worst-case setup slack is 29.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.567               0.000 clk_in  " "   29.567               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.956               0.000 sysclk  " "   55.956               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk_in  " "    0.405               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 sysclk  " "    0.524               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 54.837 " "Worst-case recovery slack is 54.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.837               0.000 sysclk  " "   54.837               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.390               0.000 clk_in  " "   58.390               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.521 " "Worst-case removal slack is 1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 clk_in  " "    1.521               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.934               0.000 sysclk  " "    4.934               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 30.113 " "Worst-case minimum pulse width slack is 30.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.113               0.000 sysclk  " "   30.113               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.151               0.000 clk_in  " "   30.151               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736636 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1000mV -40C Model" 0 0 "Timing Analyzer" 0 0 1691744736669 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736695 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736695 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736695 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744736695 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691744736695 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sysclk (Rise) sysclk (Rise) setup and hold " "From sysclk (Rise) to sysclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736696 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Rise) clk_in (Rise) setup and hold " "From clk_in (Rise) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736696 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Rise) setup and hold " "From clk_in (Fall) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736696 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Fall) setup and hold " "From clk_in (Fall) to clk_in (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744736696 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1691744736696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 29.677 " "Worst-case setup slack is 29.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.677               0.000 clk_in  " "   29.677               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.166               0.000 sysclk  " "   58.166               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clk_in  " "    0.203               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 sysclk  " "    0.278               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 57.100 " "Worst-case recovery slack is 57.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.100               0.000 sysclk  " "   57.100               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.515               0.000 clk_in  " "   59.515               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.827 " "Worst-case removal slack is 0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 clk_in  " "    0.827               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.156               0.000 sysclk  " "    3.156               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.956 " "Worst-case minimum pulse width slack is 29.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.956               0.000 sysclk  " "   29.956               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.988               0.000 clk_in  " "   29.988               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691744736711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691744736711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691744736930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691744736930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744736979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:36 2023 " "Processing ended: Fri Aug 11 17:05:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744736979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744736979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744736979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691744736979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1691744737949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691744737953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 17:05:37 2023 " "Processing started: Fri Aug 11 17:05:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691744737953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691744737953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off low_trans_test -c low_trans_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off low_trans_test -c low_trans_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691744737953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1691744738250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "low_trans_test.vo H:/FPGA/low_trans_test/simulation/modelsim/ simulation " "Generated file low_trans_test.vo in folder \"H:/FPGA/low_trans_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691744738309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744738328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:38 2023 " "Processing ended: Fri Aug 11 17:05:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744738328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744738328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744738328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691744738328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691744738909 ""}
