// Seed: 1651258429
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_2 = 0;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wor id_1;
  assign id_1 = id_3;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  tri0 id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8(-1'd0),
        .id_9(1)
    ),
    id_10
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [1  !==  -1 : -1  ?  id_2 : -1] id_11;
  ;
  assign id_6 = id_10;
  module_0 modCall_1 (
      id_11,
      id_6
  );
endmodule
