# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/MUX_1B/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_and3_0_0/sim/MUX_1B_xup_and3_0_0.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_inv_0_0/sim/MUX_1B_xup_inv_0_0.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_inv_0_1/sim/MUX_1B_xup_inv_0_1.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_and3_0_1/sim/MUX_1B_xup_and3_0_1.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_and3_0_2/sim/MUX_1B_xup_and3_0_2.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_and3_0_3/sim/MUX_1B_xup_and3_0_3.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v" \
"../../../../project_3.ip_user_files/bd/MUX_1B/ip/MUX_1B_xup_or4_0_0/sim/MUX_1B_xup_or4_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
