* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 17 2015 18:20:35

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\packer.exe  C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA  --package  TQ144  --outdir  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer  --translator  C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc  --dst_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: SimpleVGA
Used Logic Cell: 165/1280
Used Logic Tile: 28/160
Used IO Cell:    7/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: PixelClock_g
Clock Source: Clock50MHz.PixelClock 
Clock Driver: Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9 (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 24
Fanout to Tile: 10


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 2 0 0 0 0 0   
 7|   0 0 0 0 0 0 8 7 1 0 8 0   
 6|   0 0 0 0 0 1 2 8 0 0 7 8   
 5|   0 0 0 0 0 0 7 7 4 0 2 5   
 4|   0 0 0 0 0 0 8 8 7 0 0 6   
 3|   0 0 0 0 0 0 4 8 8 0 0 0   
 2|   0 0 0 0 0 0 8 2 8 0 0 0   
 1|   0 0 0 0 0 0 7 7 7 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.89

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  5  0  0  0  0  0    
 7|     0  0  0  0  0  0 17 14  1  0 11  0    
 6|     0  0  0  0  0  2  5 14  0  0 14 13    
 5|     0  0  0  0  0  0 21 21 16  0  5 12    
 4|     0  0  0  0  0  0 16 16 17  0  0 11    
 3|     0  0  0  0  0  0  7 16 15  0  0  0    
 2|     0  0  0  0  0  0  9  2 15  0  0  0    
 1|     0  0  0  0  0  0 13 15 14  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 12.04

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  5  0  0  0  0  0    
 7|     0  0  0  0  0  0 17 20  1  0 12  0    
 6|     0  0  0  0  0  2  8 16  0  0 17 17    
 5|     0  0  0  0  0  0 23 25 16  0  8 13    
 4|     0  0  0  0  0  0 16 25 20  0  0 13    
 3|     0  0  0  0  0  0 16 19 18  0  0  0    
 2|     0  0  0  0  0  0 12  2 18  0  0  0    
 1|     0  0  0  0  0  0 15 19 17  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 25
Average number of input pins per logic tile: 14.64

***** Run Time Info *****
Run Time:  1
