;redcode
;assert 1
	SPL 0, <332
	CMP -206, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	CMP @127, 106
	SPL 0, <332
	SPL 0, <-22
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	ADD 11, 20
	MOV -7, <-20
	SUB @121, 103
	SUB @127, 106
	CMP @-127, 900
	SUB @121, 103
	JMZ @271, @1
	SUB @-127, 100
	SLT 21, @12
	CMP -207, <-122
	JMN 21, <12
	JMN -601, @-20
	CMP -207, <-120
	SUB @-127, 100
	CMP -217, <-120
	SUB @-127, 100
	ADD -1, <-20
	CMP @127, 106
	SLT -1, <-20
	SUB @-127, 900
	CMP @127, 106
	SUB @121, 102
	MOV -7, <-20
	CMP -207, <-120
	ADD 11, 20
	MOV -7, <-20
	CMP @-127, @900
	ADD 11, 20
	MOV -7, <-20
	CMP #12, @280
	CMP -207, <-120
	JMN <121, 123
	MOV -7, <-20
	JMN -7, @-20
	SUB @121, 103
	SPL 0, <332
	MOV -7, <-20
	SUB @121, 103
	MOV -7, <-20
	DJN -1, @-20
