Summary
Top-level Name,dragonball_wbmaster_top_post_synth

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled,7,,\clk,0.125,Typical
Enabled3,,30,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\ack_i,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\berr,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\clk_o,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk_o
Enabled,\cs_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\cyc_o,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\dtack_n,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\err_i,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\lwe_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\oe_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\reset_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\rst_o,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\stb_o,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\uwe_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\we_o,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\sel_o,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\a,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\adr_o,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\dat_i,16,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
