Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Wed Nov 06 21:51:57 2019
| Host             : Vlad-PC running 64-bit major release  (build 9200)
| Command          : report_power -file swerling_model_rom_power_routed.rpt -pb swerling_model_rom_power_summary_routed.pb -rpx swerling_model_rom_power_routed.rpx
| Design           : swerling_model_rom
| Device           : xc7a35tcpg236-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 43.160 (Junction temp exceeded!) |
| Dynamic (W)              | 42.665                           |
| Device Static (W)        | 0.495                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     5.405 |     1196 |       --- |             --- |
|   LUT as Logic          |     4.524 |      410 |     20800 |            1.97 |
|   Register              |     0.409 |      410 |     41600 |            0.99 |
|   CARRY4                |     0.344 |       59 |      8150 |            0.72 |
|   LUT as Shift Register |     0.079 |       10 |      9600 |            0.10 |
|   F7/F8 Muxes           |     0.043 |       27 |     32600 |            0.08 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      194 |       --- |             --- |
| Signals                 |     7.691 |      942 |       --- |             --- |
| Block RAM               |     1.587 |       30 |        50 |           60.00 |
| DSPs                    |     0.846 |        1 |        90 |            1.11 |
| I/O                     |    27.136 |       51 |       106 |           48.11 |
| Static Power            |     0.495 |          |           |                 |
| Total                   |    43.160 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    15.801 |      15.456 |      0.346 |
| Vccaux    |       1.800 |     2.269 |       2.216 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    12.823 |      12.822 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.156 |       0.141 |      0.015 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------+-----------+
| Name                                                              | Power (W) |
+-------------------------------------------------------------------+-----------+
| swerling_model_rom                                                |    42.665 |
|   logn                                                            |     3.118 |
|     U0                                                            |     3.118 |
|       inst_blk_mem_gen                                            |     3.118 |
|         gnbram.gnativebmg.native_blk_mem_gen                      |     3.118 |
|           valid.cstr                                              |     3.118 |
|             bindec_a.bindec_inst_a                                |     0.133 |
|             has_mux_a.A                                           |     1.012 |
|             ramloop[0].ram.r                                      |     0.037 |
|               prim_init.ram                                       |     0.037 |
|             ramloop[10].ram.r                                     |     0.012 |
|               prim_init.ram                                       |     0.012 |
|             ramloop[11].ram.r                                     |     0.012 |
|               prim_init.ram                                       |     0.012 |
|             ramloop[12].ram.r                                     |     0.010 |
|               prim_init.ram                                       |     0.010 |
|             ramloop[13].ram.r                                     |     0.010 |
|               prim_init.ram                                       |     0.010 |
|             ramloop[14].ram.r                                     |     0.009 |
|               prim_init.ram                                       |     0.009 |
|             ramloop[15].ram.r                                     |     0.011 |
|               prim_init.ram                                       |     0.011 |
|             ramloop[16].ram.r                                     |     0.225 |
|               prim_init.ram                                       |     0.225 |
|             ramloop[17].ram.r                                     |     0.230 |
|               prim_init.ram                                       |     0.230 |
|             ramloop[18].ram.r                                     |     0.239 |
|               prim_init.ram                                       |     0.239 |
|             ramloop[19].ram.r                                     |     0.226 |
|               prim_init.ram                                       |     0.226 |
|             ramloop[1].ram.r                                      |     0.036 |
|               prim_init.ram                                       |     0.036 |
|             ramloop[20].ram.r                                     |     0.236 |
|               prim_init.ram                                       |     0.236 |
|             ramloop[21].ram.r                                     |     0.232 |
|               prim_init.ram                                       |     0.232 |
|             ramloop[22].ram.r                                     |     0.236 |
|               prim_init.ram                                       |     0.236 |
|             ramloop[2].ram.r                                      |     0.030 |
|               prim_init.ram                                       |     0.030 |
|             ramloop[3].ram.r                                      |     0.047 |
|               prim_init.ram                                       |     0.047 |
|             ramloop[4].ram.r                                      |     0.022 |
|               prim_init.ram                                       |     0.022 |
|             ramloop[5].ram.r                                      |     0.037 |
|               prim_init.ram                                       |     0.037 |
|             ramloop[6].ram.r                                      |     0.019 |
|               prim_init.ram                                       |     0.019 |
|             ramloop[7].ram.r                                      |     0.035 |
|               prim_init.ram                                       |     0.035 |
|             ramloop[8].ram.r                                      |     0.012 |
|               prim_init.ram                                       |     0.012 |
|             ramloop[9].ram.r                                      |     0.011 |
|               prim_init.ram                                       |     0.011 |
|   sq_root                                                         |     6.339 |
|     U0                                                            |     6.339 |
|       i_synth                                                     |     6.339 |
|         i_synth                                                   |     6.339 |
|           gen_sqrt.square_root                                    |     6.339 |
|             gen_data_in_int                                       |     0.101 |
|             gen_iterations[10].gen_post_mid.gen_rem               |     0.453 |
|               gen_inv_sqrt_out                                    |     0.068 |
|               gen_rem.gen_rem_out                                 |     0.119 |
|               gen_rem_inc                                         |     0.158 |
|                 inst                                              |     0.155 |
|                   i_baseblox.i_baseblox_addsub                    |     0.155 |
|                     no_pipelining.the_addsub                      |     0.155 |
|                       i_lut6.i_lut6_addsub                        |     0.155 |
|             gen_iterations[10].gen_pre_mid.gen_rem                |     0.412 |
|               gen_data_int                                        |     0.015 |
|               gen_inv_sqrt_out                                    |     0.067 |
|               gen_rem.gen_rem_out                                 |     0.103 |
|               gen_rem_inc                                         |     0.127 |
|                 inst                                              |     0.127 |
|                   i_baseblox.i_baseblox_addsub                    |     0.127 |
|                     no_pipelining.the_addsub                      |     0.127 |
|                       i_lut6.i_lut6_addsub                        |     0.127 |
|             gen_iterations[11].gen_post_mid.gen_rem               |     0.511 |
|               gen_inv_sqrt_out                                    |     0.061 |
|               gen_rem.gen_rem_out                                 |     0.156 |
|               gen_rem_inc                                         |     0.176 |
|                 inst                                              |     0.172 |
|                   i_baseblox.i_baseblox_addsub                    |     0.172 |
|                     no_pipelining.the_addsub                      |     0.172 |
|                       i_lut6.i_lut6_addsub                        |     0.172 |
|             gen_iterations[11].gen_pre_mid.gen_rem                |     0.409 |
|               gen_data_int                                        |     0.034 |
|               gen_inv_sqrt_out                                    |     0.051 |
|               gen_rem.gen_rem_out                                 |     0.094 |
|               gen_rem_inc                                         |     0.130 |
|                 inst                                              |     0.130 |
|                   i_baseblox.i_baseblox_addsub                    |     0.130 |
|                     no_pipelining.the_addsub                      |     0.130 |
|                       i_lut6.i_lut6_addsub                        |     0.130 |
|             gen_iterations[12].gen_post_mid.gen_rem               |     0.528 |
|               gen_inv_sqrt_out                                    |     0.072 |
|               gen_rem.gen_rem_out                                 |     0.142 |
|               gen_rem_inc                                         |     0.193 |
|                 inst                                              |     0.189 |
|                   i_baseblox.i_baseblox_addsub                    |     0.189 |
|                     no_pipelining.the_addsub                      |     0.189 |
|                       i_lut6.i_lut6_addsub                        |     0.189 |
|             gen_iterations[12].gen_pre_mid.gen_rem                |     0.389 |
|               gen_data_int                                        |     0.033 |
|               gen_inv_sqrt_out                                    |     0.050 |
|               gen_rem.gen_rem_out                                 |     0.093 |
|               gen_rem_inc                                         |     0.122 |
|                 inst                                              |     0.122 |
|                   i_baseblox.i_baseblox_addsub                    |     0.122 |
|                     no_pipelining.the_addsub                      |     0.122 |
|                       i_lut6.i_lut6_addsub                        |     0.122 |
|             gen_iterations[13].gen_post_mid.gen_rem               |     0.622 |
|               gen_inv_sqrt_out                                    |     0.078 |
|               gen_rem.gen_rem_out                                 |     0.177 |
|               gen_rem_inc                                         |     0.230 |
|                 inst                                              |     0.226 |
|                   i_baseblox.i_baseblox_addsub                    |     0.226 |
|                     no_pipelining.the_addsub                      |     0.226 |
|                       i_lut6.i_lut6_addsub                        |     0.226 |
|             gen_iterations[13].gen_pre_mid.gen_rem                |     0.357 |
|               gen_data_int                                        |     0.035 |
|               gen_inv_sqrt_out                                    |     0.039 |
|               gen_rem.gen_rem_out                                 |     0.092 |
|               gen_rem_inc                                         |     0.110 |
|                 inst                                              |     0.110 |
|                   i_baseblox.i_baseblox_addsub                    |     0.110 |
|                     no_pipelining.the_addsub                      |     0.110 |
|                       i_lut6.i_lut6_addsub                        |     0.110 |
|             gen_iterations[14].gen_post_mid.gen_rem               |     0.641 |
|               gen_inv_sqrt_out                                    |     0.082 |
|               gen_rem.gen_rem_out                                 |     0.162 |
|               gen_rem_inc                                         |     0.244 |
|                 inst                                              |     0.237 |
|                   i_baseblox.i_baseblox_addsub                    |     0.237 |
|                     no_pipelining.the_addsub                      |     0.237 |
|                       i_lut6.i_lut6_addsub                        |     0.237 |
|             gen_iterations[14].gen_pre_mid.gen_rem                |     0.296 |
|               gen_data_int                                        |     0.041 |
|               gen_inv_sqrt_out                                    |     0.033 |
|               gen_rem.gen_rem_out                                 |     0.063 |
|               gen_rem_inc                                         |     0.094 |
|                 inst                                              |     0.094 |
|                   i_baseblox.i_baseblox_addsub                    |     0.094 |
|                     no_pipelining.the_addsub                      |     0.094 |
|                       i_lut6.i_lut6_addsub                        |     0.094 |
|             gen_iterations[15].gen_post_mid.gen_rem               |     0.748 |
|               gen_inv_sqrt_out                                    |     0.170 |
|               gen_rem.gen_rem_out                                 |     0.155 |
|               gen_rem_inc                                         |     0.264 |
|                 inst                                              |     0.259 |
|                   i_baseblox.i_baseblox_addsub                    |     0.259 |
|                     no_pipelining.the_addsub                      |     0.259 |
|                       i_lut6.i_lut6_addsub                        |     0.259 |
|             gen_iterations[15].gen_pre_mid.gen_rem                |     0.228 |
|               gen_data_int                                        |     0.020 |
|               gen_inv_sqrt_out                                    |     0.028 |
|               gen_rem.gen_rem_out                                 |     0.066 |
|               gen_rem_inc                                         |     0.061 |
|                 inst                                              |     0.061 |
|                   i_baseblox.i_baseblox_addsub                    |     0.061 |
|                     no_pipelining.the_addsub                      |     0.061 |
|                       i_lut6.i_lut6_addsub                        |     0.061 |
|             gen_iterations[16].gen_last.gen_no_round.gen_sqrt_tmp |     0.201 |
|             gen_iterations[16].gen_last.gen_rem                   |     0.229 |
|               gen_inv_sqrt_out                                    |     0.068 |
|               gen_rem_inc                                         |     0.161 |
|                 inst                                              |     0.161 |
|                   i_baseblox.i_baseblox_addsub                    |     0.161 |
|                     no_pipelining.the_addsub                      |     0.161 |
|                       i_lut6.i_lut6_addsub                        |     0.161 |
|             gen_iterations[16].gen_pre_mid.gen_rem                |     0.128 |
|               gen_inv_sqrt_out                                    |     0.020 |
|               gen_rem.gen_rem_out                                 |     0.030 |
|               gen_rem_inc                                         |     0.044 |
|                 inst                                              |     0.044 |
|                   i_baseblox.i_baseblox_addsub                    |     0.044 |
|                     no_pipelining.the_addsub                      |     0.044 |
|                       i_lut6.i_lut6_addsub                        |     0.044 |
|             gen_nd_int                                            |     0.000 |
|             gen_rdy_int                                           |     0.000 |
+-------------------------------------------------------------------+-----------+


