#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 13 03:39:46 2021
# Process ID: 22808
# Current directory: D:/Vivado/Vivado_Projects/Verilog Projects/lineBuffer/lineBuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14328 D:\Vivado\Vivado_Projects\Verilog Projects\lineBuffer\lineBuffer\lineBuffer.xpr
# Log file: D:/Vivado/Vivado_Projects/Verilog Projects/lineBuffer/lineBuffer/vivado.log
# Journal file: D:/Vivado/Vivado_Projects/Verilog Projects/lineBuffer/lineBuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/Vivado_Projects/Verilog Projects/lineBuffer/lineBuffer/lineBuffer.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2019.2_installed/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 861.875 ; gain = 202.430
update_compile_order -fileset sources_1
close_project
create_project lenet_stream_arch {D:/Vivado/Vivado_Projects/Verilog Projects/Lenet-Streaming-Architecture/lenet_stream_arch} -part xczu9eg-ffvb1156-2-e
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Vivado/Vivado_Projects/Verilog Projects/Lenet-Streaming-Architecture/lenet_stream_arch'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2019.2_installed/Vivado/2019.2/data/ip'.
set_property board_part xilinx.com:zcu102:part0:3.3 [current_project]
close [ open {D:/Vivado/Vivado_Projects/Verilog Projects/Lenet-Streaming-Architecture/lenet_stream_arch/src/convolution.v} w ]
add_files {{D:/Vivado/Vivado_Projects/Verilog Projects/Lenet-Streaming-Architecture/lenet_stream_arch/src/convolution.v}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 20:28:40 2021...
