#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Dec  9 11:08:44 2023
# Process ID: 1220
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26556 E:\Xilinx\FPGA_Prjs\dzy\Automatic vending machine\prj\Auto_Vending_Machine\Auto_Vending_Machine.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.785 ; gain = 322.285
add_files -norecurse {{E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/top_lcd_touch_FSM.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/clk_div.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_clk_div.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_rgb_char.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_dri.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_top.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/binary2bcd.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_dri.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_driver.v} {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/doc/pic.coe' provided. It will be converted relative to IP Instance files '../../../../../../doc/pic.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/doc/pic.coe} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {171600} \
  CONFIG.Write_Width_A {24} \
] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/doc/pic.coe' provided. It will be converted relative to IP Instance files '../../../../../../doc/pic.coe'
generate_target {instantiation_template} [get_files {{e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.734 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files {{e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
launch_runs blk_mem_gen_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Sat Dec  9 11:11:41 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.ip_user_files} -ipstatic_source_dir {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 12
[Sat Dec  9 11:14:06 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/runme.log
[Sat Dec  9 11:14:06 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2007.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2111.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2111.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new
file mkdir E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1
file mkdir {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new}
close [ open {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc} w ]
add_files -fileset constrs_1 {{E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc}}
reset_run synth_1
INFO: [Project 1-1160] Copying file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/top_lcd_touch_FSM.dcp to E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 12 -scripts_only
close_design
reset_run impl_1
launch_runs impl_1 -jobs 12 -scripts_only
reset_run impl_1
launch_runs impl_1 -jobs 12
[Sat Dec  9 11:20:50 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/runme.log
[Sat Dec  9 11:20:50 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/impl_1/runme.log
synth_design -top top_lcd_touch_FSM -part xc7z020clg400-2 -lint 
Command: synth_design -top top_lcd_touch_FSM -part xc7z020clg400-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-11241] undeclared symbol 'pay_sta_flag', assumed default net type 'wire' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v:67]
INFO: [Synth 8-11241] undeclared symbol 'rst_n', assumed default net type 'wire' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:701]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2936.836 ; gain = 193.828
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_lcd_touch_FSM' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/top_lcd_touch_FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_top' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 250000 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v:210]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (1#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_dri' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_dri.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'touch_dri' (2#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'touch_top' (3#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_rgb_char.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (4#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/.Xil/Vivado-1220-xyh/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/.Xil/Vivado-1220-xyh/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/binary2bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (6#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/binary2bcd.v:1]
WARNING: [Synth 8-6014] Unused sequential element CN1_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:197]
WARNING: [Synth 8-6014] Unused sequential element CN1_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:197]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[23] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[21] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[20] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[18] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[17] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[16] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[15] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[10] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[9] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[8] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[7] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[6] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[5] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[2] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[31] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:267]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:267]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:267]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[31] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[8] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[7] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[5] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN5_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:337]
WARNING: [Synth 8-6014] Unused sequential element CN5_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:337]
WARNING: [Synth 8-3848] Net rst_n in module/entity lcd_display does not have driver. [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:701]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (7#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (8#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (9#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_rgb_char.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_top' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_clk_div' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM_clk_div' (10#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_dri' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM_dri' (11#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'AutoVendingFSM' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v:1]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v:73]
INFO: [Synth 8-6155] done synthesizing module 'AutoVendingFSM' (12#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM_top' (13#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_lcd_touch_FSM' (14#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/top_lcd_touch_FSM.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3104.109 ; gain = 361.102
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  9 11:31:21 2023
| Host         : xyh running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-1  | 20           | 0        |
| ASSIGN-5  | 1            | 0        |
| ASSIGN-6  | 3            | 0        |
| ASSIGN-10 | 2            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'FSM_clk' was assigned but not read. 
RTL Name 'FSM_clk', Hierarchy 'FSM_top', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v', Line 12.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'pay_sta_flag' was assigned but not read. 
RTL Name 'pay_sta_flag', Hierarchy 'FSM_top', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v', Line 67.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 3) of add/sub cluster ending with expression '(pixel_ypos - CHAR_Y_START1)' could yield maximum size of 11, but only width of 5 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 132.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 3) of add/sub cluster ending with expression '(pixel_ypos - CHAR_Y_START2)' could yield maximum size of 11, but only width of 5 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 134.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 4) of add/sub cluster ending with expression '(pixel_ypos - CHAR_Y_START3)' could yield maximum size of 11, but only width of 5 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 136.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 4) of add/sub cluster ending with expression '(pixel_ypos - CHAR_Y_START4)' could yield maximum size of 11, but only width of 5 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 138.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 5) of add/sub cluster ending with expression '(pixel_ypos - CHAR_Y_START5)' could yield maximum size of 11, but only width of 5 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 140.
WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 5 4 11 1) of add/sub cluster ending with expression '((CHAR_WIDTH1 - 1'b1) - x_cnt1)' could yield maximum size of 12, but only width of 6 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 384, Additional lines 131.
WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 5 11 1 5) of add/sub cluster ending with expression '((CHAR_WIDTH1 - 1'b1) - x_cnt2)' could yield maximum size of 12, but only width of 5 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 394, Additional lines 133.
WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 1 6 4 11) of add/sub cluster ending with expression '((CHAR_WIDTH2 - 1'b1) - x_cnt3)' could yield maximum size of 12, but only width of 6 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 404, Additional lines 135.
WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 6 1 6 11) of add/sub cluster ending with expression '((CHAR_WIDTH2 - 1'b1) - x_cnt4)' could yield maximum size of 12, but only width of 6 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 414, Additional lines 137.
WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 7 1 11 7) of add/sub cluster ending with expression '((CHAR_WIDTH4 - 1'b1) - x_cnt5)' could yield maximum size of 12, but only width of 7 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 424, Additional lines 139.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 9 11) of add/sub cluster ending with expression '((NUM_HEIGHT + NUM_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 432.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 8) of add/sub cluster ending with expression '(pixel_xpos - (NUM_POS_X - 1'b1))' could yield maximum size of 11, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 432.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 9 11) of add/sub cluster ending with expression '((NUM_HEIGHT + NUM_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 439.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 8) of add/sub cluster ending with expression '(pixel_xpos - (NUM_POS_X - 1'b1))' could yield maximum size of 11, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 439.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 9 11) of add/sub cluster ending with expression '((NUM_HEIGHT + NUM_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 446.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 8) of add/sub cluster ending with expression '(pixel_xpos - (NUM_POS_X - 1'b1))' could yield maximum size of 11, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 446.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 9 11) of add/sub cluster ending with expression '((NUM_HEIGHT + NUM_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 453.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 8) of add/sub cluster ending with expression '(pixel_xpos - (NUM_POS_X - 1'b1))' could yield maximum size of 11, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 453.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 9 11) of add/sub cluster ending with expression '((NUM_HEIGHT + NUM_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 460.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 8) of add/sub cluster ending with expression '(pixel_xpos - (NUM_POS_X - 1'b1))' could yield maximum size of 11, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 460.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rst_n' declared and are not set.
RTL Name 'rst_n', Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 701.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'product_number' are not read. First unused bit index is 0. 
RTL Name 'product_number', Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 6.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'sys_rst_n' are not read. First unused bit index is 0. 
RTL Name 'sys_rst_n', Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v', Line 3.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'touch_int_in' was assigned but not read. 
RTL Name 'touch_int_in', Hierarchy 'touch_dri', File 'E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_dri.v', Line 77.
INFO: [Synth 37-85] Total of 26 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_lcd_rgb_char/u_lcd_display/u_blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 3104.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc:38]
INFO: [Common 17-344] 'set_property' was cancelled [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc:38]
INFO: [Common 17-344] 'set_property' was cancelled [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc:38]
INFO: [Common 17-344] 'set_property' was cancelled [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc:38]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-344] 'synth_design' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_lcd_rgb_char/u_lcd_display/u_blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3210.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3210.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3210.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3291.543 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3291.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/utils_1/imports/synth_1/top_lcd_touch_FSM.dcp with file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/top_lcd_touch_FSM.dcp
launch_runs synth_1 -jobs 12
[Sat Dec  9 11:34:36 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/runme.log
current_design synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: top_lcd_touch_FSM
INFO: [Synth 8-11241] undeclared symbol 'pay_sta_flag', assumed default net type 'wire' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v:67]
INFO: [Synth 8-11241] undeclared symbol 'rst_n', assumed default net type 'wire' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:701]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3472.812 ; gain = 43.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lcd_touch_FSM' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/top_lcd_touch_FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_top' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 250000 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v:210]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/i2c_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_dri' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_dri.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'touch_dri' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'touch_top' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_rgb_char.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/.Xil/Vivado-1220-xyh/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/.Xil/Vivado-1220-xyh/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/binary2bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/binary2bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_rgb_char.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_top' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_clk_div' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM_clk_div' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_dri' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM_dri' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'AutoVendingFSM' [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v:1]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v:73]
INFO: [Synth 8-6155] done synthesizing module 'AutoVendingFSM' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/AutoVendingFSM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM_top' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/FSM/FSM_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_lcd_touch_FSM' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/top_lcd_touch_FSM.v:1]
WARNING: [Synth 8-6014] Unused sequential element CN1_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:197]
WARNING: [Synth 8-6014] Unused sequential element CN1_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:197]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[23] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[21] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[20] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[18] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[17] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[16] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[15] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[10] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[9] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[8] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[7] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[6] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[5] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[2] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:232]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[31] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:267]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:267]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:267]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[31] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[8] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[7] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[5] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:302]
WARNING: [Synth 8-6014] Unused sequential element CN5_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:337]
WARNING: [Synth 8-6014] Unused sequential element CN5_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:337]
WARNING: [Synth 8-3848] Net rst_n in module/entity lcd_display does not have driver. [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/rtl/lcd_rgb_char/lcd_display.v:701]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3591.543 ; gain = 162.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3609.484 ; gain = 179.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3609.484 ; gain = 179.961
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_lcd_rgb_char/u_lcd_display/u_blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 3626.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/constrs_1/new/top_lcd_touch_FSM.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3725.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3743.695 ; gain = 314.172
38 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/utils_1/imports/synth_1/top_lcd_touch_FSM.dcp with file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/top_lcd_touch_FSM.dcp
launch_runs synth_1 -jobs 12
[Sat Dec  9 11:42:12 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/runme.log
current_design synth_1
current_design rtl_1
current_design synth_1
current_design impl_1
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.srcs/utils_1/imports/synth_1/top_lcd_touch_FSM.dcp with file E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/top_lcd_touch_FSM.dcp
launch_runs synth_1 -jobs 12
[Sat Dec  9 11:47:14 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/synth_1/runme.log
current_design synth_1
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec  9 11:51:44 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Dec  9 11:53:25 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/impl_1/top_lcd_touch_FSM.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/Automatic vending machine/prj/Auto_Vending_Machine/Auto_Vending_Machine.runs/impl_1/top_lcd_touch_FSM.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 12:24:45 2023...
