[dumpfile] "/home/hamed/FPGA/Tools/litex-hub/build/sim/gateware/sim.vcd"
[treeopen] TOP.
[treeopen] TOP.sim.
[sst_expanded] 1
@800200
-clocks
@22
+{sys_clk_1} TOP.sim.sys_clk_1
+{por_clk} TOP.sim.por_clk
@1000200
-clocks
@22
TOP.sim.state
