INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sim_1/new/Encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encoder_tb'
