// Seed: 1385826101
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = ~id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd68,
    parameter id_13 = 32'd90,
    parameter id_3  = 32'd95,
    parameter id_4  = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  output wire id_14;
  output wire _id_13;
  inout wire id_12;
  input wire id_11;
  output wire _id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  logic id_15 = id_15++;
  assign id_1 = id_6;
  logic [id_4  ?  -1 'b0 : -1 'b0 ^ "" ?  id_13 : id_10 : id_3] id_16;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_6,
      id_9,
      id_5,
      id_8,
      id_16,
      id_16
  );
  logic id_19;
  assign id_14 = id_2;
  reg id_20;
  assign id_14 = id_17;
  parameter id_21 = -1;
  wire id_22;
  always_latch id_20 <= -1'd0;
  wire id_23;
  wire id_24;
endmodule
