
*** Running vivado
    with args -log game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: synth_design -top game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 282.012 ; gain = 71.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:27]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/VGAUpdated/VGAUpdated.srcs/sources_1/new/vga.vhd:24]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/realtime/clk_wiz_0_stub.v:5' bound to instance 'pixel_clock' of component 'clk_wiz_0' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/VGAUpdated/VGAUpdated.srcs/sources_1/new/vga.vhd:75]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'vga' (2#1) [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/VGAUpdated/VGAUpdated.srcs/sources_1/new/vga.vhd:24]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/VGAUpdated/VGAUpdated.srcs/sources_1/new/debounce.vhd:14]
	Parameter counter_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/VGAUpdated/VGAUpdated.srcs/sources_1/new/debounce.vhd:14]
INFO: [Synth 8-3491] module 'SevSeg_4digit' declared at 'C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/SevSeg_4digit.sv:33' bound to instance 'sevenSegDisplay' of component 'SevSeg_4digit' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2384]
INFO: [Synth 8-638] synthesizing module 'SevSeg_4digit' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/SevSeg_4digit.sv:33]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevSeg_4digit' (4#1) [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/SevSeg_4digit.sv:33]
INFO: [Synth 8-256] done synthesizing module 'game' (5#1) [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 324.965 ; gain = 114.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 324.965 ; gain = 114.414
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'VGA/pixel_clock' [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/VGAUpdated/VGAUpdated.srcs/sources_1/new/vga.vhd:75]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/dcp/clk_wiz_0_in_context.xdc] for cell 'VGA/pixel_clock'
Finished Parsing XDC File [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/dcp/clk_wiz_0_in_context.xdc] for cell 'VGA/pixel_clock'
Parsing XDC File [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/constrs_1/imports/Projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/constrs_1/imports/Projects/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/constrs_1/imports/Projects/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 628.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 628.973 ; gain = 418.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 628.973 ; gain = 418.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/.Xil/Vivado-8548-Ali-PC/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 628.973 ; gain = 418.422
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2448]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2712]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2706]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2699]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2692]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2686]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2745]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2739]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2732]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2725]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2719]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2712]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2706]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2699]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2692]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2686]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2745]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2739]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2732]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2725]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2719]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2745]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2739]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2732]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2725]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2719]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2712]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2706]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2699]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2692]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.srcs/sources_1/imports/Desktop/game.vhd:2686]
INFO: [Synth 8-5544] ROM "downBarXPositions[0]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "downBarXPositions[0]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "speedOfGuy" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 628.973 ; gain = 418.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 10    
	   2 Input     13 Bit       Adders := 20    
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 10    
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 10    
	   2 Input     13 Bit       Adders := 20    
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 10    
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   5 Input      1 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][0]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][1]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][2]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][3]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][4]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][5]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][6]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][0]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][1]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][2]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][3]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][4]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][5]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][6]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[4][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][0]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][1]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][2]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][3]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][4]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][5]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][6]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[1][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][0]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][1]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][2]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][3]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][4]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][5]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][6]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[2][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][0]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][1]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][2]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][3]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][4]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][5]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][6]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[3][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][0]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][1]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][2]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][3]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][4]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][5]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][6]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[0][9]' (FDRE) to 'upBarYPositions_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][0]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][1]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][2]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][3]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][4]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][5]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][6]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[1][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[1][9]' (FDRE) to 'upBarYPositions_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[1][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][0]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][1]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][2]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][3]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][4]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][5]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][6]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[2][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[2][9]' (FDRE) to 'upBarYPositions_reg[2][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[2][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][0]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][1]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][2]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][3]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][4]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][5]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][6]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[3][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[3][9]' (FDRE) to 'upBarYPositions_reg[3][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[3][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][0]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][1]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][2]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][3]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][4]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][5]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][6]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[4][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[4][9]' (FDRE) to 'upBarYPositions_reg[4][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[4][10] )
INFO: [Synth 8-3886] merging instance 'posX_reg[0]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3886] merging instance 'posX_reg[9]' (FDSE) to 'posX_reg[7]'
INFO: [Synth 8-3886] merging instance 'posX_reg[8]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\posX_reg[7] )
INFO: [Synth 8-3886] merging instance 'posX_reg[6]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3886] merging instance 'posX_reg[3]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3886] merging instance 'posX_reg[2]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3886] merging instance 'posX_reg[1]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3886] merging instance 'posX_reg[4]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3886] merging instance 'posX_reg[5]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\posX_reg[10] )
INFO: [Synth 8-3886] merging instance 'VGA/vga_green_reg_reg[0]' (FD) to 'VGA/vga_green_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_green_reg_reg[1]' (FD) to 'VGA/vga_green_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_green_reg_reg[2]' (FD) to 'VGA/vga_green_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_blue_reg_reg[0]' (FD) to 'VGA/vga_blue_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_blue_reg_reg[1]' (FD) to 'VGA/vga_blue_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_blue_reg_reg[2]' (FD) to 'VGA/vga_blue_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_red_reg_reg[0]' (FD) to 'VGA/vga_red_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_red_reg_reg[1]' (FD) to 'VGA/vga_red_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_red_reg_reg[2]' (FD) to 'VGA/vga_red_reg_reg[3]'
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[1][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[1][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[0][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[0][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[2][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[2][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[3][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[3][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[4][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarLengths_reg[4][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (posX_reg[10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (posX_reg[7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarYPositions_reg[4][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarYPositions_reg[3][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarYPositions_reg[2][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarYPositions_reg[1][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (downBarYPositions_reg[0][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[1][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[1][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[0][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[0][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[2][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[2][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[3][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[3][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[4][8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarLengths_reg[4][7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarYPositions_reg[4][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarYPositions_reg[3][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarYPositions_reg[2][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarYPositions_reg[1][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (upBarYPositions_reg[0][10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (currentUpEdge_reg[10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (currentUpEdge_reg[9]) is unused and will be removed from module game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 628.973 ; gain = 418.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|game        | indexDownBarNext_reg_rep | 128x10        | Block RAM      | 
|game        | indexUpBarNext_reg_rep   | 128x9         | Block RAM      | 
|game        | ROM[0]                   | 2048x8        | LUT            | 
|game        | indexDownBarNext_reg_rep | 128x10        | Block RAM      | 
|game        | indexUpBarNext_reg_rep   | 128x9         | Block RAM      | 
|game        | ROM[0]                   | 2048x8        | LUT            | 
+------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'VGA/pixel_clock/clk_out1' to pin 'VGA/pixel_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 648.906 ; gain = 438.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance indexDownBarNext_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance indexUpBarNext_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \VGA/pixel_clock  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |CARRY4     |   512|
|3     |LUT1       |   646|
|4     |LUT2       |   714|
|5     |LUT3       |   331|
|6     |LUT4       |   621|
|7     |LUT5       |   280|
|8     |LUT6       |   592|
|9     |MUXF7      |   105|
|10    |MUXF8      |    48|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |FDRE       |   449|
|14    |FDSE       |    64|
|15    |IBUF       |     3|
|16    |OBUF       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  4395|
|2     |  DB_D            |debounce      |    56|
|3     |  DB_U            |debounce_0    |    54|
|4     |  VGA             |vga           |  1935|
|5     |  sevenSegDisplay |SevSeg_4digit |    59|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 773.035 ; gain = 562.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 773.035 ; gain = 258.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 773.035 ; gain = 562.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 35 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 773.035 ; gain = 562.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ali/Desktop/project_gravity_guy_clone/project_gravity_guy_clone.runs/synth_1/game.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 773.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 04 01:28:55 2017...
