<profile>

<section name = "Vitis HLS Report for 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S'" level="0">
<item name = "Date">Wed Nov 19 13:45:56 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">edge_project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.272 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Loop_S_Col_Loop_S">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1054, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 180, -</column>
<column name="Register">-, -, 545, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_U">gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb, 1, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_U">gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb, 1, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_U">gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb, 1, 0, 0, 0, 1920, 8, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_fu_454_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln140_1_fu_618_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln140_fu_690_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln141_fu_642_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln98_1_fu_353_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln98_fu_324_p2">+, 0, 0, 71, 64, 1</column>
<column name="gx_fu_697_p2">+, 0, 0, 17, 11, 11</column>
<column name="gy_fu_654_p2">+, 0, 0, 17, 11, 11</column>
<column name="mag_fu_781_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln140_1_fu_590_p2">-, 0, 0, 17, 1, 10</column>
<column name="sub_ln140_2_fu_612_p2">-, 0, 0, 18, 11, 11</column>
<column name="sub_ln140_fu_568_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln141_1_fu_648_p2">-, 0, 0, 17, 11, 11</column>
<column name="sub_ln141_fu_624_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln161_1_fu_746_p2">-, 0, 0, 18, 1, 11</column>
<column name="sub_ln161_fu_710_p2">-, 0, 0, 18, 1, 11</column>
<column name="and_ln127_fu_448_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln147_fu_810_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="addr_cmp24_fu_402_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="addr_cmp30_fu_393_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="addr_cmp_fu_411_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_fu_377_p2">icmp, 0, 0, 37, 30, 1</column>
<column name="icmp_ln100_fu_340_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln127_fu_442_p2">icmp, 0, 0, 37, 30, 1</column>
<column name="icmp_ln147_fu_787_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln149_fu_792_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln98_fu_319_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="out_stream_TDATA">select, 0, 0, 8, 1, 8</column>
<column name="select_ln147_1_fu_814_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln147_fu_802_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln163_1_fu_773_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln163_fu_738_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln98_1_fu_359_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln98_fu_345_p3">select, 0, 0, 31, 1, 31</column>
<column name="win0_5_fu_496_p3">select, 0, 0, 8, 1, 8</column>
<column name="win1_5_fu_506_p3">select, 0, 0, 8, 1, 8</column>
<column name="win2_5_fu_517_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln149_fu_797_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="c_fu_128">9, 2, 31, 62</column>
<column name="gauss_stream_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_136">9, 2, 64, 128</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="r_fu_132">9, 2, 31, 62</column>
<column name="reuse_addr_reg21_fu_100">9, 2, 64, 128</column>
<column name="reuse_addr_reg27_fu_92">9, 2, 64, 128</column>
<column name="reuse_addr_reg_fu_108">9, 2, 64, 128</column>
<column name="reuse_reg20_fu_104">9, 2, 8, 16</column>
<column name="reuse_reg26_fu_96">9, 2, 8, 16</column>
<column name="reuse_reg_fu_112">9, 2, 8, 16</column>
<column name="win0_1_fu_148">9, 2, 8, 16</column>
<column name="win0_fu_124">9, 2, 8, 16</column>
<column name="win1_1_fu_144">9, 2, 8, 16</column>
<column name="win1_fu_120">9, 2, 8, 16</column>
<column name="win2_1_fu_140">9, 2, 8, 16</column>
<column name="win2_fu_116">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln140_1_reg_1008">10, 0, 10, 0</column>
<column name="addr_cmp24_reg_982">1, 0, 1, 0</column>
<column name="addr_cmp30_reg_977">1, 0, 1, 0</column>
<column name="addr_cmp_reg_987">1, 0, 1, 0</column>
<column name="and_ln127_reg_992">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="c_fu_128">31, 0, 31, 0</column>
<column name="gy_reg_1013">11, 0, 11, 0</column>
<column name="icmp_ln147_reg_1019">1, 0, 1, 0</column>
<column name="icmp_ln149_reg_1024">1, 0, 1, 0</column>
<column name="icmp_ln98_reg_955">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_136">64, 0, 64, 0</column>
<column name="r_fu_132">31, 0, 31, 0</column>
<column name="reuse_addr_reg21_fu_100">64, 0, 64, 0</column>
<column name="reuse_addr_reg27_fu_92">64, 0, 64, 0</column>
<column name="reuse_addr_reg_fu_108">64, 0, 64, 0</column>
<column name="reuse_reg20_fu_104">8, 0, 8, 0</column>
<column name="reuse_reg26_fu_96">8, 0, 8, 0</column>
<column name="reuse_reg_fu_112">8, 0, 8, 0</column>
<column name="sext_ln140_reg_998">11, 0, 11, 0</column>
<column name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr_reg_965">11, 0, 11, 0</column>
<column name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr_reg_959">11, 0, 11, 0</column>
<column name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr_reg_971">11, 0, 11, 0</column>
<column name="sub_ln140_2_reg_1003">11, 0, 11, 0</column>
<column name="win0_1_fu_148">8, 0, 8, 0</column>
<column name="win0_fu_124">8, 0, 8, 0</column>
<column name="win1_1_fu_144">8, 0, 8, 0</column>
<column name="win1_fu_120">8, 0, 8, 0</column>
<column name="win2_1_fu_140">8, 0, 8, 0</column>
<column name="win2_fu_116">8, 0, 8, 0</column>
<column name="and_ln127_reg_992">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, return value</column>
<column name="gauss_stream_dout">in, 8, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_num_data_valid">in, 7, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_fifo_cap">in, 7, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_empty_n">in, 1, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_read">out, 1, ap_fifo, gauss_stream, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="out_stream_TDATA">out, 8, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="bound">in, 64, ap_none, bound, scalar</column>
<column name="cols_load">in, 32, ap_none, cols_load, scalar</column>
<column name="high_thresh_load">in, 32, ap_none, high_thresh_load, scalar</column>
<column name="low_thresh_load">in, 32, ap_none, low_thresh_load, scalar</column>
</table>
</item>
</section>
</profile>
