Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,7634
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002377638826146722
power__switching__total,0.0022389295045286417
power__leakage__total,0.0000039012143133732025
power__total,0.004620469640940428
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.40335388948329
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.40335388948329
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11321230384717824
timing__setup__ws__corner:nom_fast_1p32V_m40C,6.880451958483431
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113212
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,6.880452
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.9406125033986703
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.9406125033986703
timing__hold__ws__corner:nom_slow_1p08V_125C,0.46872218544299954
timing__setup__ws__corner:nom_slow_1p08V_125C,2.5099674160635286
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.468722
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.509967
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.6036169512852997
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6036169512852997
timing__hold__ws__corner:nom_typ_1p20V_25C,0.24460345552485296
timing__setup__ws__corner:nom_typ_1p20V_25C,5.292413768142572
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.244603
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.292414
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.9406125033986703
clock__skew__worst_setup,0.40335388948329
timing__hold__ws,0.11321230384717824
timing__setup__ws,2.5099674160635286
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113212
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.509967
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,2702
design__instance__area__stdcell,38251.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.409757
design__instance__utilization__stdcell,0.409757
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,6
design__instance__area__class:buffer,76.2048
design__instance__count__class:inverter,118
design__instance__area__class:inverter,718.502
design__instance__count__class:clock_gate_cell,1
design__instance__area__class:clock_gate_cell,27.216
design__instance__count__class:sequential_cell,184
design__instance__area__class:sequential_cell,9224.41
design__instance__count__class:multi_input_combinational_cell,1959
design__instance__area__class:multi_input_combinational_cell,19943.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,332
design__instance__area__class:timing_repair_buffer,6442.93
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,100696
design__violations,0
design__instance__count__class:clock_buffer,75
design__instance__area__class:clock_buffer,1671.06
design__instance__count__class:clock_inverter,27
design__instance__area__class:clock_inverter,146.966
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,32
global_route__vias,25224
global_route__wirelength,168392
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2700
route__net__special,2
route__drc_errors__iter:0,1968
route__wirelength__iter:0,117885
route__drc_errors__iter:1,1339
route__wirelength__iter:1,117067
route__drc_errors__iter:2,1155
route__wirelength__iter:2,117013
route__drc_errors__iter:3,79
route__wirelength__iter:3,116749
route__drc_errors__iter:4,0
route__wirelength__iter:4,116751
route__drc_errors,0
route__wirelength,116751
route__vias,23658
route__vias__singlecut,23658
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,419.58
design__instance__count__class:fill_cell,4932
design__instance__area__class:fill_cell,55099.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19828
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19962
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00172198
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00138407
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00033865
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00138407
design_powergrid__voltage__worst,0.00138407
design_powergrid__voltage__worst__net:VPWR,1.19828
design_powergrid__drop__worst,0.00172198
design_powergrid__drop__worst__net:VPWR,0.00172198
design_powergrid__voltage__worst__net:VGND,0.00138407
design_powergrid__drop__worst__net:VGND,0.00138407
ir__voltage__worst,1.2
ir__drop__avg,0.000382
ir__drop__worst,0.00172
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
