-- Copyright (C) 1991-2008 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition"

-- DATE "11/17/2021 05:37:59"

-- 
-- Device: Altera EP3C10E144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for Custom VHDL only
-- 

LIBRARY IEEE, cycloneiii;
USE IEEE.std_logic_1164.all;
USE cycloneiii.cycloneiii_components.all;

ENTITY 	BIN2BCD IS
    PORT (
	BIN : IN std_logic_vector(15 DOWNTO 0);
	BCD4 : OUT std_logic_vector(3 DOWNTO 0);
	BCD3 : OUT std_logic_vector(3 DOWNTO 0);
	BCD2 : OUT std_logic_vector(3 DOWNTO 0);
	BCD1 : OUT std_logic_vector(3 DOWNTO 0);
	BCD0 : OUT std_logic_vector(3 DOWNTO 0);
	NSIGN : OUT std_logic
	);
END BIN2BCD;

ARCHITECTURE structure OF BIN2BCD IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_BIN : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_BCD4 : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_BCD3 : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_BCD2 : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_BCD1 : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_BCD0 : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_NSIGN : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~46_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[207]~77_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[206]~78_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[205]~79_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[204]~80_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[201]~83_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[200]~84_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[199]~85_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[198]~71_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[223]~46_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[222]~47_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[221]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[220]~49_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[219]~50_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[218]~51_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[217]~52_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[216]~53_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[214]~55_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[197]~72_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[197]~87_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[213]~56_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[211]~76_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[249]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[108]~144_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[107]~145_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[106]~146_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[105]~147_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[104]~148_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[103]~149_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[119]~122_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[116]~125_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[113]~128_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[247]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[100]~152_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[128]~102_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[127]~103_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[126]~104_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[125]~105_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[124]~106_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[141]~78_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[135]~84_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[245]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[110]~131_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[122]~108_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[151]~57_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[150]~58_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[149]~59_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[148]~60_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[147]~61_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[121]~109_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[161]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[160]~37_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[158]~39_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[157]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~190_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~157_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~191_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~158_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[194]~125_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[193]~126_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[210]~93_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~154_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~155_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~142_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[109]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[107]~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[106]~45_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[243]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[96]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[117]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[116]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[115]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[225]~62_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[242]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[104]~47_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[253]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[71]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~191_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[192]~127_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[208]~79_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[233]~54_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[232]~55_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[229]~58_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[228]~59_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[227]~60_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[208]~61_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[215]~1651_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[130]~8154_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[152]~8174_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[163]~8184_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[162]~8185_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[159]~8188_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[156]~8193_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~11798_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~11811_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~11839_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[110]~11846_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[118]~11853_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[114]~11857_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[113]~11859_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~318_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~9073_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~9091_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~9094_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~9100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~9104_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~19_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~399_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~383_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~351_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~319_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~287_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~255_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~223_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[224]~63_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[238]~13938_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[237]~13939_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[236]~13940_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[235]~13941_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[234]~13942_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[231]~13945_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[230]~13946_combout\ : std_logic;
SIGNAL \BCD4[0]~output_o\ : std_logic;
SIGNAL \BCD4[1]~output_o\ : std_logic;
SIGNAL \BCD4[2]~output_o\ : std_logic;
SIGNAL \BCD4[3]~output_o\ : std_logic;
SIGNAL \BCD3[0]~output_o\ : std_logic;
SIGNAL \BCD3[1]~output_o\ : std_logic;
SIGNAL \BCD3[2]~output_o\ : std_logic;
SIGNAL \BCD3[3]~output_o\ : std_logic;
SIGNAL \BCD2[0]~output_o\ : std_logic;
SIGNAL \BCD2[1]~output_o\ : std_logic;
SIGNAL \BCD2[2]~output_o\ : std_logic;
SIGNAL \BCD2[3]~output_o\ : std_logic;
SIGNAL \BCD1[0]~output_o\ : std_logic;
SIGNAL \BCD1[1]~output_o\ : std_logic;
SIGNAL \BCD1[2]~output_o\ : std_logic;
SIGNAL \BCD1[3]~output_o\ : std_logic;
SIGNAL \BCD0[0]~output_o\ : std_logic;
SIGNAL \BCD0[1]~output_o\ : std_logic;
SIGNAL \BCD0[2]~output_o\ : std_logic;
SIGNAL \BCD0[3]~output_o\ : std_logic;
SIGNAL \NSIGN~output_o\ : std_logic;
SIGNAL \BIN[14]~input_o\ : std_logic;
SIGNAL \BIN[13]~input_o\ : std_logic;
SIGNAL \BIN[12]~input_o\ : std_logic;
SIGNAL \BIN[7]~input_o\ : std_logic;
SIGNAL \BIN[5]~input_o\ : std_logic;
SIGNAL \BIN[3]~input_o\ : std_logic;
SIGNAL \BIN[2]~input_o\ : std_logic;
SIGNAL \BIN[1]~input_o\ : std_logic;
SIGNAL \BIN[0]~input_o\ : std_logic;
SIGNAL \Add0~235_cout\ : std_logic;
SIGNAL \Add0~237\ : std_logic;
SIGNAL \Add0~239\ : std_logic;
SIGNAL \Add0~241\ : std_logic;
SIGNAL \Add0~243\ : std_logic;
SIGNAL \Add0~245\ : std_logic;
SIGNAL \Add0~247\ : std_logic;
SIGNAL \Add0~249\ : std_logic;
SIGNAL \Add0~251\ : std_logic;
SIGNAL \Add0~253\ : std_logic;
SIGNAL \Add0~255\ : std_logic;
SIGNAL \Add0~257\ : std_logic;
SIGNAL \Add0~259\ : std_logic;
SIGNAL \Add0~261\ : std_logic;
SIGNAL \Add0~262_combout\ : std_logic;
SIGNAL \BIN[15]~input_o\ : std_logic;
SIGNAL \Add0~267_combout\ : std_logic;
SIGNAL \Add0~256_combout\ : std_logic;
SIGNAL \BIN[11]~input_o\ : std_logic;
SIGNAL \Add0~270_combout\ : std_logic;
SIGNAL \BIN[10]~input_o\ : std_logic;
SIGNAL \Add0~254_combout\ : std_logic;
SIGNAL \Add0~271_combout\ : std_logic;
SIGNAL \Add0~252_combout\ : std_logic;
SIGNAL \BIN[9]~input_o\ : std_logic;
SIGNAL \Add0~272_combout\ : std_logic;
SIGNAL \Add0~246_combout\ : std_logic;
SIGNAL \BIN[6]~input_o\ : std_logic;
SIGNAL \Add0~275_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[207]~62_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[208]~76_combout\ : std_logic;
SIGNAL \Add0~260_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\ : std_logic;
SIGNAL \Add0~258_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[205]~64_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[203]~81_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\ : std_logic;
SIGNAL \BIN[8]~input_o\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[201]~68_combout\ : std_logic;
SIGNAL \Add0~248_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[199]~70_combout\ : std_logic;
SIGNAL \Add0~244_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[198]~86_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~53_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[223]~1643_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[222]~1644_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[221]~1645_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[220]~1646_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[203]~66_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[219]~1647_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[202]~67_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[218]~1648_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[217]~1649_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[216]~1650_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[215]~54_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[214]~40_combout\ : std_logic;
SIGNAL \BIN[4]~input_o\ : std_logic;
SIGNAL \Add0~242_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[213]~41_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~33_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~35_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~37_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~39_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~41_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~43_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~45_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~47_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~49_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~51_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~53_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~54_combout\ : std_logic;
SIGNAL \Add0~263\ : std_logic;
SIGNAL \Add0~264_combout\ : std_logic;
SIGNAL \Add0~266_combout\ : std_logic;
SIGNAL \Add0~268_combout\ : std_logic;
SIGNAL \Add0~273_combout\ : std_logic;
SIGNAL \Add0~274_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[211]~92_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~53\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[210]~93_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[210]~77_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[227]~60_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~57\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[108]~8137_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[102]~150_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[248]~23_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[101]~151_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~39_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[119]~8145_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[117]~124_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[115]~126_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[112]~129_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~37\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~39_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[123]~107_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[130]~100_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~37\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~39_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[139]~80_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[137]~82_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[246]~25_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[99]~153_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[111]~130_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[134]~85_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[141]~8164_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~37\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~39_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[152]~56_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[146]~62_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[133]~86_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[244]~27_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[145]~63_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~37\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~39_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[163]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[162]~35_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[161]~8186_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[160]~8187_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[159]~38_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[158]~8189_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[157]~8190_combout\ : std_logic;
SIGNAL \Add0~240_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[209]~78_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[209]~94_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[226]~61_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[243]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[132]~87_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[144]~64_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[156]~41_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~25_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~27_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~29_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~31_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~33_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~35_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~37_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~39_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~40_combout\ : std_logic;
SIGNAL \Add0~269_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~39\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\ : std_logic;
SIGNAL \Add0~250_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~189_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~43\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~207_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~47\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~51\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~159_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~143_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~55\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[192]~127_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[192]~111_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[209]~94_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[226]~61_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~59\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[251]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~11804_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~153_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[250]~21_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~158_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~141_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[249]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~125_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[248]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~159_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~109_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[247]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~11818_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~11825_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~93_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[246]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~11832_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~77_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[245]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[89]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[244]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[88]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[108]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[105]~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[110]~41_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~27\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[118]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[117]~11854_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[116]~11855_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[115]~11856_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[114]~29_combout\ : std_logic;
SIGNAL \Add0~238_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[208]~79_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[208]~95_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[113]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~19_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~21_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~23_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~25_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~27_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~29_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~302_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~29\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~45\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~49\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~53\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~57\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~61\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~9069_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~9076_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~9082_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~9079_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~9085_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~78_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~9088_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~58_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~9097_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~9103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[71]~9068_combout\ : std_logic;
SIGNAL \Add0~236_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[224]~47_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[224]~63_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~9105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~13_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~15_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~17_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~19_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~415_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~367_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~335_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~303_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~239_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~47\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~51\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[192]~111_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~55\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[208]~95_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~58_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~59\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[238]~49_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~56_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[237]~50_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~54_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[236]~51_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~52_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[235]~52_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~50_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[234]~53_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[233]~13943_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[232]~13944_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~44_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[231]~56_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[230]~57_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[229]~13947_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[228]~13948_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[227]~13949_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[224]~47_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~39\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~41_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~43_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~45_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~47_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~49_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~51_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~53_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~55_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~57_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~59_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~61_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~63_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~34_combout\ : std_logic;
SIGNAL \Add0~276_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[241]~13860_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[242]~13861_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[243]~13862_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~50_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[15]~54_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[15]~54_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[11]~40_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[8]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[5]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[5]~20_combout\ : std_logic;

BEGIN

ww_BIN <= BIN;
BCD4 <= ww_BCD4;
BCD3 <= ww_BCD3;
BCD2 <= ww_BCD2;
BCD1 <= ww_BCD1;
BCD0 <= ww_BCD0;
NSIGN <= ww_NSIGN;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\Div3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~50_combout\ <= NOT \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[15]~54_combout\ <= NOT \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[15]~54_combout\ <= NOT \Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~54_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[11]~40_combout\ <= NOT \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~40_combout\ <= NOT \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[11]~40_combout\ <= NOT \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[11]~40_combout\ <= NOT \Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~40_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[8]~30_combout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~30_combout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[8]~30_combout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[8]~30_combout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~30_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[5]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[5]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[5]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~20_combout\;

\Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\ = \Add0~275_combout\ $ VCC
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\ = CARRY(\Add0~275_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~275_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ = \Add0~273_combout\ & (GND # !\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\) # !\Add0~273_combout\ & 
-- (\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\ $ GND)
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ = CARRY(\Add0~273_combout\ # !\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~273_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ = \Add0~271_combout\ & (\Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ $ GND) # !\Add0~271_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ & VCC
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ = CARRY(\Add0~271_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~271_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ = \Add0~270_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ # !\Add0~270_combout\ & (\Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ 
-- # GND)
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ # !\Add0~270_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~270_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ = \Add0~267_combout\ & (GND # !\Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\) # !\Add0~267_combout\ & 
-- (\Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\ $ GND)
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ = CARRY(\Add0~267_combout\ # !\Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~267_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\ = (\Div3|auto_generated|divider|divider|StageOut[198]~71_combout\ # \Div3|auto_generated|divider|divider|StageOut[198]~86_combout\)
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[198]~71_combout\ # \Div3|auto_generated|divider|divider|StageOut[198]~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[198]~71_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[198]~86_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ & ((\Div3|auto_generated|divider|divider|StageOut[200]~84_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\)) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ & (\Div3|auto_generated|divider|divider|StageOut[200]~84_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\ # GND)
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[200]~84_combout\ # \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[200]~84_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ & (\Div3|auto_generated|divider|divider|StageOut[201]~83_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[201]~68_combout\) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ & !\Div3|auto_generated|divider|divider|StageOut[201]~83_combout\ & 
-- !\Div3|auto_generated|divider|divider|StageOut[201]~68_combout\
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[201]~83_combout\ & !\Div3|auto_generated|divider|divider|StageOut[201]~68_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[201]~83_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[201]~68_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ & (\Div3|auto_generated|divider|divider|StageOut[202]~67_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ & ((\Div3|auto_generated|divider|divider|StageOut[202]~67_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\))
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ & (\Div3|auto_generated|divider|divider|StageOut[202]~67_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[202]~67_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\ = \Div3|auto_generated|divider|divider|StageOut[203]~66_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\) # 
-- !\Div3|auto_generated|divider|divider|StageOut[203]~66_combout\ & (\Div3|auto_generated|divider|divider|StageOut[203]~81_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ # 
-- !\Div3|auto_generated|divider|divider|StageOut[203]~81_combout\ & (\Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ # GND))
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[203]~66_combout\ & !\Div3|auto_generated|divider|divider|StageOut[203]~81_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[203]~66_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[203]~81_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ & (\Div3|auto_generated|divider|divider|StageOut[204]~80_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ & ((\Div3|auto_generated|divider|divider|StageOut[204]~80_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\))
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ & (\Div3|auto_generated|divider|divider|StageOut[204]~80_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[204]~80_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ & (\Div3|auto_generated|divider|divider|StageOut[205]~79_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[205]~64_combout\) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ & !\Div3|auto_generated|divider|divider|StageOut[205]~79_combout\ & 
-- !\Div3|auto_generated|divider|divider|StageOut[205]~64_combout\
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[205]~79_combout\ & !\Div3|auto_generated|divider|divider|StageOut[205]~64_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[205]~79_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[205]~64_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ & ((\Div3|auto_generated|divider|divider|StageOut[206]~78_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\)) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ & (\Div3|auto_generated|divider|divider|StageOut[206]~78_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\ # GND)
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[206]~78_combout\ # \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[206]~78_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\ = \Div3|auto_generated|divider|divider|StageOut[207]~77_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\) # 
-- !\Div3|auto_generated|divider|divider|StageOut[207]~77_combout\ & (\Div3|auto_generated|divider|divider|StageOut[207]~62_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ # 
-- !\Div3|auto_generated|divider|divider|StageOut[207]~62_combout\ & (\Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ # GND))
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[207]~77_combout\ & !\Div3|auto_generated|divider|divider|StageOut[207]~62_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[207]~77_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[207]~62_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\ = \Div3|auto_generated|divider|divider|StageOut[197]~72_combout\ # \Div3|auto_generated|divider|divider|StageOut[197]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[197]~72_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[197]~87_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ = \Add0~273_combout\ & (GND # !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\) # !\Add0~273_combout\ & 
-- (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\ $ GND)
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ = CARRY(\Add0~273_combout\ # !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~273_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ = \Add0~272_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ & VCC # !\Add0~272_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ = CARRY(!\Add0~272_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~272_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ = \Add0~266_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ # !\Add0~266_combout\ & 
-- (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ # !\Add0~266_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~266_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[211]~76_combout\ # \Mod3|auto_generated|divider|divider|StageOut[211]~92_combout\)
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[211]~76_combout\ # \Mod3|auto_generated|divider|divider|StageOut[211]~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[211]~76_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[211]~92_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\ & (\Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\ & !\Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\ & (\Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\ & !\Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\ = \Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\) # 
-- !\Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\ # 
-- !\Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\ # GND))
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ & (\Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\) # !\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ & !\Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\ = \Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\) # 
-- !\Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ # 
-- !\Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\ & (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ & (\Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\) # !\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ & ((\Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ & (\Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ & (\Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\) # !\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ & ((\Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ & (\Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ = (\Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\ # \Div2|auto_generated|divider|divider|StageOut[101]~151_combout\)
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ = CARRY(\Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\ # \Div2|auto_generated|divider|divider|StageOut[101]~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[101]~151_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[107]~145_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\) # !\Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ & ((\Div2|auto_generated|divider|divider|StageOut[107]~145_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[107]~145_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[107]~145_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\ = \Div2|auto_generated|divider|divider|StageOut[100]~152_combout\ # \Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|StageOut[100]~152_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\ & (\Div2|auto_generated|divider|divider|StageOut[113]~128_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\) # !\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\ & !\Div2|auto_generated|divider|divider|StageOut[113]~128_combout\ & 
-- !\Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[113]~128_combout\ & !\Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[113]~128_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\) # !\Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\ & ((\Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~27\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\ = \Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\ & (\Div2|auto_generated|divider|divider|StageOut[115]~126_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[115]~126_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\ & !\Div2|auto_generated|divider|divider|StageOut[115]~126_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[115]~126_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~29\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[116]~125_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\) # !\Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\ & ((\Div2|auto_generated|divider|divider|StageOut[116]~125_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[116]~125_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[116]~125_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~31\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~36_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\) # !\Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\ & ((\Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~37\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~36_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~37\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\ = \Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\ # \Div2|auto_generated|divider|divider|StageOut[110]~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[110]~131_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\ & (\Div2|auto_generated|divider|divider|StageOut[135]~84_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\) # !\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\ & !\Div2|auto_generated|divider|divider|StageOut[135]~84_combout\ & 
-- !\Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[135]~84_combout\ & !\Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[135]~84_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\) # !\Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\ & ((\Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\ = \Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\ & (\Div2|auto_generated|divider|divider|StageOut[139]~80_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[139]~80_combout\ & (\Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\ & !\Div2|auto_generated|divider|divider|StageOut[139]~80_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[139]~80_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~33\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\ = \Div2|auto_generated|divider|divider|StageOut[121]~109_combout\ # \Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[121]~109_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~24_combout\ = (\Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\ # \Div2|auto_generated|divider|divider|StageOut[145]~63_combout\)
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\ = CARRY(\Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\ # \Div2|auto_generated|divider|divider|StageOut[145]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[145]~63_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~24_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~26_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\ & (\Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[146]~62_combout\) # !\Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\ & !\Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\ & 
-- !\Div2|auto_generated|divider|divider|StageOut[146]~62_combout\
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\ & !\Div2|auto_generated|divider|divider|StageOut[146]~62_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[146]~62_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~25\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~26_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~30_combout\ = \Div2|auto_generated|divider|divider|StageOut[148]~60_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[148]~60_combout\ & (\Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\ & (\Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[148]~60_combout\ & !\Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[148]~60_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~30_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~32_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[149]~59_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\) # !\Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\ & ((\Div2|auto_generated|divider|divider|StageOut[149]~59_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[149]~59_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[149]~59_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~31\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~32_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~36_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[151]~57_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\) # !\Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\ & ((\Div2|auto_generated|divider|divider|StageOut[151]~57_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~37\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[151]~57_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[151]~57_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~36_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~37\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\ = \Add0~267_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ # !\Add0~267_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ # 
-- GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ # !\Add0~267_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~267_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\ = \Add0~266_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ $ GND) # !\Add0~266_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ & VCC
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\ = CARRY(\Add0~266_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~266_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\ & ((\Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\ & (\Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~43\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\ # \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~43\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\ = \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ # \Mod2|auto_generated|divider|divider|StageOut[161]~190_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[161]~190_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\ & (\Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\ & ((\Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\ & (\Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\ = \Mod2|auto_generated|divider|divider|StageOut[177]~158_combout\ # \Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[177]~158_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\ & (\Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\ & ((\Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\ & (\Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\ = \Mod2|auto_generated|divider|divider|StageOut[193]~126_combout\ # \Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[193]~126_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[210]~93_combout\ # \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\)
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[210]~93_combout\ # \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[210]~93_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\ & (\Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\ & !\Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~33\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\ & (\Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\ & !\Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\ & (\Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\ & !\Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~55\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~55\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\ & (\Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\ & ((\Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\ & (\Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\ & ((\Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\ & (\Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\ # \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\ & (\Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\ & !\Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\) # !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ & !\Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~157_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[52]~155_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[52]~155_combout\ & (\Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\ & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[52]~155_combout\ & !\Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~155_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[53]~154_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\) # !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[53]~154_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[53]~154_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[53]~154_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[58]~141_combout\) # !\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[58]~141_combout\
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\ & !\Div1|auto_generated|divider|divider|StageOut[58]~141_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~141_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[66]~125_combout\) # !\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[66]~125_combout\
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\ & !\Div1|auto_generated|divider|divider|StageOut[66]~125_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~125_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\) # !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\ # \Div1|auto_generated|divider|divider|StageOut[64]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[64]~127_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[73]~110_combout\ # \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[73]~110_combout\ # \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[73]~110_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\) # !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\ # \Div1|auto_generated|divider|divider|StageOut[72]~111_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[72]~111_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\ # \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[85]~90_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\) # !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[85]~90_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[85]~90_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[85]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[90]~77_combout\) # !\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[90]~77_combout\
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\ & !\Div1|auto_generated|divider|divider|StageOut[90]~77_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[90]~77_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[91]~76_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[91]~76_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[91]~76_combout\ # \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[91]~76_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[92]~75_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[92]~75_combout\ & (\Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\ & (\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[92]~75_combout\ & !\Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[92]~75_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[98]~61_combout\) # !\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[98]~61_combout\
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\ & !\Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[98]~61_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[100]~59_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[100]~59_combout\ & (\Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\ & (\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[100]~59_combout\ & !\Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[100]~59_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[243]~28_combout\ # \Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[243]~28_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[106]~45_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\) # !\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[106]~45_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[106]~45_combout\ & !\Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[106]~45_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[107]~44_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[107]~44_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[107]~44_combout\ # \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[107]~44_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\ & (\Div1|auto_generated|divider|divider|StageOut[108]~43_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[108]~43_combout\ & (\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\ & !\Div1|auto_generated|divider|divider|StageOut[108]~43_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[108]~43_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\ # \Mod2|auto_generated|divider|divider|StageOut[242]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[242]~29_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[97]~318_combout\ # \Mod1|auto_generated|divider|divider|StageOut[97]~302_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[97]~318_combout\ # \Mod1|auto_generated|divider|divider|StageOut[97]~302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[97]~318_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[97]~302_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ & (\Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ & ((\Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ & (\Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\ & (\Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\ & !\Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\ = \Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\ & (\Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\ & (\Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~27\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\ = \Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\ & ((\Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\ & (\Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\ # \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\ & !\Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~37\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~37\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\ & (\Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\ & !\Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\ & ((\Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\ & (\Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\ # \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\ & !\Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\ & ((\Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\ & (\Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\ # \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\ & (\Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\ & !\Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~39\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\ = \Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\ & ((\Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\ & ((\Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\ & (\Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\ # \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\ # \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\ # \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\ & ((\Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\ & (\Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\ # \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\ = \Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\ & ((\Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\ & (\Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\ # \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\ & (\Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\ & !\Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~43\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\ # \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\ # \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\ & (\Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\ & !\Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\ & ((\Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\ & (\Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\ # \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~43\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\ & (\Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\ & !\Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\ & ((\Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\ & (\Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\ # \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~49\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\ & ((\Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\ & (\Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\ # \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\ & (\Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\ & !\Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~61\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~61\);

\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ & (\Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\) # !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ & !\Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\);

\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ & (\Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\) # !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ & ((\Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ & (\Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[17]~127_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\) # !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~127_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[17]~127_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~127_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[21]~118_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\) # !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[21]~118_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[21]~118_combout\ & !\Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~118_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\) # !\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\ # \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\ # \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\) # !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\) # !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\) # !\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[40]~79_combout\ # \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[40]~79_combout\ # \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~79_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[41]~78_combout\) # !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[41]~78_combout\
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\ & !\Div0|auto_generated|divider|divider|StageOut[41]~78_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[41]~78_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\) # !\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[50]~59_combout\ # \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[50]~59_combout\ # \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\) # !\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[65]~29_combout\ # \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[65]~29_combout\ # \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[65]~29_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[66]~28_combout\) # !\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[66]~28_combout\
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\ & !\Div0|auto_generated|divider|divider|StageOut[66]~28_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~28_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\) # !\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~17\);

\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ = \Add0~268_combout\ $ VCC
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = CARRY(\Add0~268_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~268_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[48]~399_combout\ # \Mod0|auto_generated|divider|divider|StageOut[48]~415_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[48]~399_combout\ # \Mod0|auto_generated|divider|divider|StageOut[48]~415_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~399_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[48]~415_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\);

\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ & (\Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ & !\Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ & (\Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ & (\Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\);

\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\ & (\Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\ & !\Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ & (\Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ & (\Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\ & (\Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\ & !\Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\ & (\Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\ & !\Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\ & !\Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\ & (\Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\ & !\Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\ & !\Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[160]~191_combout\ # \Mod0|auto_generated|divider|divider|StageOut[160]~175_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[160]~191_combout\ # \Mod0|auto_generated|divider|divider|StageOut[160]~175_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~191_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~175_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\ & !\Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\ & ((\Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\ & (\Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\ # \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\ & (\Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\ & !\Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\ & ((\Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\ & (\Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\ # \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~43\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\ & ((\Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\ & (\Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\ # \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\ & (\Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\ & !\Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~51\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~49\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~51\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[192]~127_combout\ # \Mod0|auto_generated|divider|divider|StageOut[192]~111_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[192]~127_combout\ # \Mod0|auto_generated|divider|divider|StageOut[192]~111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[192]~127_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[192]~111_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\ & ((\Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ & (\Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ & !\Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\ & (\Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\ & !\Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\ & ((\Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\ & (\Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~55\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\ # \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~55\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\ & ((\Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\ & !\Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~40_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\ & ((\Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\ & (\Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\ # \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~39\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~40_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~46_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\ & (\Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\ & !\Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~46_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~48_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\ & ((\Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\ & (\Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\ # \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~47\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~48_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\);

\Div3|auto_generated|divider|divider|StageOut[207]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[207]~77_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[207]~77_combout\);

\Div3|auto_generated|divider|divider|StageOut[206]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[206]~78_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[206]~78_combout\);

\Div3|auto_generated|divider|divider|StageOut[205]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[205]~79_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[205]~79_combout\);

\Div3|auto_generated|divider|divider|StageOut[204]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[204]~80_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[204]~80_combout\);

\Div3|auto_generated|divider|divider|StageOut[201]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[201]~83_combout\ = !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[201]~83_combout\);

\Div3|auto_generated|divider|divider|StageOut[200]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[200]~84_combout\ = !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[200]~84_combout\);

\Div3|auto_generated|divider|divider|StageOut[199]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[199]~85_combout\ = !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[199]~85_combout\);

\Div3|auto_generated|divider|divider|StageOut[198]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[198]~71_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~244_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[198]~71_combout\);

\Div3|auto_generated|divider|divider|StageOut[223]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[223]~46_combout\ = !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[223]~46_combout\);

\Div3|auto_generated|divider|divider|StageOut[222]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[222]~47_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[222]~47_combout\);

\Div3|auto_generated|divider|divider|StageOut[221]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[221]~48_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[221]~48_combout\);

\Div3|auto_generated|divider|divider|StageOut[220]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[220]~49_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[220]~49_combout\);

\Div3|auto_generated|divider|divider|StageOut[219]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[219]~50_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[219]~50_combout\);

\Div3|auto_generated|divider|divider|StageOut[218]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[218]~51_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[218]~51_combout\);

\Div3|auto_generated|divider|divider|StageOut[217]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[217]~52_combout\ = !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[217]~52_combout\);

\Div3|auto_generated|divider|divider|StageOut[216]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[216]~53_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[216]~53_combout\);

\Div3|auto_generated|divider|divider|StageOut[214]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[214]~55_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[214]~55_combout\);

\Div3|auto_generated|divider|divider|StageOut[197]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[197]~72_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[197]~72_combout\);

\Div3|auto_generated|divider|divider|StageOut[197]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[197]~87_combout\ = !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[197]~87_combout\);

\Div3|auto_generated|divider|divider|StageOut[213]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[213]~56_combout\ = !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[213]~56_combout\);

\Mod3|auto_generated|divider|divider|StageOut[215]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\);

\Mod3|auto_generated|divider|divider|StageOut[214]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\);

\Mod3|auto_generated|divider|divider|StageOut[213]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\);

\Mod3|auto_generated|divider|divider|StageOut[211]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[211]~76_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[5]~input_o\,
	datac => \Add0~244_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[211]~76_combout\);

\Mod3|auto_generated|divider|divider|StageOut[232]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[232]~55_combout\);

\Mod3|auto_generated|divider|divider|StageOut[231]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\);

\Mod3|auto_generated|divider|divider|StageOut[228]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[228]~59_combout\);

\Mod3|auto_generated|divider|divider|StageOut[255]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[255]~16_combout\);

\Mod3|auto_generated|divider|divider|StageOut[254]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\);

\Mod3|auto_generated|divider|divider|StageOut[253]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[253]~18_combout\);

\Mod3|auto_generated|divider|divider|StageOut[252]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[252]~19_combout\);

\Mod3|auto_generated|divider|divider|StageOut[251]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\);

\Mod3|auto_generated|divider|divider|StageOut[250]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[250]~21_combout\);

\Mod3|auto_generated|divider|divider|StageOut[249]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[249]~22_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[249]~22_combout\);

\Div2|auto_generated|divider|divider|StageOut[108]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[108]~144_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[108]~144_combout\);

\Div2|auto_generated|divider|divider|StageOut[107]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[107]~145_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[107]~145_combout\);

\Div2|auto_generated|divider|divider|StageOut[106]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[106]~146_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[106]~146_combout\);

\Div2|auto_generated|divider|divider|StageOut[105]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[105]~147_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[105]~147_combout\);

\Div2|auto_generated|divider|divider|StageOut[104]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[104]~148_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[104]~148_combout\);

\Div2|auto_generated|divider|divider|StageOut[103]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[103]~149_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[103]~149_combout\);

\Div2|auto_generated|divider|divider|StageOut[119]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[119]~122_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[119]~122_combout\);

\Div2|auto_generated|divider|divider|StageOut[116]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[116]~125_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[116]~125_combout\);

\Div2|auto_generated|divider|divider|StageOut[113]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[113]~128_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[113]~128_combout\);

\Mod3|auto_generated|divider|divider|StageOut[247]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[247]~24_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[247]~24_combout\);

\Div2|auto_generated|divider|divider|StageOut[100]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[100]~152_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[100]~152_combout\);

\Div2|auto_generated|divider|divider|StageOut[128]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[128]~102_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[128]~102_combout\);

\Div2|auto_generated|divider|divider|StageOut[127]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[127]~103_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[127]~103_combout\);

\Div2|auto_generated|divider|divider|StageOut[126]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[126]~104_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[126]~104_combout\);

\Div2|auto_generated|divider|divider|StageOut[125]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[125]~105_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[125]~105_combout\);

\Div2|auto_generated|divider|divider|StageOut[124]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[124]~106_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[124]~106_combout\);

\Div2|auto_generated|divider|divider|StageOut[141]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[141]~78_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~36_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[141]~78_combout\);

\Div2|auto_generated|divider|divider|StageOut[135]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[135]~84_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[135]~84_combout\);

\Mod3|auto_generated|divider|divider|StageOut[245]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[245]~26_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[245]~26_combout\);

\Div2|auto_generated|divider|divider|StageOut[110]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[110]~131_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[110]~131_combout\);

\Div2|auto_generated|divider|divider|StageOut[122]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[122]~108_combout\ = !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[122]~108_combout\);

\Div2|auto_generated|divider|divider|StageOut[151]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[151]~57_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[151]~57_combout\);

\Div2|auto_generated|divider|divider|StageOut[150]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[150]~58_combout\ = !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[150]~58_combout\);

\Div2|auto_generated|divider|divider|StageOut[149]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[149]~59_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[149]~59_combout\);

\Div2|auto_generated|divider|divider|StageOut[148]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[148]~60_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[148]~60_combout\);

\Div2|auto_generated|divider|divider|StageOut[147]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[147]~61_combout\ = !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[147]~61_combout\);

\Div2|auto_generated|divider|divider|StageOut[121]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[121]~109_combout\ = !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[121]~109_combout\);

\Div2|auto_generated|divider|divider|StageOut[161]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[161]~36_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~32_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~32_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[161]~36_combout\);

\Div2|auto_generated|divider|divider|StageOut[160]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[160]~37_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~30_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[160]~37_combout\);

\Div2|auto_generated|divider|divider|StageOut[158]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[158]~39_combout\ = !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~26_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[158]~39_combout\);

\Div2|auto_generated|divider|divider|StageOut[157]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[157]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~24_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[157]~40_combout\);

\Mod2|auto_generated|divider|divider|StageOut[153]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\);

\Mod2|auto_generated|divider|divider|StageOut[152]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\);

\Mod2|auto_generated|divider|divider|StageOut[150]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\);

\Mod2|auto_generated|divider|divider|StageOut[148]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\);

\Mod2|auto_generated|divider|divider|StageOut[169]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\);

\Mod2|auto_generated|divider|divider|StageOut[168]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\);

\Mod2|auto_generated|divider|divider|StageOut[166]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\);

\Mod2|auto_generated|divider|divider|StageOut[164]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\);

\Mod2|auto_generated|divider|divider|StageOut[163]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\);

\Mod2|auto_generated|divider|divider|StageOut[187]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\);

\Mod2|auto_generated|divider|divider|StageOut[184]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\);

\Mod2|auto_generated|divider|divider|StageOut[182]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\);

\Mod2|auto_generated|divider|divider|StageOut[180]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~155_combout\);

\Mod2|auto_generated|divider|divider|StageOut[161]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~190_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~190_combout\);

\Mod2|auto_generated|divider|divider|StageOut[178]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~157_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~157_combout\);

\Mod2|auto_generated|divider|divider|StageOut[200]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\);

\Mod2|auto_generated|divider|divider|StageOut[199]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\);

\Mod2|auto_generated|divider|divider|StageOut[197]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\);

\Mod2|auto_generated|divider|divider|StageOut[177]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\);

\Mod2|auto_generated|divider|divider|StageOut[160]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~191_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[5]~input_o\,
	datac => \Add0~244_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~191_combout\);

\Mod2|auto_generated|divider|divider|StageOut[177]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~158_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~158_combout\);

\Mod2|auto_generated|divider|divider|StageOut[194]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[194]~125_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[194]~125_combout\);

\Mod2|auto_generated|divider|divider|StageOut[221]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[221]~82_combout\);

\Mod2|auto_generated|divider|divider|StageOut[220]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\);

\Mod2|auto_generated|divider|divider|StageOut[219]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\);

\Mod2|auto_generated|divider|divider|StageOut[218]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\);

\Mod2|auto_generated|divider|divider|StageOut[211]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[211]~92_combout\);

\Mod2|auto_generated|divider|divider|StageOut[193]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datab => \BIN[4]~input_o\,
	datac => \Add0~242_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\);

\Mod2|auto_generated|divider|divider|StageOut[193]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[193]~126_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[193]~126_combout\);

\Mod2|auto_generated|divider|divider|StageOut[210]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[210]~93_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[210]~93_combout\);

\Mod2|auto_generated|divider|divider|StageOut[238]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\);

\Mod2|auto_generated|divider|divider|StageOut[237]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[237]~50_combout\);

\Mod2|auto_generated|divider|divider|StageOut[235]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\);

\Mod2|auto_generated|divider|divider|StageOut[234]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[234]~53_combout\);

\Mod2|auto_generated|divider|divider|StageOut[233]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\);

\Mod2|auto_generated|divider|divider|StageOut[232]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[232]~55_combout\);

\Mod2|auto_generated|divider|divider|StageOut[229]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\);

\Mod2|auto_generated|divider|divider|StageOut[228]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\);

\Mod2|auto_generated|divider|divider|StageOut[227]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\);

\Mod2|auto_generated|divider|divider|StageOut[254]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\);

\Div1|auto_generated|divider|divider|StageOut[53]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~154_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~154_combout\);

\Div1|auto_generated|divider|divider|StageOut[52]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~155_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~155_combout\);

\Div1|auto_generated|divider|divider|StageOut[50]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~157_combout\);

\Div1|auto_generated|divider|divider|StageOut[62]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~137_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~137_combout\);

\Div1|auto_generated|divider|divider|StageOut[61]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~138_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~138_combout\);

\Div1|auto_generated|divider|divider|StageOut[60]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~139_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~139_combout\);

\Div1|auto_generated|divider|divider|StageOut[59]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~140_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~140_combout\);

\Div1|auto_generated|divider|divider|StageOut[57]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~142_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~142_combout\);

\Div1|auto_generated|divider|divider|StageOut[78]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~105_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~26_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~105_combout\);

\Div1|auto_generated|divider|divider|StageOut[76]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~107_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~107_combout\);

\Div1|auto_generated|divider|divider|StageOut[75]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~108_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~108_combout\);

\Div1|auto_generated|divider|divider|StageOut[64]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~127_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~127_combout\);

\Div1|auto_generated|divider|divider|StageOut[73]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~110_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~110_combout\);

\Div1|auto_generated|divider|divider|StageOut[86]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~89_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~89_combout\);

\Div1|auto_generated|divider|divider|StageOut[85]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~90_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~90_combout\);

\Div1|auto_generated|divider|divider|StageOut[72]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~111_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~111_combout\);

\Div1|auto_generated|divider|divider|StageOut[81]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~94_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~94_combout\);

\Div1|auto_generated|divider|divider|StageOut[94]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~73_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~73_combout\);

\Div1|auto_generated|divider|divider|StageOut[92]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~75_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~75_combout\);

\Div1|auto_generated|divider|divider|StageOut[91]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~76_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~76_combout\);

\Div1|auto_generated|divider|divider|StageOut[101]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~58_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~58_combout\);

\Div1|auto_generated|divider|divider|StageOut[100]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~59_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~59_combout\);

\Div1|auto_generated|divider|divider|StageOut[99]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~60_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~60_combout\);

\Div1|auto_generated|divider|divider|StageOut[109]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[109]~42_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[109]~42_combout\);

\Div1|auto_generated|divider|divider|StageOut[107]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[107]~44_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[107]~44_combout\);

\Div1|auto_generated|divider|divider|StageOut[106]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[106]~45_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[106]~45_combout\);

\Mod2|auto_generated|divider|divider|StageOut[243]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[243]~28_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[243]~28_combout\);

\Div1|auto_generated|divider|divider|StageOut[96]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[96]~63_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[96]~63_combout\);

\Div1|auto_generated|divider|divider|StageOut[117]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[117]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[117]~26_combout\);

\Div1|auto_generated|divider|divider|StageOut[116]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[116]~27_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[116]~27_combout\);

\Div1|auto_generated|divider|divider|StageOut[115]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[115]~28_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[115]~28_combout\);

\Mod2|auto_generated|divider|divider|StageOut[225]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[225]~62_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[225]~62_combout\);

\Mod2|auto_generated|divider|divider|StageOut[242]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[242]~29_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[242]~29_combout\);

\Div1|auto_generated|divider|divider|StageOut[104]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[104]~47_combout\ = !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[104]~47_combout\);

\Mod1|auto_generated|divider|divider|StageOut[101]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~314_combout\);

\Mod1|auto_generated|divider|divider|StageOut[100]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\);

\Mod1|auto_generated|divider|divider|StageOut[99]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\);

\Mod1|auto_generated|divider|divider|StageOut[98]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\);

\Mod1|auto_generated|divider|divider|StageOut[119]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\);

\Mod1|auto_generated|divider|divider|StageOut[118]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\);

\Mod1|auto_generated|divider|divider|StageOut[117]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~282_combout\);

\Mod1|auto_generated|divider|divider|StageOut[115]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\);

\Mod1|auto_generated|divider|divider|StageOut[134]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\);

\Mod1|auto_generated|divider|divider|StageOut[133]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\);

\Mod1|auto_generated|divider|divider|StageOut[131]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\);

\Mod1|auto_generated|divider|divider|StageOut[153]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\);

\Mod1|auto_generated|divider|divider|StageOut[152]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\);

\Mod1|auto_generated|divider|divider|StageOut[149]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\);

\Mod1|auto_generated|divider|divider|StageOut[147]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\);

\Mod1|auto_generated|divider|divider|StageOut[169]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\);

\Mod1|auto_generated|divider|divider|StageOut[166]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[166]~185_combout\);

\Mod1|auto_generated|divider|divider|StageOut[163]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~188_combout\);

\Mod1|auto_generated|divider|divider|StageOut[162]~13144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\);

\Mod1|auto_generated|divider|divider|StageOut[187]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\);

\Mod1|auto_generated|divider|divider|StageOut[186]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\);

\Mod1|auto_generated|divider|divider|StageOut[185]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\);

\Mod1|auto_generated|divider|divider|StageOut[184]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\);

\Mod1|auto_generated|divider|divider|StageOut[182]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\);

\Mod1|auto_generated|divider|divider|StageOut[179]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\);

\Mod1|auto_generated|divider|divider|StageOut[178]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\);

\Mod1|auto_generated|divider|divider|StageOut[177]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\);

\Mod1|auto_generated|divider|divider|StageOut[203]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\);

\Mod1|auto_generated|divider|divider|StageOut[200]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[200]~119_combout\);

\Mod1|auto_generated|divider|divider|StageOut[199]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[199]~120_combout\);

\Mod1|auto_generated|divider|divider|StageOut[198]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\);

\Mod1|auto_generated|divider|divider|StageOut[196]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[196]~123_combout\);

\Mod1|auto_generated|divider|divider|StageOut[194]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\);

\Mod1|auto_generated|divider|divider|StageOut[221]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\);

\Mod1|auto_generated|divider|divider|StageOut[218]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\);

\Mod1|auto_generated|divider|divider|StageOut[217]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\);

\Mod1|auto_generated|divider|divider|StageOut[216]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\);

\Mod1|auto_generated|divider|divider|StageOut[213]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\);

\Mod1|auto_generated|divider|divider|StageOut[212]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\);

\Mod1|auto_generated|divider|divider|StageOut[210]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\);

\Mod1|auto_generated|divider|divider|StageOut[237]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\);

\Mod1|auto_generated|divider|divider|StageOut[235]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[235]~52_combout\);

\Mod1|auto_generated|divider|divider|StageOut[232]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[232]~55_combout\);

\Mod1|auto_generated|divider|divider|StageOut[230]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\);

\Mod1|auto_generated|divider|divider|StageOut[228]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\);

\Mod1|auto_generated|divider|divider|StageOut[226]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\);

\Mod1|auto_generated|divider|divider|StageOut[225]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\BIN[15]~input_o\ & \Add0~238_combout\ # !\BIN[15]~input_o\ & (\BIN[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~238_combout\,
	datac => \BIN[2]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\);

\Mod1|auto_generated|divider|divider|StageOut[254]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[254]~17_combout\);

\Mod1|auto_generated|divider|divider|StageOut[253]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[253]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[253]~18_combout\);

\Div0|auto_generated|divider|divider|StageOut[18]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~126_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~126_combout\);

\Div0|auto_generated|divider|divider|StageOut[17]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~127_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~127_combout\);

\Div0|auto_generated|divider|divider|StageOut[16]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~128_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~128_combout\);

\Div0|auto_generated|divider|divider|StageOut[21]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~118_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~118_combout\);

\Div0|auto_generated|divider|divider|StageOut[28]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~106_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~106_combout\);

\Div0|auto_generated|divider|divider|StageOut[27]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\);

\Div0|auto_generated|divider|divider|StageOut[26]~9059\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\);

\Div0|auto_generated|divider|divider|StageOut[33]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~96_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~96_combout\);

\Div0|auto_generated|divider|divider|StageOut[31]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~98_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~98_combout\);

\Div0|auto_generated|divider|divider|StageOut[38]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~86_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~86_combout\);

\Div0|auto_generated|divider|divider|StageOut[36]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~88_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~88_combout\);

\Div0|auto_generated|divider|divider|StageOut[43]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~76_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~76_combout\);

\Div0|auto_generated|divider|divider|StageOut[48]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~66_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~66_combout\);

\Div0|auto_generated|divider|divider|StageOut[47]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~67_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~67_combout\);

\Div0|auto_generated|divider|divider|StageOut[46]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~68_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~68_combout\);

\Div0|auto_generated|divider|divider|StageOut[51]~9064\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[45]~69_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\);

\Div0|auto_generated|divider|divider|StageOut[56]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~48_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~48_combout\);

\Div0|auto_generated|divider|divider|StageOut[63]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~36_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~36_combout\);

\Div0|auto_generated|divider|divider|StageOut[66]~9067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\);

\Mod1|auto_generated|divider|divider|StageOut[242]~13149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\);

\Div0|auto_generated|divider|divider|StageOut[73]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~16_combout\);

\Div0|auto_generated|divider|divider|StageOut[71]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[71]~18_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[71]~18_combout\);

\Mod0|auto_generated|divider|divider|StageOut[49]~414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\ = \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~414_combout\);

\Mod0|auto_generated|divider|divider|StageOut[68]~379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\);

\Mod0|auto_generated|divider|divider|StageOut[67]~380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~380_combout\);

\Mod0|auto_generated|divider|divider|StageOut[66]~381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\);

\Mod0|auto_generated|divider|divider|StageOut[65]~382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\);

\Mod0|auto_generated|divider|divider|StageOut[85]~346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\);

\Mod0|auto_generated|divider|divider|StageOut[84]~347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\);

\Mod0|auto_generated|divider|divider|StageOut[102]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\);

\Mod0|auto_generated|divider|divider|StageOut[101]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\);

\Mod0|auto_generated|divider|divider|StageOut[98]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\);

\Mod0|auto_generated|divider|divider|StageOut[119]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\);

\Mod0|auto_generated|divider|divider|StageOut[118]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\);

\Mod0|auto_generated|divider|divider|StageOut[115]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~284_combout\);

\Mod0|auto_generated|divider|divider|StageOut[114]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\);

\Mod0|auto_generated|divider|divider|StageOut[135]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\);

\Mod0|auto_generated|divider|divider|StageOut[134]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\);

\Mod0|auto_generated|divider|divider|StageOut[133]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\);

\Mod0|auto_generated|divider|divider|StageOut[132]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\);

\Mod0|auto_generated|divider|divider|StageOut[130]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\);

\Mod0|auto_generated|divider|divider|StageOut[153]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\);

\Mod0|auto_generated|divider|divider|StageOut[147]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~220_combout\);

\Mod0|auto_generated|divider|divider|StageOut[146]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\);

\Mod0|auto_generated|divider|divider|StageOut[170]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\);

\Mod0|auto_generated|divider|divider|StageOut[168]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~183_combout\);

\Mod0|auto_generated|divider|divider|StageOut[167]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\);

\Mod0|auto_generated|divider|divider|StageOut[165]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~186_combout\);

\Mod0|auto_generated|divider|divider|StageOut[164]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\);

\Mod0|auto_generated|divider|divider|StageOut[162]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~189_combout\);

\Mod0|auto_generated|divider|divider|StageOut[160]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~191_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~191_combout\);

\Mod0|auto_generated|divider|divider|StageOut[185]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\);

\Mod0|auto_generated|divider|divider|StageOut[184]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~151_combout\);

\Mod0|auto_generated|divider|divider|StageOut[183]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~152_combout\);

\Mod0|auto_generated|divider|divider|StageOut[182]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\);

\Mod0|auto_generated|divider|divider|StageOut[179]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\);

\Mod0|auto_generated|divider|divider|StageOut[177]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\);

\Mod0|auto_generated|divider|divider|StageOut[176]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[4]~input_o\,
	datab => \Add0~242_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\);

\Mod0|auto_generated|divider|divider|StageOut[204]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[204]~115_combout\);

\Mod0|auto_generated|divider|divider|StageOut[203]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\);

\Mod0|auto_generated|divider|divider|StageOut[200]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\);

\Mod0|auto_generated|divider|divider|StageOut[199]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\);

\Mod0|auto_generated|divider|divider|StageOut[195]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\);

\Mod0|auto_generated|divider|divider|StageOut[193]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\);

\Mod0|auto_generated|divider|divider|StageOut[192]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[192]~127_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\BIN[15]~input_o\ & \Add0~240_combout\ # !\BIN[15]~input_o\ & (\BIN[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~240_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \BIN[3]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[192]~127_combout\);

\Mod0|auto_generated|divider|divider|StageOut[221]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\);

\Mod0|auto_generated|divider|divider|StageOut[218]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\);

\Mod0|auto_generated|divider|divider|StageOut[214]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\);

\Mod0|auto_generated|divider|divider|StageOut[212]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[212]~91_combout\);

\Mod0|auto_generated|divider|divider|StageOut[211]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[211]~92_combout\);

\Mod0|auto_generated|divider|divider|StageOut[208]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[208]~79_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\BIN[15]~input_o\ & \Add0~238_combout\ # !\BIN[15]~input_o\ & (\BIN[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~238_combout\,
	datac => \BIN[2]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[208]~79_combout\);

\Mod0|auto_generated|divider|divider|StageOut[233]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[233]~54_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~48_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[233]~54_combout\);

\Mod0|auto_generated|divider|divider|StageOut[232]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[232]~55_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[232]~55_combout\);

\Mod0|auto_generated|divider|divider|StageOut[229]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[229]~58_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[229]~58_combout\);

\Mod0|auto_generated|divider|divider|StageOut[228]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[228]~59_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~38_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[228]~59_combout\);

\Mod0|auto_generated|divider|divider|StageOut[227]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[227]~60_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[227]~60_combout\);

\Div3|auto_generated|divider|divider|StageOut[208]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[208]~61_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \BIN[15]~input_o\ & \Add0~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~264_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[208]~61_combout\);

\Div3|auto_generated|divider|divider|StageOut[215]~1651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[215]~1651_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[199]~70_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[199]~70_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[215]~1651_combout\);

\Mod3|auto_generated|divider|divider|StageOut[220]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~262_combout\) # !\BIN[15]~input_o\ & \BIN[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[14]~input_o\,
	datac => \Add0~262_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\);

\Mod3|auto_generated|divider|divider|StageOut[218]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \Add0~258_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[12]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\);

\Mod3|auto_generated|divider|divider|StageOut[237]~3124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\);

\Mod3|auto_generated|divider|divider|StageOut[235]~3126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\);

\Div2|auto_generated|divider|divider|StageOut[102]~8143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~44_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\);

\Div2|auto_generated|divider|divider|StageOut[101]~8144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\);

\Div2|auto_generated|divider|divider|StageOut[118]~8146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\);

\Div2|auto_generated|divider|divider|StageOut[115]~8149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\);

\Div2|auto_generated|divider|divider|StageOut[130]~8154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[130]~8154_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[130]~8154_combout\);

\Div2|auto_generated|divider|divider|StageOut[123]~8163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\);

\Div2|auto_generated|divider|divider|StageOut[140]~8165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~32_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\);

\Div2|auto_generated|divider|divider|StageOut[139]~8166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~30_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\);

\Div2|auto_generated|divider|divider|StageOut[138]~8167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~28_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\);

\Div2|auto_generated|divider|divider|StageOut[137]~8168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~26_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\);

\Div2|auto_generated|divider|divider|StageOut[110]~8171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~36_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\);

\Div2|auto_generated|divider|divider|StageOut[134]~8173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~44_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\);

\Div2|auto_generated|divider|divider|StageOut[152]~8174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[152]~8174_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[152]~8174_combout\);

\Div2|auto_generated|divider|divider|StageOut[146]~8180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\);

\Div2|auto_generated|divider|divider|StageOut[145]~8183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\);

\Div2|auto_generated|divider|divider|StageOut[163]~8184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[163]~8184_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~34_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[163]~8184_combout\);

\Div2|auto_generated|divider|divider|StageOut[162]~8185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[162]~8185_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~32_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[162]~8185_combout\);

\Div2|auto_generated|divider|divider|StageOut[159]~8188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[159]~8188_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~26_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[159]~8188_combout\);

\Mod3|auto_generated|divider|divider|StageOut[243]~3145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\);

\Div2|auto_generated|divider|divider|StageOut[132]~8191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\);

\Div2|auto_generated|divider|divider|StageOut[156]~8193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[156]~8193_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[156]~8193_combout\);

\Mod2|auto_generated|divider|divider|StageOut[146]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \BIN[15]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \BIN[8]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\);

\Mod2|auto_generated|divider|divider|StageOut[162]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[7]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\);

\Mod2|auto_generated|divider|divider|StageOut[185]~8940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\);

\Mod2|auto_generated|divider|divider|StageOut[179]~8946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\);

\Mod2|auto_generated|divider|divider|StageOut[161]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~246_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\);

\Mod2|auto_generated|divider|divider|StageOut[204]~8948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\);

\Mod2|auto_generated|divider|divider|StageOut[196]~8956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\);

\Mod2|auto_generated|divider|divider|StageOut[195]~8957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~46_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\);

\Mod2|auto_generated|divider|divider|StageOut[212]~8968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\);

\Mod2|auto_generated|divider|divider|StageOut[255]~8984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~54_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\);

\Div1|auto_generated|divider|divider|StageOut[54]~11798\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~11798_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~11798_combout\);

\Div1|auto_generated|divider|divider|StageOut[70]~11811\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~11811_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~11811_combout\);

\Div1|auto_generated|divider|divider|StageOut[68]~11813\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\);

\Div1|auto_generated|divider|divider|StageOut[65]~11817\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\);

\Div1|auto_generated|divider|divider|StageOut[77]~11819\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\);

\Div1|auto_generated|divider|divider|StageOut[74]~11822\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\);

\Div1|auto_generated|divider|divider|StageOut[84]~11827\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\);

\Div1|auto_generated|divider|divider|StageOut[83]~11828\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\);

\Div1|auto_generated|divider|divider|StageOut[93]~11833\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\);

\Div1|auto_generated|divider|divider|StageOut[90]~11836\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~32_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\);

\Mod2|auto_generated|divider|divider|StageOut[245]~8994\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\);

\Div1|auto_generated|divider|divider|StageOut[89]~11838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\);

\Div1|auto_generated|divider|divider|StageOut[102]~11839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~11839_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~11839_combout\);

\Div1|auto_generated|divider|divider|StageOut[98]~11843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\);

\Div1|auto_generated|divider|divider|StageOut[97]~11845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\);

\Div1|auto_generated|divider|divider|StageOut[110]~11846\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[110]~11846_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[110]~11846_combout\);

\Div1|auto_generated|divider|divider|StageOut[105]~11852\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~34_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\);

\Div1|auto_generated|divider|divider|StageOut[118]~11853\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[118]~11853_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[118]~11853_combout\);

\Div1|auto_generated|divider|divider|StageOut[114]~11857\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[114]~11857_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[114]~11857_combout\);

\Div1|auto_generated|divider|divider|StageOut[113]~11859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[113]~11859_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[113]~11859_combout\);

\Mod1|auto_generated|divider|divider|StageOut[97]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~318_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~318_combout\);

\Mod1|auto_generated|divider|divider|StageOut[151]~13163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\);

\Mod1|auto_generated|divider|divider|StageOut[150]~13164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\);

\Mod1|auto_generated|divider|divider|StageOut[148]~13166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\);

\Mod1|auto_generated|divider|divider|StageOut[145]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \BIN[7]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\);

\Mod1|auto_generated|divider|divider|StageOut[170]~13168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~36_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\);

\Mod1|auto_generated|divider|divider|StageOut[167]~13171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\);

\Mod1|auto_generated|divider|divider|StageOut[180]~13183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\);

\Mod1|auto_generated|divider|divider|StageOut[197]~13192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[180]~13183_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\);

\Mod1|auto_generated|divider|divider|StageOut[214]~13202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\);

\Mod1|auto_generated|divider|divider|StageOut[229]~13215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\);

\Mod1|auto_generated|divider|divider|StageOut[227]~13217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\);

\Div0|auto_generated|divider|divider|StageOut[15]~9072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\);

\Div0|auto_generated|divider|divider|StageOut[23]~9073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~9073_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~9073_combout\);

\Div0|auto_generated|divider|divider|StageOut[20]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\);

\Div0|auto_generated|divider|divider|StageOut[30]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~99_combout\);

\Div0|auto_generated|divider|divider|StageOut[37]~9083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\);

\Mod1|auto_generated|divider|divider|StageOut[246]~13227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\);

\Div0|auto_generated|divider|divider|StageOut[45]~9090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\);

\Div0|auto_generated|divider|divider|StageOut[53]~9091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~9091_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~9091_combout\);

\Div0|auto_generated|divider|divider|StageOut[52]~9092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\);

\Div0|auto_generated|divider|divider|StageOut[58]~9094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~9094_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~9094_combout\);

\Div0|auto_generated|divider|divider|StageOut[57]~9095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\);

\Mod1|auto_generated|divider|divider|StageOut[244]~13229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\);

\Div0|auto_generated|divider|divider|StageOut[62]~9098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\);

\Mod1|auto_generated|divider|divider|StageOut[243]~13230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\);

\Div0|auto_generated|divider|divider|StageOut[60]~9099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\);

\Div0|auto_generated|divider|divider|StageOut[68]~9100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~9100_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~9100_combout\);

\Div0|auto_generated|divider|divider|StageOut[72]~9104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~9104_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~9067_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~9104_combout\);

\Mod1|auto_generated|divider|divider|StageOut[241]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\BIN[15]~input_o\ & \Add0~236_combout\ # !\BIN[15]~input_o\ & (\BIN[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Add0~236_combout\,
	datac => \BIN[1]~input_o\,
	datad => \BIN[15]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\);

\Div0|auto_generated|divider|divider|StageOut[70]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~19_combout\ = !\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~19_combout\);

\Mod0|auto_generated|divider|divider|StageOut[51]~396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\ = \BIN[15]~input_o\ & \Add0~264_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datac => \Add0~264_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\);

\Mod0|auto_generated|divider|divider|StageOut[50]~397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\ = \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\BIN[15]~input_o\ & (\Add0~262_combout\) # !\BIN[15]~input_o\ & \BIN[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[14]~input_o\,
	datac => \Add0~262_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\);

\Mod0|auto_generated|divider|divider|StageOut[48]~399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~399_combout\ = \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	datac => \Add0~258_combout\,
	datad => \BIN[12]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~399_combout\);

\Mod0|auto_generated|divider|divider|StageOut[64]~383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~383_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~256_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[11]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~383_combout\);

\Mod0|auto_generated|divider|divider|StageOut[83]~13868\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\);

\Mod0|auto_generated|divider|divider|StageOut[82]~13869\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\);

\Mod0|auto_generated|divider|divider|StageOut[80]~351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~351_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~351_combout\);

\Mod0|auto_generated|divider|divider|StageOut[100]~13872\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\);

\Mod0|auto_generated|divider|divider|StageOut[97]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\);

\Mod0|auto_generated|divider|divider|StageOut[96]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~319_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~252_combout\,
	datab => \BIN[15]~input_o\,
	datac => \BIN[9]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~319_combout\);

\Mod0|auto_generated|divider|divider|StageOut[117]~13877\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\);

\Mod0|auto_generated|divider|divider|StageOut[113]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~252_combout\,
	datab => \BIN[9]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\);

\Mod0|auto_generated|divider|divider|StageOut[112]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~287_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[8]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~287_combout\);

\Mod0|auto_generated|divider|divider|StageOut[128]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~255_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \BIN[7]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~255_combout\);

\Mod0|auto_generated|divider|divider|StageOut[151]~13890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\);

\Mod0|auto_generated|divider|divider|StageOut[149]~13892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\);

\Mod0|auto_generated|divider|divider|StageOut[144]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~223_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Add0~246_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~223_combout\);

\Mod0|auto_generated|divider|divider|StageOut[166]~13900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\);

\Mod0|auto_generated|divider|divider|StageOut[163]~13903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\);

\Mod0|auto_generated|divider|divider|StageOut[181]~13911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~30_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\);

\Mod0|auto_generated|divider|divider|StageOut[202]~13917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~42_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\);

\Mod0|auto_generated|divider|divider|StageOut[198]~13921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\);

\Mod0|auto_generated|divider|divider|StageOut[196]~13923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~30_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\);

\Mod0|auto_generated|divider|divider|StageOut[194]~13925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\);

\Mod0|auto_generated|divider|divider|StageOut[220]~13927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\);

\Mod0|auto_generated|divider|divider|StageOut[219]~13928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\);

\Mod0|auto_generated|divider|divider|StageOut[217]~13930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~42_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\);

\Mod0|auto_generated|divider|divider|StageOut[215]~13932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\);

\Mod0|auto_generated|divider|divider|StageOut[213]~13934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\);

\Mod0|auto_generated|divider|divider|StageOut[224]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[224]~63_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\BIN[15]~input_o\ & (\Add0~236_combout\) # !\BIN[15]~input_o\ & \BIN[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[1]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Add0~236_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[224]~63_combout\);

\Mod0|auto_generated|divider|divider|StageOut[238]~13938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[238]~13938_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~54_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[238]~13938_combout\);

\Mod0|auto_generated|divider|divider|StageOut[237]~13939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[237]~13939_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[237]~13939_combout\);

\Mod0|auto_generated|divider|divider|StageOut[236]~13940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[236]~13940_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[236]~13940_combout\);

\Mod0|auto_generated|divider|divider|StageOut[235]~13941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[235]~13941_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[235]~13941_combout\);

\Mod0|auto_generated|divider|divider|StageOut[234]~13942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[234]~13942_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[234]~13942_combout\);

\Mod0|auto_generated|divider|divider|StageOut[231]~13945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[231]~13945_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[231]~13945_combout\);

\Mod0|auto_generated|divider|divider|StageOut[230]~13946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[230]~13946_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[230]~13946_combout\);

\BCD4[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div3|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[15]~54_combout\,
	devoe => ww_devoe,
	o => \BCD4[0]~output_o\);

\BCD4[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div3|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[15]~54_combout\,
	devoe => ww_devoe,
	o => \BCD4[1]~output_o\);

\BCD4[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~50_combout\,
	devoe => ww_devoe,
	o => \BCD4[2]~output_o\);

\BCD4[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD4[3]~output_o\);

\BCD3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div2|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[11]~40_combout\,
	devoe => ww_devoe,
	o => \BCD3[0]~output_o\);

\BCD3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div2|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[11]~40_combout\,
	devoe => ww_devoe,
	o => \BCD3[1]~output_o\);

\BCD3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div2|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~40_combout\,
	devoe => ww_devoe,
	o => \BCD3[2]~output_o\);

\BCD3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div2|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[11]~40_combout\,
	devoe => ww_devoe,
	o => \BCD3[3]~output_o\);

\BCD2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[8]~30_combout\,
	devoe => ww_devoe,
	o => \BCD2[0]~output_o\);

\BCD2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[8]~30_combout\,
	devoe => ww_devoe,
	o => \BCD2[1]~output_o\);

\BCD2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~30_combout\,
	devoe => ww_devoe,
	o => \BCD2[2]~output_o\);

\BCD2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[8]~30_combout\,
	devoe => ww_devoe,
	o => \BCD2[3]~output_o\);

\BCD1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_15_result_int[5]~20_combout\,
	devoe => ww_devoe,
	o => \BCD1[0]~output_o\);

\BCD1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_14_result_int[5]~20_combout\,
	devoe => ww_devoe,
	o => \BCD1[1]~output_o\);

\BCD1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~20_combout\,
	devoe => ww_devoe,
	o => \BCD1[2]~output_o\);

\BCD1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_12_result_int[5]~20_combout\,
	devoe => ww_devoe,
	o => \BCD1[3]~output_o\);

\BCD0[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BIN[0]~input_o\,
	devoe => ww_devoe,
	o => \BCD0[0]~output_o\);

\BCD0[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mod0|auto_generated|divider|divider|StageOut[241]~13860_combout\,
	devoe => ww_devoe,
	o => \BCD0[1]~output_o\);

\BCD0[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mod0|auto_generated|divider|divider|StageOut[242]~13861_combout\,
	devoe => ww_devoe,
	o => \BCD0[2]~output_o\);

\BCD0[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mod0|auto_generated|divider|divider|StageOut[243]~13862_combout\,
	devoe => ww_devoe,
	o => \BCD0[3]~output_o\);

\NSIGN~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BIN[15]~input_o\,
	devoe => ww_devoe,
	o => \NSIGN~output_o\);

\BIN[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(14),
	o => \BIN[14]~input_o\);

\BIN[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(13),
	o => \BIN[13]~input_o\);

\BIN[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(12),
	o => \BIN[12]~input_o\);

\BIN[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(7),
	o => \BIN[7]~input_o\);

\BIN[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(5),
	o => \BIN[5]~input_o\);

\BIN[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(3),
	o => \BIN[3]~input_o\);

\BIN[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(2),
	o => \BIN[2]~input_o\);

\BIN[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(1),
	o => \BIN[1]~input_o\);

\BIN[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(0),
	o => \BIN[0]~input_o\);

\Add0~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~235_cout\ = CARRY(!\BIN[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BIN[0]~input_o\,
	datad => VCC,
	cout => \Add0~235_cout\);

\Add0~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~236_combout\ = \BIN[1]~input_o\ & (\Add0~235_cout\ # GND) # !\BIN[1]~input_o\ & !\Add0~235_cout\
-- \Add0~237\ = CARRY(\BIN[1]~input_o\ # !\Add0~235_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[1]~input_o\,
	datad => VCC,
	cin => \Add0~235_cout\,
	combout => \Add0~236_combout\,
	cout => \Add0~237\);

\Add0~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~238_combout\ = \BIN[2]~input_o\ & !\Add0~237\ & VCC # !\BIN[2]~input_o\ & (\Add0~237\ $ GND)
-- \Add0~239\ = CARRY(!\BIN[2]~input_o\ & !\Add0~237\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[2]~input_o\,
	datad => VCC,
	cin => \Add0~237\,
	combout => \Add0~238_combout\,
	cout => \Add0~239\);

\Add0~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~240_combout\ = \BIN[3]~input_o\ & (\Add0~239\ # GND) # !\BIN[3]~input_o\ & !\Add0~239\
-- \Add0~241\ = CARRY(\BIN[3]~input_o\ # !\Add0~239\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[3]~input_o\,
	datad => VCC,
	cin => \Add0~239\,
	combout => \Add0~240_combout\,
	cout => \Add0~241\);

\Add0~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~242_combout\ = \BIN[4]~input_o\ & !\Add0~241\ & VCC # !\BIN[4]~input_o\ & (\Add0~241\ $ GND)
-- \Add0~243\ = CARRY(!\BIN[4]~input_o\ & !\Add0~241\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[4]~input_o\,
	datad => VCC,
	cin => \Add0~241\,
	combout => \Add0~242_combout\,
	cout => \Add0~243\);

\Add0~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~244_combout\ = \BIN[5]~input_o\ & (\Add0~243\ # GND) # !\BIN[5]~input_o\ & !\Add0~243\
-- \Add0~245\ = CARRY(\BIN[5]~input_o\ # !\Add0~243\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[5]~input_o\,
	datad => VCC,
	cin => \Add0~243\,
	combout => \Add0~244_combout\,
	cout => \Add0~245\);

\Add0~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~246_combout\ = \BIN[6]~input_o\ & !\Add0~245\ & VCC # !\BIN[6]~input_o\ & (\Add0~245\ $ GND)
-- \Add0~247\ = CARRY(!\BIN[6]~input_o\ & !\Add0~245\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[6]~input_o\,
	datad => VCC,
	cin => \Add0~245\,
	combout => \Add0~246_combout\,
	cout => \Add0~247\);

\Add0~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~248_combout\ = \BIN[7]~input_o\ & (\Add0~247\ # GND) # !\BIN[7]~input_o\ & !\Add0~247\
-- \Add0~249\ = CARRY(\BIN[7]~input_o\ # !\Add0~247\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[7]~input_o\,
	datad => VCC,
	cin => \Add0~247\,
	combout => \Add0~248_combout\,
	cout => \Add0~249\);

\Add0~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~250_combout\ = \BIN[8]~input_o\ & !\Add0~249\ & VCC # !\BIN[8]~input_o\ & (\Add0~249\ $ GND)
-- \Add0~251\ = CARRY(!\BIN[8]~input_o\ & !\Add0~249\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[8]~input_o\,
	datad => VCC,
	cin => \Add0~249\,
	combout => \Add0~250_combout\,
	cout => \Add0~251\);

\Add0~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~252_combout\ = \BIN[9]~input_o\ & (\Add0~251\ # GND) # !\BIN[9]~input_o\ & !\Add0~251\
-- \Add0~253\ = CARRY(\BIN[9]~input_o\ # !\Add0~251\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[9]~input_o\,
	datad => VCC,
	cin => \Add0~251\,
	combout => \Add0~252_combout\,
	cout => \Add0~253\);

\Add0~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~254_combout\ = \BIN[10]~input_o\ & !\Add0~253\ & VCC # !\BIN[10]~input_o\ & (\Add0~253\ $ GND)
-- \Add0~255\ = CARRY(!\BIN[10]~input_o\ & !\Add0~253\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[10]~input_o\,
	datad => VCC,
	cin => \Add0~253\,
	combout => \Add0~254_combout\,
	cout => \Add0~255\);

\Add0~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~256_combout\ = \BIN[11]~input_o\ & (\Add0~255\ # GND) # !\BIN[11]~input_o\ & !\Add0~255\
-- \Add0~257\ = CARRY(\BIN[11]~input_o\ # !\Add0~255\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[11]~input_o\,
	datad => VCC,
	cin => \Add0~255\,
	combout => \Add0~256_combout\,
	cout => \Add0~257\);

\Add0~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~258_combout\ = \BIN[12]~input_o\ & !\Add0~257\ & VCC # !\BIN[12]~input_o\ & (\Add0~257\ $ GND)
-- \Add0~259\ = CARRY(!\BIN[12]~input_o\ & !\Add0~257\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[12]~input_o\,
	datad => VCC,
	cin => \Add0~257\,
	combout => \Add0~258_combout\,
	cout => \Add0~259\);

\Add0~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~260_combout\ = \BIN[13]~input_o\ & (\Add0~259\ # GND) # !\BIN[13]~input_o\ & !\Add0~259\
-- \Add0~261\ = CARRY(\BIN[13]~input_o\ # !\Add0~259\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BIN[13]~input_o\,
	datad => VCC,
	cin => \Add0~259\,
	combout => \Add0~260_combout\,
	cout => \Add0~261\);

\Add0~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~262_combout\ = \BIN[14]~input_o\ & !\Add0~261\ & VCC # !\BIN[14]~input_o\ & (\Add0~261\ $ GND)
-- \Add0~263\ = CARRY(!\BIN[14]~input_o\ & !\Add0~261\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[14]~input_o\,
	datad => VCC,
	cin => \Add0~261\,
	combout => \Add0~262_combout\,
	cout => \Add0~263\);

\BIN[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(15),
	o => \BIN[15]~input_o\);

\Add0~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~267_combout\ = \BIN[15]~input_o\ & (\Add0~262_combout\) # !\BIN[15]~input_o\ & \BIN[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BIN[14]~input_o\,
	datac => \Add0~262_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Add0~267_combout\);

\BIN[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(11),
	o => \BIN[11]~input_o\);

\Add0~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~270_combout\ = \BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~256_combout\,
	datad => \BIN[11]~input_o\,
	combout => \Add0~270_combout\);

\BIN[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(10),
	o => \BIN[10]~input_o\);

\Add0~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~271_combout\ = \BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Add0~271_combout\);

\BIN[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(9),
	o => \BIN[9]~input_o\);

\Add0~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~272_combout\ = \BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datac => \Add0~252_combout\,
	datad => \BIN[9]~input_o\,
	combout => \Add0~272_combout\);

\BIN[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(6),
	o => \BIN[6]~input_o\);

\Add0~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~275_combout\ = \BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~246_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Add0~275_combout\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\ = \Add0~274_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\ & VCC # !\Add0~274_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\ = CARRY(!\Add0~274_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~274_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ = \Add0~272_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ & VCC # !\Add0~272_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ = CARRY(!\Add0~272_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~272_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\ = \Add0~269_combout\ & (\Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ $ GND) # !\Add0~269_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ & VCC
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\ = CARRY(\Add0~269_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~269_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ = \Add0~268_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\ & VCC # !\Add0~268_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\ = CARRY(!\Add0~268_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~268_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ = \Add0~266_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ # !\Add0~266_combout\ & 
-- (\Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ # GND)
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ # !\Add0~266_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~266_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\);

\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\);

\Div3|auto_generated|divider|divider|StageOut[207]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[207]~62_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~262_combout\) # !\BIN[15]~input_o\ & \BIN[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \BIN[14]~input_o\,
	datac => \Add0~262_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[207]~62_combout\);

\Div3|auto_generated|divider|divider|StageOut[208]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[208]~76_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[208]~76_combout\);

\Div3|auto_generated|divider|divider|StageOut[206]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~260_combout\) # !\BIN[15]~input_o\ & \BIN[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \BIN[13]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~260_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\);

\Div3|auto_generated|divider|divider|StageOut[205]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[205]~64_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~258_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \BIN[12]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[205]~64_combout\);

\Div3|auto_generated|divider|divider|StageOut[204]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~256_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \BIN[11]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\);

\Div3|auto_generated|divider|divider|StageOut[203]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[203]~81_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[203]~81_combout\);

\Div3|auto_generated|divider|divider|StageOut[202]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[202]~82_combout\);

\BIN[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(8),
	o => \BIN[8]~input_o\);

\Div3|auto_generated|divider|divider|StageOut[201]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[201]~68_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[8]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[201]~68_combout\);

\Div3|auto_generated|divider|divider|StageOut[200]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~248_combout\) # !\BIN[15]~input_o\ & \BIN[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[7]~input_o\,
	datac => \Add0~248_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\);

\Div3|auto_generated|divider|divider|StageOut[199]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[199]~70_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~246_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[199]~70_combout\);

\Div3|auto_generated|divider|divider|StageOut[198]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[198]~86_combout\ = !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \BIN[5]~input_o\,
	datac => \Add0~244_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[198]~86_combout\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ & (\Div3|auto_generated|divider|divider|StageOut[199]~85_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[199]~70_combout\) # !\Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ & !\Div3|auto_generated|divider|divider|StageOut[199]~85_combout\ & 
-- !\Div3|auto_generated|divider|divider|StageOut[199]~70_combout\
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[199]~85_combout\ & !\Div3|auto_generated|divider|divider|StageOut[199]~70_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[199]~85_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[199]~70_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~53_cout\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[208]~61_combout\ # \Div3|auto_generated|divider|divider|StageOut[208]~76_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[208]~61_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[208]~76_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\,
	cout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~53_cout\);

\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ = !\Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~53_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~53_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\);

\Div3|auto_generated|divider|divider|StageOut[223]~1643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[223]~1643_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[207]~62_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[207]~62_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[223]~1643_combout\);

\Div3|auto_generated|divider|divider|StageOut[222]~1644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[222]~1644_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[206]~63_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[206]~63_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[222]~1644_combout\);

\Div3|auto_generated|divider|divider|StageOut[221]~1645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[221]~1645_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[205]~64_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[205]~64_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[221]~1645_combout\);

\Div3|auto_generated|divider|divider|StageOut[220]~1646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[220]~1646_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[204]~65_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[204]~65_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[220]~1646_combout\);

\Div3|auto_generated|divider|divider|StageOut[203]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[203]~66_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[203]~66_combout\);

\Div3|auto_generated|divider|divider|StageOut[219]~1647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[219]~1647_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[203]~66_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[203]~66_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[219]~1647_combout\);

\Div3|auto_generated|divider|divider|StageOut[202]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[202]~67_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Add0~252_combout\,
	datad => \BIN[9]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[202]~67_combout\);

\Div3|auto_generated|divider|divider|StageOut[218]~1648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[218]~1648_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[202]~67_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[202]~67_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[218]~1648_combout\);

\Div3|auto_generated|divider|divider|StageOut[217]~1649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[217]~1649_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[201]~68_combout\ # 
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ & !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[201]~68_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[217]~1649_combout\);

\Div3|auto_generated|divider|divider|StageOut[216]~1650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[216]~1650_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Div3|auto_generated|divider|divider|StageOut[200]~69_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[200]~69_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[216]~1650_combout\);

\Div3|auto_generated|divider|divider|StageOut[215]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[215]~54_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\ & !\Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[215]~54_combout\);

\Div3|auto_generated|divider|divider|StageOut[214]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[214]~40_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[214]~40_combout\);

\BIN[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BIN(4),
	o => \BIN[4]~input_o\);

\Div3|auto_generated|divider|divider|StageOut[213]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[213]~41_combout\ = \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[213]~41_combout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~33_cout\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[213]~56_combout\ # \Div3|auto_generated|divider|divider|StageOut[213]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[213]~56_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[213]~41_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~33_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~35_cout\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[214]~55_combout\ & !\Div3|auto_generated|divider|divider|StageOut[214]~40_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~33_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[214]~55_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[214]~40_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~33_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~35_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~37_cout\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[215]~1651_combout\ # \Div3|auto_generated|divider|divider|StageOut[215]~54_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~35_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[215]~1651_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[215]~54_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~35_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~37_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~39_cout\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[216]~53_combout\ & !\Div3|auto_generated|divider|divider|StageOut[216]~1650_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~37_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[216]~53_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[216]~1650_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~37_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~39_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~41_cout\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~39_cout\ & (\Div3|auto_generated|divider|divider|StageOut[217]~52_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[217]~1649_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[217]~52_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[217]~1649_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~39_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~41_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~43_cout\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[218]~51_combout\ & !\Div3|auto_generated|divider|divider|StageOut[218]~1648_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~41_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[218]~51_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[218]~1648_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~41_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~43_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~45_cout\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~43_cout\ & (\Div3|auto_generated|divider|divider|StageOut[219]~50_combout\ # 
-- \Div3|auto_generated|divider|divider|StageOut[219]~1647_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[219]~50_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[219]~1647_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~43_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~45_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~47_cout\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[220]~49_combout\ & !\Div3|auto_generated|divider|divider|StageOut[220]~1646_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~45_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[220]~49_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[220]~1646_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~45_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~47_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~49_cout\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[221]~48_combout\ # \Div3|auto_generated|divider|divider|StageOut[221]~1645_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~47_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[221]~48_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[221]~1645_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~47_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~49_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~51_cout\ = CARRY(!\Div3|auto_generated|divider|divider|StageOut[222]~47_combout\ & !\Div3|auto_generated|divider|divider|StageOut[222]~1644_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~49_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[222]~47_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[222]~1644_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~49_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~51_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~53_cout\ = CARRY(\Div3|auto_generated|divider|divider|StageOut[223]~46_combout\ # \Div3|auto_generated|divider|divider|StageOut[223]~1643_combout\ # 
-- !\Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~51_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[223]~46_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[223]~1643_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~51_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~53_cout\);

\Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~54_combout\ = !\Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~53_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~53_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~54_combout\);

\Add0~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~264_combout\ = \BIN[15]~input_o\ $ !\Add0~263\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	cin => \Add0~263\,
	combout => \Add0~264_combout\);

\Add0~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~266_combout\ = \BIN[15]~input_o\ & \Add0~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BIN[15]~input_o\,
	datad => \Add0~264_combout\,
	combout => \Add0~266_combout\);

\Add0~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~268_combout\ = \BIN[15]~input_o\ & (\Add0~260_combout\) # !\BIN[15]~input_o\ & \BIN[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[13]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~260_combout\,
	combout => \Add0~268_combout\);

\Add0~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~273_combout\ = \BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[8]~input_o\,
	combout => \Add0~273_combout\);

\Add0~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~274_combout\ = \BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \BIN[7]~input_o\,
	datac => \BIN[15]~input_o\,
	combout => \Add0~274_combout\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\ = \Add0~275_combout\ $ VCC
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\ = CARRY(\Add0~275_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~275_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\ = \Add0~274_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\ & VCC # !\Add0~274_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\ = CARRY(!\Add0~274_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~274_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~31\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~33\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ = \Add0~271_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ $ GND) # !\Add0~271_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\ & VCC
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ = CARRY(\Add0~271_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~271_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~37\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ = \Add0~270_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ # !\Add0~270_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ 
-- # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\ # !\Add0~270_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~270_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~39\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\ = \Add0~269_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ $ GND) # !\Add0~269_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\ & VCC
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\ = CARRY(\Add0~269_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~269_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~41\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ = \Add0~268_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\ & VCC # !\Add0~268_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\ = CARRY(!\Add0~268_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~268_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~43\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ = \Add0~267_combout\ & (GND # !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\) # !\Add0~267_combout\ & 
-- (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\ $ GND)
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\ = CARRY(\Add0~267_combout\ # !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~267_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~45\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~47\);

\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~49\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\);

\Mod3|auto_generated|divider|divider|StageOut[221]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\);

\Mod3|auto_generated|divider|divider|StageOut[220]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~46_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\);

\Mod3|auto_generated|divider|divider|StageOut[219]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\);

\Mod3|auto_generated|divider|divider|StageOut[218]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~42_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\);

\Mod3|auto_generated|divider|divider|StageOut[217]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\);

\Mod3|auto_generated|divider|divider|StageOut[216]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\);

\Mod3|auto_generated|divider|divider|StageOut[215]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Add0~252_combout\,
	datad => \BIN[9]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\);

\Mod3|auto_generated|divider|divider|StageOut[214]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \BIN[15]~input_o\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \BIN[8]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\);

\Mod3|auto_generated|divider|divider|StageOut[213]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[7]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\);

\Mod3|auto_generated|divider|divider|StageOut[212]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\);

\Mod3|auto_generated|divider|divider|StageOut[211]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[211]~92_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[5]~input_o\,
	datac => \Add0~244_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[211]~92_combout\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ & (\Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\ & !\Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[212]~91_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~33\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ & ((\Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\)) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\ & (\Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\ # \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[213]~90_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~35\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ & (\Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\ & !\Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[214]~89_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~37\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ & (\Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ & ((\Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\))
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\ & (\Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[215]~88_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~39\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\ = \Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\) # 
-- !\Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ # 
-- !\Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\ # GND))
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[216]~87_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~41\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ & (\Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ & ((\Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\))
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\ & (\Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[217]~86_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~43\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ & (\Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\ & !\Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[218]~69_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[218]~85_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~45\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ & ((\Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\)) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\ & (\Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\ # \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[219]~84_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~47\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\ = \Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\) # 
-- !\Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ # 
-- !\Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\ # GND))
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[220]~67_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[220]~83_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~49\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\ & ((\Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\)) # !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\ & (\Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~53\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\ # \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[221]~82_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~51\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~53\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~53\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\);

\Mod3|auto_generated|divider|divider|StageOut[237]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\);

\Mod3|auto_generated|divider|divider|StageOut[236]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\);

\Mod3|auto_generated|divider|divider|StageOut[235]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\);

\Mod3|auto_generated|divider|divider|StageOut[234]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\);

\Mod3|auto_generated|divider|divider|StageOut[233]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\);

\Mod3|auto_generated|divider|divider|StageOut[232]~3129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[215]~72_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\);

\Mod3|auto_generated|divider|divider|StageOut[231]~3130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[214]~73_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\);

\Mod3|auto_generated|divider|divider|StageOut[230]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[230]~57_combout\);

\Mod3|auto_generated|divider|divider|StageOut[229]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\);

\Mod3|auto_generated|divider|divider|StageOut[228]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[5]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\);

\Mod3|auto_generated|divider|divider|StageOut[210]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[210]~93_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[210]~93_combout\);

\Mod3|auto_generated|divider|divider|StageOut[210]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[210]~77_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[210]~77_combout\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\ = \Mod3|auto_generated|divider|divider|StageOut[210]~93_combout\ # \Mod3|auto_generated|divider|divider|StageOut[210]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[210]~93_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[210]~77_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\);

\Mod3|auto_generated|divider|divider|StageOut[227]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[227]~60_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[227]~60_combout\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\ # \Mod3|auto_generated|divider|divider|StageOut[227]~60_combout\)
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\ # \Mod3|auto_generated|divider|divider|StageOut[227]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[227]~60_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~35\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\ & ((\Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\)) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\ & (\Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\ # \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[229]~58_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~37\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~39\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\ & (\Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\ & ((\Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\))
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\ & (\Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[231]~56_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~41\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~43\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\ & (\Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\ & ((\Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\))
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\ & (\Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[233]~54_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[9]~45\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\ & (\Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\ & !\Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[234]~53_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~47\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\ & ((\Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\)) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\ & (\Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\ # \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[235]~52_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~49\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\ = \Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\) # 
-- !\Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\ # 
-- !\Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\ # GND))
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[236]~51_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~51\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\ & ((\Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\)) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\ & (\Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\ # GND)
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\ # \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[237]~50_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~53\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\);

\Mod3|auto_generated|divider|divider|StageOut[238]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\ & (\Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\) # !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\ & !\Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\ & 
-- !\Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~57\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[238]~49_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~55\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~57\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~57\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\);

\Mod3|auto_generated|divider|divider|StageOut[221]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\ = \BIN[15]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Add0~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Add0~264_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\);

\Mod3|auto_generated|divider|divider|StageOut[238]~3123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~48_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[221]~66_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\);

\Mod3|auto_generated|divider|divider|StageOut[255]~3133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[14]~52_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[238]~3123_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\);

\Mod3|auto_generated|divider|divider|StageOut[254]~3134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[237]~3124_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[13]~50_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\);

\Mod3|auto_generated|divider|divider|StageOut[219]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~260_combout\) # !\BIN[15]~input_o\ & \BIN[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[13]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~260_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\);

\Mod3|auto_generated|divider|divider|StageOut[236]~3125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~44_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[219]~68_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\);

\Mod3|auto_generated|divider|divider|StageOut[253]~3135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[12]~48_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[236]~3125_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\);

\Mod3|auto_generated|divider|divider|StageOut[252]~3136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[235]~3126_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~46_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\);

\Mod3|auto_generated|divider|divider|StageOut[217]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~256_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \BIN[11]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\);

\Mod3|auto_generated|divider|divider|StageOut[234]~3127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~40_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[217]~70_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\);

\Mod3|auto_generated|divider|divider|StageOut[251]~3137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[234]~3127_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~44_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\);

\Mod3|auto_generated|divider|divider|StageOut[216]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\);

\Mod3|auto_generated|divider|divider|StageOut[233]~3128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~38_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[216]~71_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\);

\Mod3|auto_generated|divider|divider|StageOut[250]~3138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~42_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[233]~3128_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\);

\Mod3|auto_generated|divider|divider|StageOut[249]~3139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~40_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[232]~3129_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[249]~22_combout\ # \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\)
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ = CARRY(\Mod3|auto_generated|divider|divider|StageOut[249]~22_combout\ # \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[249]~22_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[249]~3139_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ & (\Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\) # !\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ & ((\Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ & (\Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\ # 
-- \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[251]~20_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\ = \Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\) # 
-- !\Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ # 
-- !\Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\ & (\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\ = CARRY(!\Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[254]~17_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~33\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\);

\Div2|auto_generated|divider|divider|StageOut[107]~8138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[14]~54_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[254]~3134_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\);

\Div2|auto_generated|divider|divider|StageOut[108]~8137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[108]~8137_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[15]~56_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[255]~3133_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[108]~8137_combout\);

\Div2|auto_generated|divider|divider|StageOut[106]~8139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[13]~52_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[253]~3135_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\);

\Div2|auto_generated|divider|divider|StageOut[105]~8140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[252]~3136_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[12]~50_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\);

\Div2|auto_generated|divider|divider|StageOut[104]~8141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[251]~3137_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[11]~48_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\);

\Div2|auto_generated|divider|divider|StageOut[103]~8142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[250]~3138_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[10]~46_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\);

\Div2|auto_generated|divider|divider|StageOut[102]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[102]~150_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[102]~150_combout\);

\Mod3|auto_generated|divider|divider|StageOut[248]~3140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~38_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[231]~3130_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\);

\Mod3|auto_generated|divider|divider|StageOut[248]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[248]~23_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[8]~42_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[248]~23_combout\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\ = \Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\ # \Mod3|auto_generated|divider|divider|StageOut[248]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[248]~3140_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[248]~23_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\);

\Div2|auto_generated|divider|divider|StageOut[101]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[101]~151_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[101]~151_combout\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ & (\Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[102]~150_combout\) # !\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ & !\Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\ & 
-- !\Div2|auto_generated|divider|divider|StageOut[102]~150_combout\
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\ & !\Div2|auto_generated|divider|divider|StageOut[102]~150_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[102]~150_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[103]~149_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\) # !\Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ & ((\Div2|auto_generated|divider|divider|StageOut[103]~149_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[103]~149_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[103]~149_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[103]~8142_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ = \Div2|auto_generated|divider|divider|StageOut[104]~148_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[104]~148_combout\ & (\Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\ & (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[104]~148_combout\ & !\Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[104]~148_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[105]~147_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\) # !\Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ & ((\Div2|auto_generated|divider|divider|StageOut[105]~147_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[105]~147_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[105]~147_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ = \Div2|auto_generated|divider|divider|StageOut[106]~146_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[106]~146_combout\ & (\Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\ & (\Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[106]~146_combout\ & !\Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[106]~146_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[106]~8139_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~39_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[108]~144_combout\ & !\Div2|auto_generated|divider|divider|StageOut[108]~8137_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[108]~144_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[108]~8137_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~39_cout\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~39_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~39_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\);

\Div2|auto_generated|divider|divider|StageOut[119]~8145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[119]~8145_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[107]~8138_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[119]~8145_combout\);

\Div2|auto_generated|divider|divider|StageOut[118]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~34_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\);

\Div2|auto_generated|divider|divider|StageOut[117]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[117]~124_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[117]~124_combout\);

\Div2|auto_generated|divider|divider|StageOut[116]~8148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[104]~8141_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\);

\Div2|auto_generated|divider|divider|StageOut[115]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[115]~126_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[115]~126_combout\);

\Div2|auto_generated|divider|divider|StageOut[114]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[114]~127_combout\);

\Div2|auto_generated|divider|divider|StageOut[113]~8151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[101]~8144_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~38_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\);

\Div2|auto_generated|divider|divider|StageOut[112]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[112]~129_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[112]~129_combout\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\ = (\Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\ # \Div2|auto_generated|divider|divider|StageOut[112]~129_combout\)
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\ = CARRY(\Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\ # \Div2|auto_generated|divider|divider|StageOut[112]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[112]~129_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~25\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\ = \Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\ & (\Div2|auto_generated|divider|divider|StageOut[117]~124_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[117]~124_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\ & !\Div2|auto_generated|divider|divider|StageOut[117]~124_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[117]~124_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~33\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~36_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\) # !\Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\ & ((\Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~37\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[118]~8146_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[118]~123_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~35\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~36_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~37\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~39_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[119]~122_combout\ & !\Div2|auto_generated|divider|divider|StageOut[119]~8145_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[119]~122_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[119]~8145_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~37\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~39_cout\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~39_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~39_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\);

\Div2|auto_generated|divider|divider|StageOut[128]~8156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[116]~8148_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\);

\Div2|auto_generated|divider|divider|StageOut[127]~8157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[115]~8149_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\);

\Div2|auto_generated|divider|divider|StageOut[114]~8150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[102]~8143_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\);

\Div2|auto_generated|divider|divider|StageOut[126]~8158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[114]~8150_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\);

\Div2|auto_generated|divider|divider|StageOut[125]~8159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[113]~8151_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\);

\Mod3|auto_generated|divider|divider|StageOut[230]~3131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~32_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[213]~74_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\);

\Mod3|auto_generated|divider|divider|StageOut[247]~3141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~36_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[230]~3131_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\ = \Mod3|auto_generated|divider|divider|StageOut[247]~24_combout\ # \Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[247]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\);

\Div2|auto_generated|divider|divider|StageOut[100]~8152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[7]~40_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[247]~3141_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\);

\Div2|auto_generated|divider|divider|StageOut[112]~8153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[100]~8152_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\);

\Div2|auto_generated|divider|divider|StageOut[124]~8160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[112]~8153_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\);

\Div2|auto_generated|divider|divider|StageOut[123]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[123]~107_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[123]~107_combout\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ = (\Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\ # \Div2|auto_generated|divider|divider|StageOut[123]~107_combout\)
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\ = CARRY(\Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\ # \Div2|auto_generated|divider|divider|StageOut[123]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[123]~107_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\ & (\Div2|auto_generated|divider|divider|StageOut[124]~106_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\) # !\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\ & !\Div2|auto_generated|divider|divider|StageOut[124]~106_combout\ & 
-- !\Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[124]~106_combout\ & !\Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[124]~106_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~25\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[125]~105_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\) # !\Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\ & ((\Div2|auto_generated|divider|divider|StageOut[125]~105_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[125]~105_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[125]~105_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[125]~8159_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~27\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\ = \Div2|auto_generated|divider|divider|StageOut[126]~104_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[126]~104_combout\ & (\Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\ & (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[126]~104_combout\ & !\Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[126]~104_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[126]~8158_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~29\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[127]~103_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\) # !\Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\ & ((\Div2|auto_generated|divider|divider|StageOut[127]~103_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\ & (\Div2|auto_generated|divider|divider|StageOut[127]~103_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[127]~103_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[127]~8157_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~31\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\ = \Div2|auto_generated|divider|divider|StageOut[128]~102_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[128]~102_combout\ & (\Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\ & (\Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[128]~102_combout\ & !\Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[128]~102_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[128]~8156_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~33\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~35\);

\Div2|auto_generated|divider|divider|StageOut[130]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[130]~100_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~36_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[130]~100_combout\);

\Div2|auto_generated|divider|divider|StageOut[129]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[129]~101_combout\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~39_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[130]~8154_combout\ & !\Div2|auto_generated|divider|divider|StageOut[130]~100_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[130]~8154_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[130]~100_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~37\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~39_cout\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~39_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~39_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\);

\Div2|auto_generated|divider|divider|StageOut[140]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~34_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\);

\Div2|auto_generated|divider|divider|StageOut[139]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[139]~80_combout\ = !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[139]~80_combout\);

\Div2|auto_generated|divider|divider|StageOut[138]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[138]~81_combout\);

\Div2|auto_generated|divider|divider|StageOut[137]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[137]~82_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[137]~82_combout\);

\Div2|auto_generated|divider|divider|StageOut[136]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\);

\Mod3|auto_generated|divider|divider|StageOut[246]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[246]~25_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[246]~25_combout\);

\Mod3|auto_generated|divider|divider|StageOut[212]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datab => \Add0~246_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[6]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\);

\Mod3|auto_generated|divider|divider|StageOut[229]~3132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[212]~75_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~30_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\);

\Mod3|auto_generated|divider|divider|StageOut[246]~3142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~34_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[229]~3132_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\);

\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\ = \Mod3|auto_generated|divider|divider|StageOut[246]~25_combout\ # \Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[246]~25_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\);

\Div2|auto_generated|divider|divider|StageOut[111]~8162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\);

\Div2|auto_generated|divider|divider|StageOut[99]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[99]~153_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[99]~153_combout\);

\Div2|auto_generated|divider|divider|StageOut[99]~8161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[6]~38_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[246]~3142_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\ = \Div2|auto_generated|divider|divider|StageOut[99]~153_combout\ # \Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|StageOut[99]~153_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[99]~8161_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\);

\Div2|auto_generated|divider|divider|StageOut[111]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[111]~130_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[111]~130_combout\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\ = \Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\ # \Div2|auto_generated|divider|divider|StageOut[111]~130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|StageOut[111]~8162_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[111]~130_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\);

\Div2|auto_generated|divider|divider|StageOut[135]~8170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[123]~8163_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~42_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\);

\Mod3|auto_generated|divider|divider|StageOut[245]~3143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[228]~43_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\);

\Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\ = \Mod3|auto_generated|divider|divider|StageOut[245]~26_combout\ # \Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[245]~26_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[245]~3143_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\);

\Div2|auto_generated|divider|divider|StageOut[122]~8172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[110]~8171_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~46_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\ = \Div2|auto_generated|divider|divider|StageOut[122]~108_combout\ # \Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[122]~108_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[122]~8172_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\);

\Div2|auto_generated|divider|divider|StageOut[134]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[134]~85_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~42_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[134]~85_combout\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\ = (\Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\ # \Div2|auto_generated|divider|divider|StageOut[134]~85_combout\)
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\ = CARRY(\Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\ # \Div2|auto_generated|divider|divider|StageOut[134]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[134]~8173_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[134]~85_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~25\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\) # !\Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\ & ((\Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[136]~83_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~27\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\ = \Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\ & (\Div2|auto_generated|divider|divider|StageOut[137]~82_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[137]~82_combout\ & (\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\ & !\Div2|auto_generated|divider|divider|StageOut[137]~82_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[137]~82_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~29\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~31\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~36_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\) # !\Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\ & ((\Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~37\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\ & (\Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[140]~8165_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[140]~79_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~35\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~36_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~37\);

\Div2|auto_generated|divider|divider|StageOut[117]~8147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[105]~8140_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\);

\Div2|auto_generated|divider|divider|StageOut[129]~8155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[117]~8147_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\);

\Div2|auto_generated|divider|divider|StageOut[141]~8164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[141]~8164_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[129]~8155_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~34_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[141]~8164_combout\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~39_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[141]~78_combout\ & !\Div2|auto_generated|divider|divider|StageOut[141]~8164_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[141]~78_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[141]~8164_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~37\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~39_cout\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~39_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~39_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\);

\Div2|auto_generated|divider|divider|StageOut[152]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[152]~56_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~36_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~36_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[152]~56_combout\);

\Div2|auto_generated|divider|divider|StageOut[151]~8175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[139]~8166_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~32_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[151]~8175_combout\);

\Div2|auto_generated|divider|divider|StageOut[150]~8176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[138]~8167_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~30_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\);

\Div2|auto_generated|divider|divider|StageOut[149]~8177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[137]~8168_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~28_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\);

\Div2|auto_generated|divider|divider|StageOut[136]~8169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[124]~8160_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\);

\Div2|auto_generated|divider|divider|StageOut[148]~8178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[136]~8169_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~26_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\);

\Div2|auto_generated|divider|divider|StageOut[147]~8179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[135]~8170_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\);

\Div2|auto_generated|divider|divider|StageOut[146]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[146]~62_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[146]~62_combout\);

\Div2|auto_generated|divider|divider|StageOut[133]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[133]~86_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~44_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[133]~86_combout\);

\Mod3|auto_generated|divider|divider|StageOut[244]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[244]~27_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[244]~27_combout\);

\Mod3|auto_generated|divider|divider|StageOut[227]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[4]~input_o\,
	datab => \Add0~242_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\);

\Mod3|auto_generated|divider|divider|StageOut[244]~3144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\ # 
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~56_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[227]~44_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\);

\Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\ = \Mod3|auto_generated|divider|divider|StageOut[244]~27_combout\ # \Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[244]~27_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\);

\Div2|auto_generated|divider|divider|StageOut[121]~8181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\ # 
-- !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\ & \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~34_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[244]~3144_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\);

\Div2|auto_generated|divider|divider|StageOut[133]~8182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~46_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[121]~8181_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\ = \Div2|auto_generated|divider|divider|StageOut[133]~86_combout\ # \Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|StageOut[133]~86_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[133]~8182_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\);

\Div2|auto_generated|divider|divider|StageOut[145]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[145]~63_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[145]~63_combout\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~28_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[147]~61_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\) # !\Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\ & ((\Div2|auto_generated|divider|divider|StageOut[147]~61_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\))
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\ & (\Div2|auto_generated|divider|divider|StageOut[147]~61_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[147]~61_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[147]~8179_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~27\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~28_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~29\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~34_combout\ = \Div2|auto_generated|divider|divider|StageOut[150]~58_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\) # 
-- !\Div2|auto_generated|divider|divider|StageOut[150]~58_combout\ & (\Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\ # 
-- !\Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\ & (\Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\ # GND))
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[150]~58_combout\ & !\Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[150]~58_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[150]~8176_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~33\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~34_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~35\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~39_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[152]~8174_combout\ & !\Div2|auto_generated|divider|divider|StageOut[152]~56_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[152]~8174_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[152]~56_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~37\,
	cout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~39_cout\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~39_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~39_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\);

\Div2|auto_generated|divider|divider|StageOut[163]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[163]~34_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~36_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~36_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[163]~34_combout\);

\Div2|auto_generated|divider|divider|StageOut[162]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[162]~35_combout\ = !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~34_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[162]~35_combout\);

\Div2|auto_generated|divider|divider|StageOut[161]~8186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[161]~8186_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~30_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[149]~8177_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[161]~8186_combout\);

\Div2|auto_generated|divider|divider|StageOut[160]~8187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[160]~8187_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[148]~8178_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~28_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[160]~8187_combout\);

\Div2|auto_generated|divider|divider|StageOut[159]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[159]~38_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~28_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~28_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[159]~38_combout\);

\Div2|auto_generated|divider|divider|StageOut[158]~8189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[158]~8189_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[146]~8180_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~24_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[158]~8189_combout\);

\Div2|auto_generated|divider|divider|StageOut[157]~8190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[157]~8190_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\ # 
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[145]~8183_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~42_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[157]~8190_combout\);

\Mod3|auto_generated|divider|divider|StageOut[226]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\);

\Mod3|auto_generated|divider|divider|StageOut[209]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[209]~78_combout\ = \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[209]~78_combout\);

\Mod3|auto_generated|divider|divider|StageOut[209]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[209]~94_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~50_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[209]~94_combout\);

\Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ = \Mod3|auto_generated|divider|divider|StageOut[209]~78_combout\ # \Mod3|auto_generated|divider|divider|StageOut[209]~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[209]~94_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\);

\Mod3|auto_generated|divider|divider|StageOut[226]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[226]~61_combout\ = \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_14_result_int[15]~54_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[226]~61_combout\);

\Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\ = \Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\ # \Mod3|auto_generated|divider|divider|StageOut[226]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[226]~45_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[226]~61_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\);

\Mod3|auto_generated|divider|divider|StageOut[243]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[243]~28_combout\ = \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~60_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_15_result_int[16]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[243]~28_combout\);

\Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\ = \Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\ # \Mod3|auto_generated|divider|divider|StageOut[243]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[243]~3145_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[243]~28_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\);

\Div2|auto_generated|divider|divider|StageOut[144]~8192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & (\Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\);

\Div2|auto_generated|divider|divider|StageOut[132]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[132]~87_combout\ = !\Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~46_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[132]~87_combout\);

\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\ = \Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\ # \Div2|auto_generated|divider|divider|StageOut[132]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[132]~8191_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[132]~87_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\);

\Div2|auto_generated|divider|divider|StageOut[144]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[144]~64_combout\ = !\Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~40_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~44_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[144]~64_combout\);

\Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~42_combout\ = \Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\ # \Div2|auto_generated|divider|divider|StageOut[144]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|StageOut[144]~8192_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[144]~64_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~42_combout\);

\Div2|auto_generated|divider|divider|StageOut[156]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[156]~41_combout\ = \Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~42_combout\ & !\Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~42_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~40_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[156]~41_combout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~25_cout\ = CARRY(\Div2|auto_generated|divider|divider|StageOut[156]~8193_combout\ # \Div2|auto_generated|divider|divider|StageOut[156]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[156]~8193_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[156]~41_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~25_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~27_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[157]~40_combout\ & !\Div2|auto_generated|divider|divider|StageOut[157]~8190_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~25_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[157]~40_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[157]~8190_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~25_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~27_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~29_cout\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~27_cout\ & (\Div2|auto_generated|divider|divider|StageOut[158]~39_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[158]~8189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[158]~39_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[158]~8189_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~27_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~29_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~31_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[159]~8188_combout\ & !\Div2|auto_generated|divider|divider|StageOut[159]~38_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~29_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[159]~8188_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[159]~38_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~29_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~31_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~33_cout\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~31_cout\ & (\Div2|auto_generated|divider|divider|StageOut[160]~37_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[160]~8187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[160]~37_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[160]~8187_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~31_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~33_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~35_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[161]~36_combout\ & !\Div2|auto_generated|divider|divider|StageOut[161]~8186_combout\ # 
-- !\Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~33_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[161]~36_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[161]~8186_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~33_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~35_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~37_cout\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~35_cout\ & (\Div2|auto_generated|divider|divider|StageOut[162]~8185_combout\ # 
-- \Div2|auto_generated|divider|divider|StageOut[162]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[162]~8185_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[162]~35_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~35_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~37_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~39_cout\ = CARRY(!\Div2|auto_generated|divider|divider|StageOut[163]~8184_combout\ & !\Div2|auto_generated|divider|divider|StageOut[163]~34_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~37_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[163]~8184_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[163]~34_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~37_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~39_cout\);

\Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~40_combout\ = \Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~39_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~39_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~40_combout\);

\Add0~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~269_combout\ = \BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~258_combout\,
	datad => \BIN[12]~input_o\,
	combout => \Add0~269_combout\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ = \Add0~272_combout\ $ VCC
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ = CARRY(\Add0~272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~272_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\ = \Add0~271_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\ & VCC # !\Add0~271_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ = CARRY(!\Add0~271_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~271_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~23\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\ = \Add0~270_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ $ GND) # !\Add0~270_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ & VCC
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ = CARRY(\Add0~270_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~270_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~25\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\ = \Add0~269_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ # !\Add0~269_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ # 
-- GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\ # !\Add0~269_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~269_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~27\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\ = \Add0~268_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ $ GND) # !\Add0~268_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\ & VCC
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ = CARRY(\Add0~268_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~268_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~29\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\);

\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\);

\Mod2|auto_generated|divider|divider|StageOut[153]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\ = \BIN[15]~input_o\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Add0~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Add0~264_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\);

\Mod2|auto_generated|divider|divider|StageOut[152]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & (\Add0~262_combout\) # !\BIN[15]~input_o\ & \BIN[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[14]~input_o\,
	datac => \Add0~262_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\);

\Mod2|auto_generated|divider|divider|StageOut[151]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[151]~216_combout\);

\Mod2|auto_generated|divider|divider|StageOut[150]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~258_combout\,
	datac => \BIN[12]~input_o\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\);

\Mod2|auto_generated|divider|divider|StageOut[149]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\);

\Mod2|auto_generated|divider|divider|StageOut[148]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \BIN[15]~input_o\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\);

\Mod2|auto_generated|divider|divider|StageOut[147]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\);

\Mod2|auto_generated|divider|divider|StageOut[146]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \BIN[15]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \BIN[8]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\ # \Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\)
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\ # \Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ & (\Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\ & !\Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~25\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ & (\Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\ & (\Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~27\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ = \Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~29\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ & (\Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ & (\Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~31\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~33\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ & ((\Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[152]~215_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\ & !\Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~39\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[153]~214_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~37\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~39\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~39\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\);

\Mod2|auto_generated|divider|divider|StageOut[170]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~181_combout\);

\Mod2|auto_generated|divider|divider|StageOut[169]~8932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~32_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[152]~199_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\);

\Mod2|auto_generated|divider|divider|StageOut[151]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & (\Add0~260_combout\) # !\BIN[15]~input_o\ & \BIN[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[13]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~260_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\);

\Mod2|auto_generated|divider|divider|StageOut[168]~8933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[151]~200_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\);

\Mod2|auto_generated|divider|divider|StageOut[167]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\);

\Mod2|auto_generated|divider|divider|StageOut[149]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~256_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \BIN[11]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\);

\Mod2|auto_generated|divider|divider|StageOut[166]~8935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[149]~202_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\);

\Mod2|auto_generated|divider|divider|StageOut[165]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\);

\Mod2|auto_generated|divider|divider|StageOut[147]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Add0~252_combout\,
	datad => \BIN[9]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\);

\Mod2|auto_generated|divider|divider|StageOut[164]~8937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\);

\Mod2|auto_generated|divider|divider|StageOut[163]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\BIN[15]~input_o\ & (\Add0~250_combout\) # !\BIN[15]~input_o\ & \BIN[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \BIN[8]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~250_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\);

\Mod2|auto_generated|divider|divider|StageOut[145]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & (\Add0~248_combout\) # !\BIN[15]~input_o\ & \BIN[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[7]~input_o\,
	datac => \Add0~248_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\);

\Mod2|auto_generated|divider|divider|StageOut[145]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & (\Add0~248_combout\) # !\BIN[15]~input_o\ & \BIN[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[7]~input_o\,
	datac => \Add0~248_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\ = \Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ # \Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\);

\Mod2|auto_generated|divider|divider|StageOut[162]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~189_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~189_combout\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ # \Mod2|auto_generated|divider|divider|StageOut[162]~189_combout\)
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ # \Mod2|auto_generated|divider|divider|StageOut[162]~189_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[162]~189_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\ & (\Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\ & !\Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[163]~188_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~27\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\ & (\Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\ & (\Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~187_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~29\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\ = \Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[165]~186_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~31\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\ & (\Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\ & ((\Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\ & (\Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[166]~185_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~33\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\ = \Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[167]~184_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\ & ((\Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[168]~183_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[168]~8933_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~37\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\ & (\Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\ & !\Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~182_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~39\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~41\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~43\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\);

\Mod2|auto_generated|divider|divider|StageOut[170]~8931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[153]~198_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\);

\Mod2|auto_generated|divider|divider|StageOut[187]~8938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~38_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[170]~8931_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\);

\Mod2|auto_generated|divider|divider|StageOut[186]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\);

\Mod2|auto_generated|divider|divider|StageOut[185]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\);

\Mod2|auto_generated|divider|divider|StageOut[167]~8934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[150]~201_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\);

\Mod2|auto_generated|divider|divider|StageOut[184]~8941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[167]~8934_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~32_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\);

\Mod2|auto_generated|divider|divider|StageOut[183]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\);

\Mod2|auto_generated|divider|divider|StageOut[165]~8936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[148]~203_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\);

\Mod2|auto_generated|divider|divider|StageOut[182]~8943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~28_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[165]~8936_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\);

\Mod2|auto_generated|divider|divider|StageOut[181]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\);

\Mod2|auto_generated|divider|divider|StageOut[180]~8945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\);

\Mod2|auto_generated|divider|divider|StageOut[179]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~26_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\);

\Mod2|auto_generated|divider|divider|StageOut[144]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Add0~246_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\);

\Mod2|auto_generated|divider|divider|StageOut[144]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~207_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~36_combout\,
	datac => \Add0~246_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~207_combout\);

\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\ = \Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\ # \Mod2|auto_generated|divider|divider|StageOut[144]~207_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[144]~207_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\);

\Mod2|auto_generated|divider|divider|StageOut[178]~8947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[178]~157_combout\ # \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\)
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[178]~157_combout\ # \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[178]~157_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[178]~8947_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\ & (\Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\ & !\Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[179]~8946_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[179]~156_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~29\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~31\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[181]~154_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~33\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\ & ((\Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[182]~153_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\ = \Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[183]~152_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~37\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\ & (\Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\ & ((\Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\ & (\Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[184]~151_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~39\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\ & (\Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\ & !\Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[185]~150_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~41\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\ & ((\Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\ & (\Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\ # \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[186]~149_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~43\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\ & (\Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\ & !\Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~47\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[187]~148_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[187]~8938_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~45\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~47\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~47\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\);

\Mod2|auto_generated|divider|divider|StageOut[204]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\);

\Mod2|auto_generated|divider|divider|StageOut[203]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\);

\Mod2|auto_generated|divider|divider|StageOut[202]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\);

\Mod2|auto_generated|divider|divider|StageOut[201]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\);

\Mod2|auto_generated|divider|divider|StageOut[183]~8942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[166]~8935_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~30_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\);

\Mod2|auto_generated|divider|divider|StageOut[200]~8952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[183]~8942_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~34_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\);

\Mod2|auto_generated|divider|divider|StageOut[199]~8953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~32_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~8943_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\);

\Mod2|auto_generated|divider|divider|StageOut[198]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\);

\Mod2|auto_generated|divider|divider|StageOut[197]~8955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~28_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[180]~8945_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\);

\Mod2|auto_generated|divider|divider|StageOut[196]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[196]~123_combout\);

\Mod2|auto_generated|divider|divider|StageOut[195]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\);

\Mod2|auto_generated|divider|divider|StageOut[160]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[5]~input_o\,
	datac => \Add0~244_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\);

\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\ = \Mod2|auto_generated|divider|divider|StageOut[160]~191_combout\ # \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[160]~191_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\);

\Mod2|auto_generated|divider|divider|StageOut[194]~8958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[177]~142_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[194]~125_combout\ # \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\)
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[194]~125_combout\ # \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[194]~125_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\ & (\Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\ & !\Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[195]~8957_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[195]~124_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~31\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~33\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\ = \Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[197]~122_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\ & ((\Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[198]~121_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~37\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\ = \Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[199]~120_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~39\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\ & (\Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\ & ((\Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\ & (\Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[200]~119_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~41\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\ & (\Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\ & !\Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[201]~118_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~43\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\ & ((\Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\ & (\Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\ # \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[202]~117_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~45\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\ & (\Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\ & !\Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[203]~116_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~47\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\ & ((\Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\ & (\Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~51\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\ # \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[204]~115_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~49\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~51\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~51\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\);

\Mod2|auto_generated|divider|divider|StageOut[221]~8959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[204]~8948_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\);

\Mod2|auto_generated|divider|divider|StageOut[186]~8939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~8932_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\);

\Mod2|auto_generated|divider|divider|StageOut[203]~8949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~40_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[186]~8939_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\);

\Mod2|auto_generated|divider|divider|StageOut[220]~8960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[203]~8949_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\);

\Mod2|auto_generated|divider|divider|StageOut[202]~8950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[185]~8940_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\);

\Mod2|auto_generated|divider|divider|StageOut[219]~8961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~42_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[202]~8950_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\);

\Mod2|auto_generated|divider|divider|StageOut[201]~8951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~8941_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\);

\Mod2|auto_generated|divider|divider|StageOut[218]~8962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[201]~8951_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\);

\Mod2|auto_generated|divider|divider|StageOut[217]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[217]~86_combout\);

\Mod2|auto_generated|divider|divider|StageOut[216]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\);

\Mod2|auto_generated|divider|divider|StageOut[215]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\);

\Mod2|auto_generated|divider|divider|StageOut[214]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\);

\Mod2|auto_generated|divider|divider|StageOut[213]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\);

\Mod2|auto_generated|divider|divider|StageOut[212]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\);

\Mod2|auto_generated|divider|divider|StageOut[211]~8969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~50_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[194]~8958_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\);

\Mod2|auto_generated|divider|divider|StageOut[176]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~159_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \BIN[4]~input_o\,
	datac => \Add0~242_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~159_combout\);

\Mod2|auto_generated|divider|divider|StageOut[176]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~143_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \BIN[4]~input_o\,
	datac => \Add0~242_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~143_combout\);

\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\ = \Mod2|auto_generated|divider|divider|StageOut[176]~159_combout\ # \Mod2|auto_generated|divider|divider|StageOut[176]~143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[176]~159_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[176]~143_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\);

\Mod2|auto_generated|divider|divider|StageOut[210]~8970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[193]~110_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\ & ((\Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[212]~91_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\ = \Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[213]~90_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~37\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\ & (\Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\ & ((\Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\ & (\Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[214]~89_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~39\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\ = \Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[215]~88_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~41\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\ & (\Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\ & ((\Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\ & (\Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[216]~87_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~43\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~45\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\ & ((\Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\ & (\Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\ # \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[218]~85_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~47\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\ & (\Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\ & !\Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[219]~84_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~49\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\ & ((\Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\ & (\Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\ # \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[220]~83_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~51\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~53\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~55\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\);

\Mod2|auto_generated|divider|divider|StageOut[238]~8971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~50_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[221]~8959_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\);

\Mod2|auto_generated|divider|divider|StageOut[237]~8972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[220]~8960_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\);

\Mod2|auto_generated|divider|divider|StageOut[236]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\);

\Mod2|auto_generated|divider|divider|StageOut[235]~8974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[218]~8962_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\);

\Mod2|auto_generated|divider|divider|StageOut[217]~8963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[200]~8952_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\);

\Mod2|auto_generated|divider|divider|StageOut[234]~8975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[217]~8963_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\);

\Mod2|auto_generated|divider|divider|StageOut[216]~8964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[199]~8953_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\);

\Mod2|auto_generated|divider|divider|StageOut[233]~8976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~40_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[216]~8964_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\);

\Mod2|auto_generated|divider|divider|StageOut[181]~8944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\ = \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~8937_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~26_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~40_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\);

\Mod2|auto_generated|divider|divider|StageOut[198]~8954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~30_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[181]~8944_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\);

\Mod2|auto_generated|divider|divider|StageOut[215]~8965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[198]~8954_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\);

\Mod2|auto_generated|divider|divider|StageOut[232]~8977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[215]~8965_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\);

\Mod2|auto_generated|divider|divider|StageOut[231]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\);

\Mod2|auto_generated|divider|divider|StageOut[230]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\);

\Mod2|auto_generated|divider|divider|StageOut[229]~8980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[212]~8968_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~32_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\);

\Mod2|auto_generated|divider|divider|StageOut[228]~8981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[211]~8969_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~30_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\);

\Mod2|auto_generated|divider|divider|StageOut[227]~8982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~54_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[210]~8970_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\);

\Mod2|auto_generated|divider|divider|StageOut[209]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \BIN[15]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Add0~240_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\);

\Mod2|auto_generated|divider|divider|StageOut[192]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[192]~127_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[192]~127_combout\);

\Mod2|auto_generated|divider|divider|StageOut[192]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[192]~111_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[192]~111_combout\);

\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\ = \Mod2|auto_generated|divider|divider|StageOut[192]~127_combout\ # \Mod2|auto_generated|divider|divider|StageOut[192]~111_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[192]~127_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[192]~111_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\);

\Mod2|auto_generated|divider|divider|StageOut[209]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[209]~94_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[209]~94_combout\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ = \Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\ # \Mod2|auto_generated|divider|divider|StageOut[209]~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[209]~94_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\);

\Mod2|auto_generated|divider|divider|StageOut[226]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[226]~61_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[226]~61_combout\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\ # \Mod2|auto_generated|divider|divider|StageOut[226]~61_combout\)
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\ # \Mod2|auto_generated|divider|divider|StageOut[226]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[226]~61_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\ & (\Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\ & !\Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[227]~60_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~35\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\ & ((\Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\ & (\Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[228]~59_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[228]~8981_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~37\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\ = \Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[229]~58_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~39\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\ & (\Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\ & ((\Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\))
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\ & (\Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[230]~57_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~41\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\ = \Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\ # GND))
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[231]~56_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~43\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~45\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\ & (\Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\ & !\Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[233]~54_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~47\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~49\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\ & (\Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\ & !\Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[235]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~51\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\ & ((\Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\ & (\Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\ # \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[236]~51_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~53\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~55\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\ & ((\Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\)) # !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\ & (\Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\ # GND)
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~59\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\ # \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[238]~49_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[238]~8971_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~57\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~59\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~59\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\);

\Mod2|auto_generated|divider|divider|StageOut[254]~8985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[237]~8972_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\);

\Mod2|auto_generated|divider|divider|StageOut[253]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\);

\Mod2|auto_generated|divider|divider|StageOut[252]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\);

\Mod2|auto_generated|divider|divider|StageOut[251]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[251]~20_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[251]~20_combout\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\ # \Mod2|auto_generated|divider|divider|StageOut[251]~20_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\ # \Mod2|auto_generated|divider|divider|StageOut[251]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[251]~20_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ & (\Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\) # !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ & !\Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\ & 
-- !\Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[252]~19_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ & (\Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ = CARRY(\Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\ # \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[253]~18_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ = \Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\) # 
-- !\Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ # 
-- !\Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ = CARRY(!\Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[254]~17_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\);

\Mod2|auto_generated|divider|divider|StageOut[255]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~58_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ & (\Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\) # !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ & ((\Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ & (\Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\ # 
-- \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[255]~8984_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[255]~16_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\);

\Div1|auto_generated|divider|divider|StageOut[53]~11799\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[254]~8985_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\);

\Div1|auto_generated|divider|divider|StageOut[62]~11804\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~11804_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[53]~11799_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~11804_combout\);

\Div1|auto_generated|divider|divider|StageOut[54]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~153_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~153_combout\);

\Mod2|auto_generated|divider|divider|StageOut[236]~8973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[219]~8961_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\);

\Mod2|auto_generated|divider|divider|StageOut[253]~8986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~50_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[236]~8973_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\);

\Div1|auto_generated|divider|divider|StageOut[52]~11800\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~54_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[253]~8986_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\);

\Div1|auto_generated|divider|divider|StageOut[51]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\);

\Mod2|auto_generated|divider|divider|StageOut[251]~8988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~46_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[234]~8975_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\);

\Div1|auto_generated|divider|divider|StageOut[50]~11802\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~50_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[251]~8988_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\);

\Mod2|auto_generated|divider|divider|StageOut[250]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[250]~21_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[250]~21_combout\);

\Mod2|auto_generated|divider|divider|StageOut[250]~8989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~44_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[233]~8976_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\ = \Mod2|auto_generated|divider|divider|StageOut[250]~21_combout\ # \Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[250]~21_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\);

\Div1|auto_generated|divider|divider|StageOut[49]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~158_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~158_combout\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\ # \Div1|auto_generated|divider|divider|StageOut[49]~158_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\ # \Div1|auto_generated|divider|divider|StageOut[49]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~158_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\ # \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~156_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[54]~11798_combout\ & !\Div1|auto_generated|divider|divider|StageOut[54]~153_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[54]~11798_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[54]~153_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[61]~11805\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[52]~11800_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\);

\Mod2|auto_generated|divider|divider|StageOut[252]~8987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[235]~8974_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\);

\Div1|auto_generated|divider|divider|StageOut[51]~11801\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[252]~8987_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\);

\Div1|auto_generated|divider|divider|StageOut[60]~11806\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~11801_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\);

\Div1|auto_generated|divider|divider|StageOut[59]~11807\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~11802_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\);

\Div1|auto_generated|divider|divider|StageOut[58]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~141_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~141_combout\);

\Mod2|auto_generated|divider|divider|StageOut[249]~8990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~42_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[232]~8977_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\);

\Mod2|auto_generated|divider|divider|StageOut[249]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[249]~22_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[249]~22_combout\);

\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\ = \Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\ # \Mod2|auto_generated|divider|divider|StageOut[249]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[249]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[48]~11809\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~46_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[249]~8990_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\);

\Div1|auto_generated|divider|divider|StageOut[57]~11810\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[57]~142_combout\ # \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[57]~142_combout\ # \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~142_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[59]~140_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[59]~140_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[59]~140_combout\ # \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[59]~140_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[59]~11807_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[60]~139_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[60]~139_combout\ & (\Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\ & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[60]~139_combout\ & !\Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~139_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[61]~138_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\) # !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[61]~138_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[61]~138_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~138_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~11805_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[62]~137_combout\ & !\Div1|auto_generated|divider|divider|StageOut[62]~11804_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[62]~137_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~11804_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[49]~11803\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[250]~8989_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~48_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\);

\Div1|auto_generated|divider|divider|StageOut[58]~11808\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~28_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[49]~11803_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\);

\Div1|auto_generated|divider|divider|StageOut[67]~11814\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~11808_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\);

\Div1|auto_generated|divider|divider|StageOut[70]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~121_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~121_combout\);

\Div1|auto_generated|divider|divider|StageOut[69]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~122_combout\);

\Div1|auto_generated|divider|divider|StageOut[68]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~123_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~123_combout\);

\Div1|auto_generated|divider|divider|StageOut[67]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\);

\Div1|auto_generated|divider|divider|StageOut[66]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~125_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~125_combout\);

\Mod2|auto_generated|divider|divider|StageOut[214]~8966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~32_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[197]~8955_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\);

\Mod2|auto_generated|divider|divider|StageOut[231]~8978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~36_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[214]~8966_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\);

\Mod2|auto_generated|divider|divider|StageOut[248]~8991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~40_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[231]~8978_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\);

\Mod2|auto_generated|divider|divider|StageOut[248]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[248]~23_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[248]~23_combout\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\ # \Mod2|auto_generated|divider|divider|StageOut[248]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[248]~23_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\);

\Div1|auto_generated|divider|divider|StageOut[56]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~143_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~143_combout\);

\Div1|auto_generated|divider|divider|StageOut[56]~11816\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[248]~8991_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~44_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[56]~143_combout\ # \Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~143_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[56]~11816_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[65]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~126_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~126_combout\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\ # \Div1|auto_generated|divider|divider|StageOut[65]~126_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\ # \Div1|auto_generated|divider|divider|StageOut[65]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[65]~11817_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[65]~126_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\ # \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\ & (\Div1|auto_generated|divider|divider|StageOut[68]~123_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[68]~123_combout\ & (\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\ & !\Div1|auto_generated|divider|divider|StageOut[68]~123_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[68]~11813_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~123_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[70]~11811_combout\ & !\Div1|auto_generated|divider|divider|StageOut[70]~121_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[70]~11811_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[70]~121_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[76]~11820\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[67]~11814_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\);

\Div1|auto_generated|divider|divider|StageOut[48]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~159_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~159_combout\);

\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\ # \Div1|auto_generated|divider|divider|StageOut[48]~159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~11809_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[48]~159_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[66]~11815\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~11810_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\);

\Div1|auto_generated|divider|divider|StageOut[75]~11821\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~11815_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\);

\Div1|auto_generated|divider|divider|StageOut[74]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~109_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~109_combout\);

\Mod2|auto_generated|divider|divider|StageOut[213]~8967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[196]~8956_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~30_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~48_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\);

\Mod2|auto_generated|divider|divider|StageOut[230]~8979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[213]~8967_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\);

\Mod2|auto_generated|divider|divider|StageOut[247]~8992\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~38_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[230]~8979_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\);

\Div1|auto_generated|divider|divider|StageOut[64]~11823\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\);

\Mod2|auto_generated|divider|divider|StageOut[247]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[247]~24_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[247]~24_combout\);

\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[247]~24_combout\ # \Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[247]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[247]~8992_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\);

\Div1|auto_generated|divider|divider|StageOut[73]~11824\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[64]~11823_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[74]~109_combout\) # !\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[74]~109_combout\
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\ & !\Div1|auto_generated|divider|divider|StageOut[74]~109_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[74]~11822_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[74]~109_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[75]~108_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[75]~108_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[75]~108_combout\ # \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[75]~108_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[75]~11821_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[76]~107_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[76]~107_combout\ & (\Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\ & (\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[76]~107_combout\ & !\Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[76]~107_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\);

\Div1|auto_generated|divider|divider|StageOut[69]~11812\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~11806_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\);

\Div1|auto_generated|divider|divider|StageOut[78]~11818\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~11818_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~24_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[69]~11812_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~11818_combout\);

\Div1|auto_generated|divider|divider|StageOut[77]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~106_combout\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[78]~105_combout\ & !\Div1|auto_generated|divider|divider|StageOut[78]~11818_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[78]~105_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[78]~11818_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[86]~11825\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~11825_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[77]~11819_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~24_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~11825_combout\);

\Div1|auto_generated|divider|divider|StageOut[85]~11826\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[76]~11820_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\);

\Div1|auto_generated|divider|divider|StageOut[84]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~91_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~22_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~91_combout\);

\Div1|auto_generated|divider|divider|StageOut[83]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~92_combout\);

\Div1|auto_generated|divider|divider|StageOut[82]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~93_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~93_combout\);

\Mod2|auto_generated|divider|divider|StageOut[246]~8993\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[229]~8980_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~36_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\);

\Mod2|auto_generated|divider|divider|StageOut[246]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[246]~25_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[246]~25_combout\);

\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\ # \Mod2|auto_generated|divider|divider|StageOut[246]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[246]~25_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\);

\Div1|auto_generated|divider|divider|StageOut[72]~11830\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[246]~8993_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~40_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\);

\Div1|auto_generated|divider|divider|StageOut[81]~11831\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~34_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[72]~11830_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[81]~94_combout\ # \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[81]~94_combout\ # \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[81]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[81]~11831_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\ & (\Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[82]~93_combout\) # !\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\ & !\Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\ & 
-- !\Div1|auto_generated|divider|divider|StageOut[82]~93_combout\
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\ & !\Div1|auto_generated|divider|divider|StageOut[82]~93_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[82]~93_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~19\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~21\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\ = \Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\) # 
-- !\Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\ & (\Div1|auto_generated|divider|divider|StageOut[84]~91_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\ # 
-- !\Div1|auto_generated|divider|divider|StageOut[84]~91_combout\ & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\ # GND))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\ & !\Div1|auto_generated|divider|divider|StageOut[84]~91_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[84]~11827_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[84]~91_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~23\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~25\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[86]~89_combout\ & !\Div1|auto_generated|divider|divider|StageOut[86]~11825_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[86]~89_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[86]~11825_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[94]~11832\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~11832_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~24_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[85]~11826_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~11832_combout\);

\Div1|auto_generated|divider|divider|StageOut[93]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\);

\Div1|auto_generated|divider|divider|StageOut[92]~11834\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[83]~11828_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\);

\Div1|auto_generated|divider|divider|StageOut[82]~11829\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~32_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[73]~11824_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\);

\Div1|auto_generated|divider|divider|StageOut[91]~11835\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[82]~11829_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\);

\Div1|auto_generated|divider|divider|StageOut[90]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~77_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~77_combout\);

\Div1|auto_generated|divider|divider|StageOut[80]~11837\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\);

\Mod2|auto_generated|divider|divider|StageOut[245]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[245]~26_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[245]~26_combout\);

\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\ # \Mod2|auto_generated|divider|divider|StageOut[245]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[245]~8994_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[245]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\);

\Div1|auto_generated|divider|divider|StageOut[80]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~95_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~95_combout\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\ # \Div1|auto_generated|divider|divider|StageOut[80]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[80]~11837_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[80]~95_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[89]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[89]~78_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[89]~78_combout\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\ # \Div1|auto_generated|divider|divider|StageOut[89]~78_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\ # \Div1|auto_generated|divider|divider|StageOut[89]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[89]~11838_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[89]~78_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\) # !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[93]~11833_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[93]~74_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[94]~73_combout\ & !\Div1|auto_generated|divider|divider|StageOut[94]~11832_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[94]~73_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[94]~11832_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[102]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~57_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~26_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~57_combout\);

\Div1|auto_generated|divider|divider|StageOut[101]~11840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~22_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[92]~11834_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\);

\Div1|auto_generated|divider|divider|StageOut[100]~11841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~20_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[91]~11835_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\);

\Div1|auto_generated|divider|divider|StageOut[99]~11842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[90]~11836_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\);

\Div1|auto_generated|divider|divider|StageOut[98]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[98]~61_combout\);

\Mod2|auto_generated|divider|divider|StageOut[244]~8995\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~32_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[227]~8982_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\);

\Div1|auto_generated|divider|divider|StageOut[88]~11844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\);

\Mod2|auto_generated|divider|divider|StageOut[244]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[244]~27_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[244]~27_combout\);

\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\ = \Mod2|auto_generated|divider|divider|StageOut[244]~27_combout\ # \Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[244]~27_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[244]~8995_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\);

\Div1|auto_generated|divider|divider|StageOut[88]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[88]~79_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[88]~79_combout\);

\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\ # \Div1|auto_generated|divider|divider|StageOut[88]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[88]~11844_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[88]~79_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[97]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~62_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~62_combout\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\ # \Div1|auto_generated|divider|divider|StageOut[97]~62_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\ # \Div1|auto_generated|divider|divider|StageOut[97]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[97]~62_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\ & ((\Div1|auto_generated|divider|divider|StageOut[99]~60_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\)) # !\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\ & (\Div1|auto_generated|divider|divider|StageOut[99]~60_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\ # GND)
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[99]~60_combout\ # \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[99]~60_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~21\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~23\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[101]~58_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\) # !\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[101]~58_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[101]~58_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[101]~58_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[101]~11840_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~27\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[102]~11839_combout\ & !\Div1|auto_generated|divider|divider|StageOut[102]~57_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[102]~11839_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[102]~57_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[109]~11847\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~22_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[100]~11841_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\);

\Div1|auto_generated|divider|divider|StageOut[108]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[108]~43_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[108]~43_combout\);

\Div1|auto_generated|divider|divider|StageOut[107]~11849\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[98]~11843_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\);

\Div1|auto_generated|divider|divider|StageOut[106]~11850\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[97]~11845_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\);

\Mod2|auto_generated|divider|divider|StageOut[226]~8983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\);

\Mod2|auto_generated|divider|divider|StageOut[243]~8996\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~58_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[226]~8983_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\);

\Div1|auto_generated|divider|divider|StageOut[96]~11851\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[243]~8996_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\);

\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[96]~63_combout\ # \Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[96]~63_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[96]~11851_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[105]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[105]~46_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[105]~46_combout\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\ # \Div1|auto_generated|divider|divider|StageOut[105]~46_combout\)
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\ # \Div1|auto_generated|divider|divider|StageOut[105]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[105]~11852_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[105]~46_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~19\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~26_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[109]~42_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\) # !\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\ & ((\Div1|auto_generated|divider|divider|StageOut[109]~42_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~27\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\ & (\Div1|auto_generated|divider|divider|StageOut[109]~42_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[109]~42_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[109]~11847_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~25\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~26_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~27\);

\Div1|auto_generated|divider|divider|StageOut[110]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[110]~41_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[110]~41_combout\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[110]~11846_combout\ & !\Div1|auto_generated|divider|divider|StageOut[110]~41_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[110]~11846_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[110]~41_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~27\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[118]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[118]~25_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[118]~25_combout\);

\Div1|auto_generated|divider|divider|StageOut[108]~11848\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[99]~11842_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\);

\Div1|auto_generated|divider|divider|StageOut[117]~11854\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[117]~11854_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~22_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[108]~11848_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[117]~11854_combout\);

\Div1|auto_generated|divider|divider|StageOut[116]~11855\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[116]~11855_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[107]~11849_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[116]~11855_combout\);

\Div1|auto_generated|divider|divider|StageOut[115]~11856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[115]~11856_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & (\Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\ # 
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[106]~11850_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[115]~11856_combout\);

\Div1|auto_generated|divider|divider|StageOut[114]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[114]~29_combout\ = !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[114]~29_combout\);

\Mod2|auto_generated|divider|divider|StageOut[208]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[208]~79_combout\ = \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\BIN[15]~input_o\ & (\Add0~238_combout\) # !\BIN[15]~input_o\ & \BIN[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \BIN[2]~input_o\,
	datad => \Add0~238_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[208]~79_combout\);

\Mod2|auto_generated|divider|divider|StageOut[208]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[208]~95_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\ & (\BIN[15]~input_o\ & (\Add0~238_combout\) # !\BIN[15]~input_o\ & \BIN[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~52_combout\,
	datac => \BIN[2]~input_o\,
	datad => \Add0~238_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[208]~95_combout\);

\Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\ = \Mod2|auto_generated|divider|divider|StageOut[208]~79_combout\ # \Mod2|auto_generated|divider|divider|StageOut[208]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[208]~79_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[208]~95_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\);

\Mod2|auto_generated|divider|divider|StageOut[225]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\ = \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\ & (\BIN[15]~input_o\ & \Add0~238_combout\ # !\BIN[15]~input_o\ & (\BIN[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datab => \Add0~238_combout\,
	datac => \BIN[2]~input_o\,
	datad => \BIN[15]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\);

\Mod2|auto_generated|divider|divider|StageOut[242]~8997\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\ = \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\ # 
-- \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~60_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~56_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\);

\Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\ = \Mod2|auto_generated|divider|divider|StageOut[225]~62_combout\ # \Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[225]~62_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[225]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\);

\Div1|auto_generated|divider|divider|StageOut[104]~11858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\ # 
-- !\Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\ & \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~60_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[242]~8997_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~62_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\);

\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\ = \Div1|auto_generated|divider|divider|StageOut[104]~47_combout\ # \Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[104]~47_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[104]~11858_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[113]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[113]~30_combout\ = !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~30_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[113]~30_combout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~19_cout\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[113]~11859_combout\ # \Div1|auto_generated|divider|divider|StageOut[113]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[113]~11859_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[113]~30_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~19_cout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~21_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[114]~11857_combout\ & !\Div1|auto_generated|divider|divider|StageOut[114]~29_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~19_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[114]~11857_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[114]~29_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~19_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~21_cout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~23_cout\ = CARRY(\Div1|auto_generated|divider|divider|StageOut[115]~28_combout\ # \Div1|auto_generated|divider|divider|StageOut[115]~11856_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~21_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[115]~28_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[115]~11856_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~21_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~23_cout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~25_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[116]~27_combout\ & !\Div1|auto_generated|divider|divider|StageOut[116]~11855_combout\ # 
-- !\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~23_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[116]~27_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[116]~11855_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~23_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~25_cout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~27_cout\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~25_cout\ & (\Div1|auto_generated|divider|divider|StageOut[117]~26_combout\ # 
-- \Div1|auto_generated|divider|divider|StageOut[117]~11854_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[117]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[117]~11854_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~25_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~27_cout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~29_cout\ = CARRY(!\Div1|auto_generated|divider|divider|StageOut[118]~11853_combout\ & !\Div1|auto_generated|divider|divider|StageOut[118]~25_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~27_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[118]~11853_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[118]~25_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~27_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~29_cout\);

\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~30_combout\ = \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~29_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~30_combout\);

\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\ = \Add0~270_combout\ $ VCC
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ = CARRY(\Add0~270_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~270_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\);

\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\ = \Add0~269_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ & VCC # !\Add0~269_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = CARRY(!\Add0~269_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~269_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\ = \Add0~268_combout\ & (GND # !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\) # !\Add0~268_combout\ & 
-- (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ $ GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ = CARRY(\Add0~268_combout\ # !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~268_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\);

\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\ = \Add0~267_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ # !\Add0~267_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ # 
-- GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ # !\Add0~267_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~267_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\);

\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\ = \Add0~266_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ $ GND) # !\Add0~266_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ & VCC
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\ = CARRY(\Add0~266_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~266_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\);

\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\);

\Mod1|auto_generated|divider|divider|StageOut[102]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\);

\Mod1|auto_generated|divider|divider|StageOut[101]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\BIN[15]~input_o\ & \Add0~262_combout\ # !\BIN[15]~input_o\ & (\BIN[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~262_combout\,
	datab => \BIN[14]~input_o\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\);

\Mod1|auto_generated|divider|divider|StageOut[100]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\BIN[15]~input_o\ & \Add0~260_combout\ # !\BIN[15]~input_o\ & (\BIN[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~260_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \BIN[13]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\);

\Mod1|auto_generated|divider|divider|StageOut[99]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~258_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \BIN[12]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\);

\Mod1|auto_generated|divider|divider|StageOut[98]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~256_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \BIN[11]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\);

\Mod1|auto_generated|divider|divider|StageOut[97]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~302_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~302_combout\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ & (\Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\ & !\Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[98]~317_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ & ((\Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\ & (\Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\ # \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~316_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\ = \Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~315_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~25\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\ & (\Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\ & !\Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~29\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~313_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~27\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~29\);

\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~29\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\);

\Mod1|auto_generated|divider|divider|StageOut[102]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\ = \BIN[15]~input_o\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Add0~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datad => \Add0~264_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\);

\Mod1|auto_generated|divider|divider|StageOut[119]~13150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[102]~297_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\);

\Mod1|auto_generated|divider|divider|StageOut[136]~13155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\);

\Mod1|auto_generated|divider|divider|StageOut[118]~13151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[101]~298_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\);

\Mod1|auto_generated|divider|divider|StageOut[117]~13152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~299_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\);

\Mod1|auto_generated|divider|divider|StageOut[116]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~283_combout\);

\Mod1|auto_generated|divider|divider|StageOut[115]~13154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[98]~301_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\);

\Mod1|auto_generated|divider|divider|StageOut[114]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~285_combout\);

\Mod1|auto_generated|divider|divider|StageOut[113]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~252_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \BIN[9]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\ # \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\ # \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~21\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\ & (\Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\ # \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~284_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~25\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\ & (\Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\ & !\Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[118]~281_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~29\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\ & ((\Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\ & (\Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~33\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\ # \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~280_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[119]~13150_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~31\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~33\);

\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\);

\Mod1|auto_generated|divider|divider|StageOut[136]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~247_combout\);

\Mod1|auto_generated|divider|divider|StageOut[135]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~248_combout\);

\Mod1|auto_generated|divider|divider|StageOut[134]~13157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~13152_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\);

\Mod1|auto_generated|divider|divider|StageOut[116]~13153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~300_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\);

\Mod1|auto_generated|divider|divider|StageOut[133]~13158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~13153_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\);

\Mod1|auto_generated|divider|divider|StageOut[132]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~251_combout\);

\Mod1|auto_generated|divider|divider|StageOut[114]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\);

\Mod1|auto_generated|divider|divider|StageOut[131]~13160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[114]~269_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\);

\Mod1|auto_generated|divider|divider|StageOut[130]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\);

\Mod1|auto_generated|divider|divider|StageOut[129]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \BIN[8]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\ # \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\ # \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\ & (\Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\ & !\Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~253_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\ & ((\Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\ & (\Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\ # \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[131]~252_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[131]~13160_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\ & (\Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\ & ((\Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\ & (\Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~250_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~13158_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\ & (\Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\ & !\Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~249_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[134]~13157_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~31\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~33\);

\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\);

\Mod1|auto_generated|divider|divider|StageOut[153]~13161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[136]~13155_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\);

\Mod1|auto_generated|divider|divider|StageOut[135]~13156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[118]~13151_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\);

\Mod1|auto_generated|divider|divider|StageOut[152]~13162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[135]~13156_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\);

\Mod1|auto_generated|divider|divider|StageOut[151]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\);

\Mod1|auto_generated|divider|divider|StageOut[150]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\);

\Mod1|auto_generated|divider|divider|StageOut[132]~13159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~13154_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\);

\Mod1|auto_generated|divider|divider|StageOut[149]~13165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[132]~13159_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\);

\Mod1|auto_generated|divider|divider|StageOut[148]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\);

\Mod1|auto_generated|divider|divider|StageOut[113]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~252_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~30_combout\,
	datad => \BIN[9]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\);

\Mod1|auto_generated|divider|divider|StageOut[130]~13142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~270_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[113]~286_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\);

\Mod1|auto_generated|divider|divider|StageOut[147]~13167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~13142_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\);

\Mod1|auto_generated|divider|divider|StageOut[146]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~221_combout\);

\Mod1|auto_generated|divider|divider|StageOut[145]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \BIN[7]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\ # \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\ # \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~222_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~206_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~25\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\ & ((\Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\ & (\Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\ # \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~220_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~27\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\ = \Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[148]~219_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~29\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\ & (\Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\ & ((\Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\ & (\Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~218_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~31\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\ & (\Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\ & !\Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~13164_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[150]~217_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ & ((\Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\ # \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[151]~216_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\ & (\Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\ & !\Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[152]~215_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\ & ((\Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\ & (\Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\ # \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[153]~214_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[153]~13161_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~39\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\);

\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\);

\Mod1|auto_generated|divider|divider|StageOut[170]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\);

\Mod1|auto_generated|divider|divider|StageOut[169]~13169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[152]~13162_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\);

\Mod1|auto_generated|divider|divider|StageOut[168]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~183_combout\);

\Mod1|auto_generated|divider|divider|StageOut[167]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[167]~184_combout\);

\Mod1|auto_generated|divider|divider|StageOut[166]~13172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[149]~13165_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\);

\Mod1|auto_generated|divider|divider|StageOut[165]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\);

\Mod1|auto_generated|divider|divider|StageOut[164]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\);

\Mod1|auto_generated|divider|divider|StageOut[129]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \BIN[8]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\);

\Mod1|auto_generated|divider|divider|StageOut[146]~13143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~254_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~238_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\);

\Mod1|auto_generated|divider|divider|StageOut[163]~13175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~13143_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~13175_combout\);

\Mod1|auto_generated|divider|divider|StageOut[162]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\);

\Mod1|auto_generated|divider|divider|StageOut[161]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~246_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\ # \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\ # \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\ & (\Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\ & !\Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~189_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~27\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~29\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\ = \Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[164]~187_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~31\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\ & (\Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\ & ((\Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\ & (\Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[165]~186_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~35\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\ & ((\Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\ & (\Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\ # \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~182_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~41\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\ & (\Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\ & !\Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~45\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[170]~181_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~43\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~45\);

\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~45\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\);

\Mod1|auto_generated|divider|divider|StageOut[187]~13176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~13168_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~40_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\);

\Mod1|auto_generated|divider|divider|StageOut[186]~13177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~13169_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\);

\Mod1|auto_generated|divider|divider|StageOut[168]~13170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[151]~13163_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~32_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\);

\Mod1|auto_generated|divider|divider|StageOut[185]~13178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~13170_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~36_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\);

\Mod1|auto_generated|divider|divider|StageOut[184]~13179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[167]~13171_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\);

\Mod1|auto_generated|divider|divider|StageOut[183]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~152_combout\);

\Mod1|auto_generated|divider|divider|StageOut[165]~13173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~13166_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\);

\Mod1|auto_generated|divider|divider|StageOut[182]~13181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[165]~13173_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\);

\Mod1|auto_generated|divider|divider|StageOut[181]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[181]~154_combout\);

\Mod1|auto_generated|divider|divider|StageOut[180]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~155_combout\);

\Mod1|auto_generated|divider|divider|StageOut[179]~13184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~13144_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\);

\Mod1|auto_generated|divider|divider|StageOut[161]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~246_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\);

\Mod1|auto_generated|divider|divider|StageOut[178]~13145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~190_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\);

\Mod1|auto_generated|divider|divider|StageOut[177]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\ # \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\ # \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\ & (\Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\ & !\Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~157_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~29\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\ & ((\Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\ & (\Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\ # \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[179]~156_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~31\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~33\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\ & (\Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\ & !\Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[182]~153_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~39\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\ & (\Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\ & !\Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[184]~151_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~41\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\ & ((\Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\ & (\Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\ # \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[185]~150_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~43\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\ & (\Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\ & !\Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[186]~149_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~45\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\ & ((\Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\ & (\Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~49\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\ # \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[187]~148_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~47\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~49\);

\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~49\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\);

\Mod1|auto_generated|divider|divider|StageOut[197]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\);

\Mod1|auto_generated|divider|divider|StageOut[196]~13193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[179]~13184_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\);

\Mod1|auto_generated|divider|divider|StageOut[195]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[195]~124_combout\);

\Mod1|auto_generated|divider|divider|StageOut[194]~13146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~142_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[177]~158_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\);

\Mod1|auto_generated|divider|divider|StageOut[193]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\ & (\Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\ & !\Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[194]~125_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~31\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~33\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ & (\Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ & ((\Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ & (\Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[197]~13192_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[197]~122_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\);

\Mod1|auto_generated|divider|divider|StageOut[204]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\);

\Mod1|auto_generated|divider|divider|StageOut[203]~13186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[186]~13177_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\);

\Mod1|auto_generated|divider|divider|StageOut[202]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\);

\Mod1|auto_generated|divider|divider|StageOut[201]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\);

\Mod1|auto_generated|divider|divider|StageOut[183]~13180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[166]~13172_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~32_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\);

\Mod1|auto_generated|divider|divider|StageOut[200]~13189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~36_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[183]~13180_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\);

\Mod1|auto_generated|divider|divider|StageOut[199]~13190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[182]~13181_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~34_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\);

\Mod1|auto_generated|divider|divider|StageOut[164]~13174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~13167_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\);

\Mod1|auto_generated|divider|divider|StageOut[181]~13182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[164]~13174_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\);

\Mod1|auto_generated|divider|divider|StageOut[198]~13191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[181]~13182_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\ & (\Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\ & !\Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[198]~121_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~39\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~41\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\ & ((\Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\ & (\Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\ # \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[201]~118_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~45\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\ & (\Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\ & !\Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[202]~117_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~47\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\ & ((\Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\ & (\Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\ # \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[203]~116_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~49\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\ & (\Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\ & !\Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~53\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[204]~115_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~51\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~53\);

\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~53\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\);

\Mod1|auto_generated|divider|divider|StageOut[204]~13185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[187]~13176_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~44_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\);

\Mod1|auto_generated|divider|divider|StageOut[221]~13195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~48_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[204]~13185_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\);

\Mod1|auto_generated|divider|divider|StageOut[220]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\);

\Mod1|auto_generated|divider|divider|StageOut[219]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\);

\Mod1|auto_generated|divider|divider|StageOut[201]~13188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~38_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[184]~13179_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\);

\Mod1|auto_generated|divider|divider|StageOut[218]~13198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~42_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[201]~13188_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\);

\Mod1|auto_generated|divider|divider|StageOut[217]~13199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~40_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[200]~13189_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\);

\Mod1|auto_generated|divider|divider|StageOut[216]~13200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[199]~13190_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~38_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\);

\Mod1|auto_generated|divider|divider|StageOut[215]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[215]~88_combout\);

\Mod1|auto_generated|divider|divider|StageOut[214]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[214]~89_combout\);

\Mod1|auto_generated|divider|divider|StageOut[213]~13203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[196]~13193_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\);

\Mod1|auto_generated|divider|divider|StageOut[195]~13194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~13145_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\);

\Mod1|auto_generated|divider|divider|StageOut[212]~13204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[195]~13194_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\);

\Mod1|auto_generated|divider|divider|StageOut[211]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\);

\Mod1|auto_generated|divider|divider|StageOut[193]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datac => \BIN[4]~input_o\,
	datad => \Add0~242_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\);

\Mod1|auto_generated|divider|divider|StageOut[210]~13147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[193]~110_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[193]~126_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\);

\Mod1|auto_generated|divider|divider|StageOut[209]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\ & (\Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\ & !\Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[210]~93_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[210]~13147_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~33\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\ & ((\Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\ # \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[211]~92_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\ = \Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[212]~91_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[212]~13204_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\ & (\Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\ & ((\Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\ & (\Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[213]~90_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~39\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~41\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\ & (\Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\ & !\Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[216]~87_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~45\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\ & ((\Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\ & (\Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\ # \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[217]~86_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~47\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\ & (\Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\ & !\Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[218]~85_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~49\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\ & ((\Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\ & (\Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\ # \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[219]~84_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~51\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\ & (\Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\ & !\Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[220]~83_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~53\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\ & ((\Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\ & (\Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~57\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\ # \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[221]~82_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~55\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~57\);

\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~57\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\);

\Mod1|auto_generated|divider|divider|StageOut[231]~13213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[214]~13202_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~38_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\);

\Mod1|auto_generated|divider|divider|StageOut[238]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[238]~49_combout\);

\Mod1|auto_generated|divider|divider|StageOut[220]~13196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[203]~13186_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\);

\Mod1|auto_generated|divider|divider|StageOut[237]~13207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[220]~13196_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\);

\Mod1|auto_generated|divider|divider|StageOut[236]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\);

\Mod1|auto_generated|divider|divider|StageOut[235]~13209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[218]~13198_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\);

\Mod1|auto_generated|divider|divider|StageOut[234]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\);

\Mod1|auto_generated|divider|divider|StageOut[233]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[233]~54_combout\);

\Mod1|auto_generated|divider|divider|StageOut[215]~13201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~36_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[198]~13191_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\);

\Mod1|auto_generated|divider|divider|StageOut[232]~13212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~40_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[215]~13201_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\);

\Mod1|auto_generated|divider|divider|StageOut[231]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\);

\Mod1|auto_generated|divider|divider|StageOut[230]~13214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~36_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[213]~13203_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\);

\Mod1|auto_generated|divider|divider|StageOut[229]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~38_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\);

\Mod1|auto_generated|divider|divider|StageOut[211]~13205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[194]~13146_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\);

\Mod1|auto_generated|divider|divider|StageOut[228]~13216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[211]~13205_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\);

\Mod1|auto_generated|divider|divider|StageOut[227]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~34_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\);

\Mod1|auto_generated|divider|divider|StageOut[209]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Add0~240_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\);

\Mod1|auto_generated|divider|divider|StageOut[226]~13148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[209]~94_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\);

\Mod1|auto_generated|divider|divider|StageOut[225]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\BIN[15]~input_o\ & \Add0~238_combout\ # !\BIN[15]~input_o\ & (\BIN[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~238_combout\,
	datac => \BIN[2]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\ # \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\)
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\ # \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[225]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[225]~62_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\ & (\Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\ & !\Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[226]~61_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[226]~13148_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~35\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\ & ((\Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\ & (\Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\ # \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[227]~13217_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[227]~60_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~37\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\ = \Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\) # 
-- !\Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\ # 
-- !\Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\ # GND))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[228]~59_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~39\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\ & (\Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\ & ((\Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\ & (\Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[229]~13215_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[229]~58_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~41\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\ & (\Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\ & !\Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[230]~57_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~43\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\ & ((\Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\ & (\Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\ # \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[231]~56_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~45\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~47\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\ & (\Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\ & !\Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[234]~53_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~51\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~53\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\ & (\Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\ & !\Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\ = CARRY(!\Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[236]~51_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~55\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\ & ((\Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\)) # !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\ & (\Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\ # 
-- \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\ # GND)
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\ # \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[237]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~57\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~59\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~61\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\);

\Mod1|auto_generated|divider|divider|StageOut[248]~13225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~42_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[231]~13213_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\);

\Div0|auto_generated|divider|divider|StageOut[35]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\);

\Div0|auto_generated|divider|divider|StageOut[35]~9084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[248]~13225_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\);

\Mod1|auto_generated|divider|divider|StageOut[238]~13206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~52_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[221]~13195_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\);

\Mod1|auto_generated|divider|divider|StageOut[255]~13218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[238]~13206_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~56_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\);

\Mod1|auto_generated|divider|divider|StageOut[255]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[255]~16_combout\);

\Mod1|auto_generated|divider|divider|StageOut[254]~13219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[237]~13207_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~54_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\);

\Mod1|auto_generated|divider|divider|StageOut[202]~13187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~40_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~46_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[185]~13178_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\);

\Mod1|auto_generated|divider|divider|StageOut[219]~13197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~44_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[202]~13187_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\);

\Mod1|auto_generated|divider|divider|StageOut[236]~13208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~48_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[219]~13197_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\);

\Mod1|auto_generated|divider|divider|StageOut[253]~13220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[236]~13208_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~52_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\);

\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[253]~18_combout\ # \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = CARRY(\Mod1|auto_generated|divider|divider|StageOut[253]~18_combout\ # \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[253]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\);

\Div0|auto_generated|divider|divider|StageOut[18]~9069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~9069_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~60_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[255]~13218_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~9069_combout\);

\Div0|auto_generated|divider|divider|StageOut[17]~9070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[254]~13219_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~58_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~9070_combout\);

\Div0|auto_generated|divider|divider|StageOut[16]~9071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~56_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[253]~13220_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\);

\Mod1|auto_generated|divider|divider|StageOut[252]~13221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~50_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[235]~13209_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\);

\Div0|auto_generated|divider|divider|StageOut[15]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~54_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[252]~13221_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\);

\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\ # \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\ # \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[16]~128_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\) # !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[16]~128_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[16]~128_combout\ & !\Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[18]~126_combout\ & !\Div0|auto_generated|divider|divider|StageOut[18]~9069_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~9069_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[22]~9074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[16]~9071_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\);

\Div0|auto_generated|divider|divider|StageOut[28]~9076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~9076_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[22]~9074_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~9076_combout\);

\Div0|auto_generated|divider|divider|StageOut[21]~9058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~9072_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[15]~129_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\);

\Div0|auto_generated|divider|divider|StageOut[27]~9077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~9058_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\);

\Div0|auto_generated|divider|divider|StageOut[23]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~116_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~116_combout\);

\Div0|auto_generated|divider|divider|StageOut[22]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~117_combout\);

\Mod1|auto_generated|divider|divider|StageOut[234]~13210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~44_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[217]~13199_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\);

\Mod1|auto_generated|divider|divider|StageOut[251]~13222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~48_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[234]~13210_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\);

\Div0|auto_generated|divider|divider|StageOut[20]~9075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~52_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[251]~13222_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\);

\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ # \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ # \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~9075_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[23]~9073_combout\ & !\Div0|auto_generated|divider|divider|StageOut[23]~116_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[23]~9073_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[23]~116_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[26]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\);

\Mod1|auto_generated|divider|divider|StageOut[233]~13211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~42_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~54_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[216]~13200_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\);

\Mod1|auto_generated|divider|divider|StageOut[250]~13223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[233]~13211_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\);

\Div0|auto_generated|divider|divider|StageOut[25]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\);

\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\) # !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[26]~108_combout\
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\ & !\Div0|auto_generated|divider|divider|StageOut[26]~108_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[28]~106_combout\ & !\Div0|auto_generated|divider|divider|StageOut[28]~9076_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~106_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~9076_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[32]~9080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~9059_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\);

\Div0|auto_generated|divider|divider|StageOut[38]~9082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~9082_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~9080_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~9082_combout\);

\Div0|auto_generated|divider|divider|StageOut[33]~9079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~9079_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~9077_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~9079_combout\);

\Div0|auto_generated|divider|divider|StageOut[32]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~97_combout\);

\Div0|auto_generated|divider|divider|StageOut[25]~9078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[250]~13223_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\);

\Div0|auto_generated|divider|divider|StageOut[31]~9060\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[25]~109_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[25]~109_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[25]~9078_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\);

\Mod1|auto_generated|divider|divider|StageOut[249]~13224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~44_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[232]~13212_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\);

\Div0|auto_generated|divider|divider|StageOut[30]~9081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~48_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[249]~13224_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\);

\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ # \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ # \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[31]~98_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\) # !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[31]~98_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[31]~98_combout\ & !\Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~98_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~9060_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[33]~96_combout\ & !\Div0|auto_generated|divider|divider|StageOut[33]~9079_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~96_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~9079_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[37]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\);

\Div0|auto_generated|divider|divider|StageOut[36]~9061\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~9081_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\);

\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\ # \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\ # \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[36]~88_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\) # !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[36]~88_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[36]~88_combout\ & !\Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[38]~86_combout\ & !\Div0|auto_generated|divider|divider|StageOut[38]~9082_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~86_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~9082_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[41]~9062\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[35]~89_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[35]~89_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[35]~9084_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\);

\Div0|auto_generated|divider|divider|StageOut[43]~9085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~9085_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~9083_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~9085_combout\);

\Div0|auto_generated|divider|divider|StageOut[42]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~77_combout\);

\Div0|auto_generated|divider|divider|StageOut[41]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~78_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~78_combout\);

\Mod1|auto_generated|divider|divider|StageOut[247]~13226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[230]~13214_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~40_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\);

\Div0|auto_generated|divider|divider|StageOut[40]~9087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\);

\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[43]~76_combout\ & !\Div0|auto_generated|divider|divider|StageOut[43]~9085_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~76_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~9085_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[47]~9089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[41]~9062_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\);

\Div0|auto_generated|divider|divider|StageOut[40]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~79_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[247]~13226_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~44_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~79_combout\);

\Div0|auto_generated|divider|divider|StageOut[46]~9063\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[40]~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~9087_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[40]~79_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\);

\Div0|auto_generated|divider|divider|StageOut[45]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[246]~13227_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\);

\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\ # \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\ # \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~9090_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[46]~68_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\) # !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[46]~68_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[46]~68_combout\ & !\Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~68_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~9063_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[47]~67_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\) # !\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[47]~67_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[47]~67_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[47]~67_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[47]~9089_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\);

\Div0|auto_generated|divider|divider|StageOut[42]~9086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~9061_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\);

\Div0|auto_generated|divider|divider|StageOut[48]~9088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~9088_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~9086_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~9088_combout\);

\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[48]~66_combout\ & !\Div0|auto_generated|divider|divider|StageOut[48]~9088_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~66_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~9088_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[53]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\);

\Div0|auto_generated|divider|divider|StageOut[52]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\);

\Div0|auto_generated|divider|divider|StageOut[51]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~58_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~58_combout\);

\Mod1|auto_generated|divider|divider|StageOut[245]~13228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~36_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[228]~13216_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\);

\Div0|auto_generated|divider|divider|StageOut[50]~9093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\);

\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[51]~58_combout\) # !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[51]~58_combout\
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\ & !\Div0|auto_generated|divider|divider|StageOut[51]~58_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~9064_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~58_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\) # !\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~9092_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~57_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[53]~9091_combout\ & !\Div0|auto_generated|divider|divider|StageOut[53]~56_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~9091_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[58]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~46_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~46_combout\);

\Div0|auto_generated|divider|divider|StageOut[57]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~47_combout\);

\Div0|auto_generated|divider|divider|StageOut[50]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~59_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~40_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[245]~13228_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~59_combout\);

\Div0|auto_generated|divider|divider|StageOut[56]~9065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[50]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~9093_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\);

\Div0|auto_generated|divider|divider|StageOut[55]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\);

\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\ # \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\ # \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[56]~48_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\) # !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[56]~48_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[56]~48_combout\ & !\Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~48_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~9065_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[58]~9094_combout\ & !\Div0|auto_generated|divider|divider|StageOut[58]~46_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~9094_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~46_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[63]~9097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~9097_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~9095_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~9097_combout\);

\Div0|auto_generated|divider|divider|StageOut[62]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\);

\Div0|auto_generated|divider|divider|StageOut[61]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~38_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~38_combout\);

\Div0|auto_generated|divider|divider|StageOut[60]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[243]~13230_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~36_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\);

\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\ # \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\)
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\ # \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~9099_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~39_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\);

\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\ & (\Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[61]~38_combout\) # !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\ & !\Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\ & 
-- !\Div0|auto_generated|divider|divider|StageOut[61]~38_combout\
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\ & !\Div0|auto_generated|divider|divider|StageOut[61]~38_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~38_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\);

\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\) # !\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~17\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\ & (\Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~9098_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~37_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~15\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~17\);

\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[63]~36_combout\ & !\Div0|auto_generated|divider|divider|StageOut[63]~9097_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~36_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~9097_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[55]~9096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[244]~13229_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\);

\Div0|auto_generated|divider|divider|StageOut[61]~9066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[55]~49_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~49_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[55]~9096_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\);

\Div0|auto_generated|divider|divider|StageOut[67]~9101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\ # 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~9066_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\);

\Div0|auto_generated|divider|divider|StageOut[68]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~26_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~26_combout\);

\Div0|auto_generated|divider|divider|StageOut[67]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\ = !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~27_combout\);

\Div0|auto_generated|divider|divider|StageOut[66]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~28_combout\ = !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~28_combout\);

\Div0|auto_generated|divider|divider|StageOut[65]~9102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\);

\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[68]~9100_combout\ & !\Div0|auto_generated|divider|divider|StageOut[68]~26_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~9100_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~26_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~17\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[73]~9103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~9103_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\ # 
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[67]~9101_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~9103_combout\);

\Div0|auto_generated|divider|divider|StageOut[72]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~17_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~14_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~17_combout\);

\Div0|auto_generated|divider|divider|StageOut[65]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~29_combout\ = !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\ # 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[242]~13149_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~29_combout\);

\Div0|auto_generated|divider|divider|StageOut[71]~9068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[71]~9068_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ & (\Div0|auto_generated|divider|divider|StageOut[65]~29_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[65]~29_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[65]~9102_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[71]~9068_combout\);

\Mod1|auto_generated|divider|divider|StageOut[224]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[224]~47_combout\ = \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\BIN[15]~input_o\ & (\Add0~236_combout\) # !\BIN[15]~input_o\ & \BIN[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[1]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datac => \Add0~236_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[224]~47_combout\);

\Mod1|auto_generated|divider|divider|StageOut[224]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[224]~63_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\ & (\BIN[15]~input_o\ & (\Add0~236_combout\) # !\BIN[15]~input_o\ & \BIN[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[1]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~58_combout\,
	datac => \Add0~236_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[224]~63_combout\);

\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\ = \Mod1|auto_generated|divider|divider|StageOut[224]~47_combout\ # \Mod1|auto_generated|divider|divider|StageOut[224]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[224]~47_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[224]~63_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\);

\Div0|auto_generated|divider|divider|StageOut[70]~9105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~9105_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\ # 
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[241]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~64_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~9105_combout\);

\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~13_cout\ = CARRY(\Div0|auto_generated|divider|divider|StageOut[70]~19_combout\ # \Div0|auto_generated|divider|divider|StageOut[70]~9105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~19_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~9105_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~13_cout\);

\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~15_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[71]~18_combout\ & !\Div0|auto_generated|divider|divider|StageOut[71]~9068_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~13_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[71]~18_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[71]~9068_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~13_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~15_cout\);

\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~17_cout\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~15_cout\ & (\Div0|auto_generated|divider|divider|StageOut[72]~9104_combout\ # 
-- \Div0|auto_generated|divider|divider|StageOut[72]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[72]~9104_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[72]~17_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~15_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~17_cout\);

\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~19_cout\ = CARRY(!\Div0|auto_generated|divider|divider|StageOut[73]~16_combout\ & !\Div0|auto_generated|divider|divider|StageOut[73]~9103_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~17_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[73]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~9103_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~17_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~19_cout\);

\Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~20_combout\ = \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~19_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~20_combout\);

\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ = \Add0~267_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ & VCC # !\Add0~267_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ = CARRY(!\Add0~267_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~267_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\);

\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ = \Add0~266_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ $ GND) # !\Add0~266_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ & VCC
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = CARRY(\Add0~266_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~266_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\);

\Mod0|auto_generated|divider|divider|StageOut[51]~412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\ = \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\);

\Mod0|auto_generated|divider|divider|StageOut[50]~413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\ = \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~413_combout\);

\Mod0|auto_generated|divider|divider|StageOut[49]~398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\ = \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\BIN[15]~input_o\ & \Add0~260_combout\ # !\BIN[15]~input_o\ & (\BIN[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~260_combout\,
	datab => \BIN[15]~input_o\,
	datac => \BIN[13]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\);

\Mod0|auto_generated|divider|divider|StageOut[48]~415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~415_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	datac => \Add0~258_combout\,
	datad => \BIN[12]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~415_combout\);

\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ & (\Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ & !\Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~412_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\);

\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\);

\Mod0|auto_generated|divider|divider|StageOut[68]~13863\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~396_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\);

\Mod0|auto_generated|divider|divider|StageOut[67]~13864\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~397_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\);

\Mod0|auto_generated|divider|divider|StageOut[66]~13865\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[49]~398_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\);

\Mod0|auto_generated|divider|divider|StageOut[65]~366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\BIN[15]~input_o\ & \Add0~258_combout\ # !\BIN[15]~input_o\ & (\BIN[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datab => \Add0~258_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[12]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\);

\Mod0|auto_generated|divider|divider|StageOut[64]~367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~367_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~256_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[11]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~367_combout\);

\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[64]~383_combout\ # \Mod0|auto_generated|divider|divider|StageOut[64]~367_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[64]~383_combout\ # \Mod0|auto_generated|divider|divider|StageOut[64]~367_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[64]~383_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[64]~367_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\);

\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\ & (\Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\ & !\Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[65]~382_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[65]~366_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\);

\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\ & (\Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\ & ((\Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\ & (\Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~381_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~13865_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~19\);

\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\ & (\Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~23\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\ # \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~379_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~23\);

\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\);

\Mod0|auto_generated|divider|divider|StageOut[85]~13866\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[68]~13863_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\);

\Mod0|auto_generated|divider|divider|StageOut[84]~13867\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[67]~13864_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\);

\Mod0|auto_generated|divider|divider|StageOut[83]~348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\);

\Mod0|auto_generated|divider|divider|StageOut[82]~349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~349_combout\);

\Mod0|auto_generated|divider|divider|StageOut[81]~350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\);

\Mod0|auto_generated|divider|divider|StageOut[80]~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~335_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\BIN[15]~input_o\ & (\Add0~254_combout\) # !\BIN[15]~input_o\ & \BIN[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	datac => \BIN[10]~input_o\,
	datad => \Add0~254_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~335_combout\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[80]~351_combout\ # \Mod0|auto_generated|divider|divider|StageOut[80]~335_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[80]~351_combout\ # \Mod0|auto_generated|divider|divider|StageOut[80]~335_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~351_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~335_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\ & (\Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\ & !\Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~350_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ & (\Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ & !\Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~13868_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[83]~348_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ & (\Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\ # \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~347_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\ & (\Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\ & !\Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~346_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~27\);

\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~27\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\);

\Mod0|auto_generated|divider|divider|StageOut[102]~13870\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~13866_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\);

\Mod0|auto_generated|divider|divider|StageOut[119]~13875\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~26_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\);

\Mod0|auto_generated|divider|divider|StageOut[101]~13871\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[84]~13867_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\);

\Mod0|auto_generated|divider|divider|StageOut[100]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\);

\Mod0|auto_generated|divider|divider|StageOut[99]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\);

\Mod0|auto_generated|divider|divider|StageOut[81]~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\ & (\BIN[15]~input_o\ & \Add0~256_combout\ # !\BIN[15]~input_o\ & (\BIN[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~256_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[11]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\);

\Mod0|auto_generated|divider|divider|StageOut[98]~13874\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[81]~334_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\);

\Mod0|auto_generated|divider|divider|StageOut[97]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\);

\Mod0|auto_generated|divider|divider|StageOut[96]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~303_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\BIN[15]~input_o\ & \Add0~252_combout\ # !\BIN[15]~input_o\ & (\BIN[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~252_combout\,
	datab => \BIN[15]~input_o\,
	datac => \BIN[9]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~303_combout\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[96]~319_combout\ # \Mod0|auto_generated|divider|divider|StageOut[96]~303_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[96]~319_combout\ # \Mod0|auto_generated|divider|divider|StageOut[96]~303_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~319_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~303_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\ & (\Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\ & !\Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~318_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\ & (\Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\ & (\Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~317_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\ & (\Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\ & !\Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~316_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\ & (\Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\ # \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~13872_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~315_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~25\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\ & (\Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\ & !\Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~314_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~27\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~31\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\ # \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~313_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~13870_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~29\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~31\);

\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\);

\Mod0|auto_generated|divider|divider|StageOut[118]~13876\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~13871_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\);

\Mod0|auto_generated|divider|divider|StageOut[117]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~282_combout\);

\Mod0|auto_generated|divider|divider|StageOut[116]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\);

\Mod0|auto_generated|divider|divider|StageOut[115]~13879\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[98]~13874_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\);

\Mod0|auto_generated|divider|divider|StageOut[114]~13880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~302_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\);

\Mod0|auto_generated|divider|divider|StageOut[113]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~286_combout\);

\Mod0|auto_generated|divider|divider|StageOut[112]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\BIN[15]~input_o\ & \Add0~250_combout\ # !\BIN[15]~input_o\ & (\BIN[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~250_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \BIN[15]~input_o\,
	datad => \BIN[8]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[112]~287_combout\ # \Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[112]~287_combout\ # \Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~287_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~21\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\ & (\Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\ & (\Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~285_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~25\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\ & (\Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\ # \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~283_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~27\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~29\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\ # \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~281_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\ & !\Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[119]~280_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35\);

\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\);

\Mod0|auto_generated|divider|divider|StageOut[136]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\);

\Mod0|auto_generated|divider|divider|StageOut[135]~13882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[118]~13876_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\);

\Mod0|auto_generated|divider|divider|StageOut[134]~13883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~13877_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\);

\Mod0|auto_generated|divider|divider|StageOut[99]~13873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~13869_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\);

\Mod0|auto_generated|divider|divider|StageOut[116]~13878\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[99]~13873_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\);

\Mod0|auto_generated|divider|divider|StageOut[133]~13884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~13878_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\);

\Mod0|auto_generated|divider|divider|StageOut[132]~13885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~13879_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\);

\Mod0|auto_generated|divider|divider|StageOut[131]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\);

\Mod0|auto_generated|divider|divider|StageOut[130]~13887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~270_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\);

\Mod0|auto_generated|divider|divider|StageOut[129]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~254_combout\);

\Mod0|auto_generated|divider|divider|StageOut[128]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~239_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \BIN[7]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~239_combout\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[128]~255_combout\ # \Mod0|auto_generated|divider|divider|StageOut[128]~239_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[128]~255_combout\ # \Mod0|auto_generated|divider|divider|StageOut[128]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~255_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~239_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~23\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\ & (\Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\ & (\Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~253_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~25\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\ & (\Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\ & !\Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[131]~252_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~27\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\ # \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~251_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~13885_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~29\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ & !\Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~250_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\ # \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~249_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~13883_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\ & !\Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~248_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\ & ((\Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~39\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\ # \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[136]~247_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~39\);

\Mod0|auto_generated|divider|divider|StageOut[136]~13881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[119]~13875_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~30_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\);

\Mod0|auto_generated|divider|divider|StageOut[153]~13888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[136]~13881_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\);

\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~39\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\);

\Mod0|auto_generated|divider|divider|StageOut[152]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\);

\Mod0|auto_generated|divider|divider|StageOut[151]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\);

\Mod0|auto_generated|divider|divider|StageOut[150]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\);

\Mod0|auto_generated|divider|divider|StageOut[149]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~30_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\);

\Mod0|auto_generated|divider|divider|StageOut[148]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\);

\Mod0|auto_generated|divider|divider|StageOut[147]~13894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[130]~13887_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\);

\Mod0|auto_generated|divider|divider|StageOut[129]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\BIN[15]~input_o\ & (\Add0~250_combout\) # !\BIN[15]~input_o\ & \BIN[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[8]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Add0~250_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\);

\Mod0|auto_generated|divider|divider|StageOut[146]~13895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~238_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\);

\Mod0|auto_generated|divider|divider|StageOut[145]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\);

\Mod0|auto_generated|divider|divider|StageOut[144]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~207_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Add0~246_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~207_combout\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[144]~223_combout\ # \Mod0|auto_generated|divider|divider|StageOut[144]~207_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[144]~223_combout\ # \Mod0|auto_generated|divider|divider|StageOut[144]~207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~223_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~207_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\ & (\Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\ & !\Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~222_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~25\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\ & (\Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\ & (\Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~221_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~13895_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~27\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~29\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\ # \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~219_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\ & !\Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~13892_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[149]~218_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\ # \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~217_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\ & !\Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[151]~216_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ & ((\Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ & (\Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\ # \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[152]~215_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\ & (\Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\ & !\Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[153]~214_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~41\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\);

\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\);

\Mod0|auto_generated|divider|divider|StageOut[170]~13896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~38_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[153]~13888_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\);

\Mod0|auto_generated|divider|divider|StageOut[169]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\);

\Mod0|auto_generated|divider|divider|StageOut[168]~13898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[151]~13890_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\);

\Mod0|auto_generated|divider|divider|StageOut[150]~13891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[133]~13884_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\);

\Mod0|auto_generated|divider|divider|StageOut[167]~13899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~32_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[150]~13891_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\);

\Mod0|auto_generated|divider|divider|StageOut[166]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\);

\Mod0|auto_generated|divider|divider|StageOut[131]~13886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[114]~13880_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\);

\Mod0|auto_generated|divider|divider|StageOut[148]~13893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[131]~13886_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\);

\Mod0|auto_generated|divider|divider|StageOut[165]~13901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[148]~13893_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\);

\Mod0|auto_generated|divider|divider|StageOut[164]~13902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~26_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[147]~13894_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\);

\Mod0|auto_generated|divider|divider|StageOut[163]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\);

\Mod0|auto_generated|divider|divider|StageOut[145]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\BIN[15]~input_o\ & \Add0~248_combout\ # !\BIN[15]~input_o\ & (\BIN[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~248_combout\,
	datab => \BIN[7]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\);

\Mod0|auto_generated|divider|divider|StageOut[162]~13904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~206_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\);

\Mod0|auto_generated|divider|divider|StageOut[161]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\);

\Mod0|auto_generated|divider|divider|StageOut[160]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~175_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\BIN[15]~input_o\ & \Add0~244_combout\ # !\BIN[15]~input_o\ & (\BIN[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~244_combout\,
	datab => \BIN[5]~input_o\,
	datac => \BIN[15]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~175_combout\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\ & (\Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\ & !\Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~190_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~27\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~29\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\ & !\Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~188_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\ # \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~187_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~13902_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~35\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\ & ((\Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\ # \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[166]~185_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\ & (\Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\ & !\Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[167]~184_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~39\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~41\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\ & (\Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\ & !\Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~182_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~43\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\ & (\Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~47\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\ # \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~181_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~45\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~47\);

\Mod0|auto_generated|divider|divider|StageOut[187]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~148_combout\);

\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~47\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\);

\Mod0|auto_generated|divider|divider|StageOut[186]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[186]~149_combout\);

\Mod0|auto_generated|divider|divider|StageOut[185]~13907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~13898_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\);

\Mod0|auto_generated|divider|divider|StageOut[184]~13908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~36_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[167]~13899_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\);

\Mod0|auto_generated|divider|divider|StageOut[183]~13909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[166]~13900_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~34_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\);

\Mod0|auto_generated|divider|divider|StageOut[182]~13910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[165]~13901_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\);

\Mod0|auto_generated|divider|divider|StageOut[181]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~34_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\);

\Mod0|auto_generated|divider|divider|StageOut[180]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\);

\Mod0|auto_generated|divider|divider|StageOut[179]~13913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~26_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[162]~13904_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\);

\Mod0|auto_generated|divider|divider|StageOut[178]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\);

\Mod0|auto_generated|divider|divider|StageOut[177]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\BIN[15]~input_o\ & (\Add0~244_combout\) # !\BIN[15]~input_o\ & \BIN[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \BIN[5]~input_o\,
	datac => \Add0~244_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\);

\Mod0|auto_generated|divider|divider|StageOut[176]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~159_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[4]~input_o\,
	datab => \Add0~242_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~159_combout\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\ # \Mod0|auto_generated|divider|divider|StageOut[176]~159_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\ # \Mod0|auto_generated|divider|divider|StageOut[176]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~159_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\ & (\Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\ & !\Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~158_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~29\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\ & ((\Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~157_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\ & !\Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[179]~156_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[179]~13913_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\ & ((\Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\ # \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~155_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\ & !\Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[181]~13911_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[181]~154_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\ & ((\Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\ & (\Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\ # \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[182]~153_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~39\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~41\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\ & (\Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\ & !\Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[185]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[185]~13907_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~45\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~47\);

\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~51\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\);

\Mod0|auto_generated|divider|divider|StageOut[187]~13905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[170]~13896_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\);

\Mod0|auto_generated|divider|divider|StageOut[204]~13915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~46_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[187]~13905_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\);

\Mod0|auto_generated|divider|divider|StageOut[152]~13889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[135]~13882_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\);

\Mod0|auto_generated|divider|divider|StageOut[169]~13897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~36_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~40_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[152]~13889_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\);

\Mod0|auto_generated|divider|divider|StageOut[186]~13906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[169]~13897_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\);

\Mod0|auto_generated|divider|divider|StageOut[203]~13916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[186]~13906_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\);

\Mod0|auto_generated|divider|divider|StageOut[202]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\);

\Mod0|auto_generated|divider|divider|StageOut[201]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[201]~118_combout\);

\Mod0|auto_generated|divider|divider|StageOut[200]~13919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[183]~13909_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~38_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\);

\Mod0|auto_generated|divider|divider|StageOut[199]~13920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~36_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[182]~13910_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\);

\Mod0|auto_generated|divider|divider|StageOut[198]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~38_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\);

\Mod0|auto_generated|divider|divider|StageOut[197]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[197]~122_combout\);

\Mod0|auto_generated|divider|divider|StageOut[196]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~34_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\);

\Mod0|auto_generated|divider|divider|StageOut[161]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & (\BIN[15]~input_o\ & \Add0~246_combout\ # !\BIN[15]~input_o\ & (\BIN[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~246_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datad => \BIN[6]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\);

\Mod0|auto_generated|divider|divider|StageOut[178]~13914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\);

\Mod0|auto_generated|divider|divider|StageOut[195]~13924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~13914_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\);

\Mod0|auto_generated|divider|divider|StageOut[194]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[194]~125_combout\);

\Mod0|auto_generated|divider|divider|StageOut[193]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\BIN[15]~input_o\ & (\Add0~242_combout\) # !\BIN[15]~input_o\ & \BIN[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \BIN[4]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Add0~242_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\);

\Mod0|auto_generated|divider|divider|StageOut[192]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[192]~111_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\BIN[15]~input_o\ & \Add0~240_combout\ # !\BIN[15]~input_o\ & (\BIN[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~240_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \BIN[3]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[192]~111_combout\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\ & (\Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\ & !\Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[193]~126_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~31\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~33\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\ & !\Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[195]~124_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\ & ((\Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\ # \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[196]~13923_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[196]~123_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\ & ((\Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\ & (\Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\ # \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[198]~13921_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[198]~121_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~41\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\ & (\Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\ & !\Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[199]~120_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~43\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\ & ((\Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\ & (\Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\ # \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[200]~119_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[200]~13919_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~45\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~47\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\ & ((\Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\ & (\Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\ # \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[202]~13917_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[202]~117_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~49\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\ & (\Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\ & !\Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[203]~116_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[203]~13916_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~51\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~53\);

\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~55\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\);

\Mod0|auto_generated|divider|divider|StageOut[221]~13926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~50_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[204]~13915_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\);

\Mod0|auto_generated|divider|divider|StageOut[220]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\);

\Mod0|auto_generated|divider|divider|StageOut[219]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~50_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\);

\Mod0|auto_generated|divider|divider|StageOut[201]~13918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[184]~13908_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\);

\Mod0|auto_generated|divider|divider|StageOut[218]~13929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~44_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[201]~13918_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\);

\Mod0|auto_generated|divider|divider|StageOut[217]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\);

\Mod0|auto_generated|divider|divider|StageOut[216]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[216]~87_combout\);

\Mod0|auto_generated|divider|divider|StageOut[215]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[215]~88_combout\);

\Mod0|auto_generated|divider|divider|StageOut[180]~13912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~13903_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\);

\Mod0|auto_generated|divider|divider|StageOut[197]~13922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~32_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[180]~13912_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~48_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\);

\Mod0|auto_generated|divider|divider|StageOut[214]~13933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~36_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[197]~13922_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\);

\Mod0|auto_generated|divider|divider|StageOut[213]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~38_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\);

\Mod0|auto_generated|divider|divider|StageOut[212]~13935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[195]~13924_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~32_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\);

\Mod0|auto_generated|divider|divider|StageOut[211]~13936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[194]~13925_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~30_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\);

\Mod0|auto_generated|divider|divider|StageOut[210]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[210]~93_combout\);

\Mod0|auto_generated|divider|divider|StageOut[209]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\);

\Mod0|auto_generated|divider|divider|StageOut[208]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[208]~95_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\BIN[15]~input_o\ & \Add0~238_combout\ # !\BIN[15]~input_o\ & (\BIN[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[15]~input_o\,
	datab => \Add0~238_combout\,
	datac => \BIN[2]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[208]~95_combout\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[208]~79_combout\ # \Mod0|auto_generated|divider|divider|StageOut[208]~95_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[208]~79_combout\ # \Mod0|auto_generated|divider|divider|StageOut[208]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[208]~79_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[208]~95_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~34_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\ & (\Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\ & !\Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[209]~94_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~33\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~35\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~42_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\ & (\Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\ & !\Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[213]~13934_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[213]~90_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~41\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~42_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~44_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\ & ((\Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\ & (\Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\ # \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[214]~89_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[214]~13933_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~43\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~44_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~45\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~50_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\ & (\Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\ & !\Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[217]~13930_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[217]~86_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~49\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~50_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~52_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\ & ((\Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\ & (\Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\ # \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[218]~85_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[218]~13929_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~51\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~52_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~54_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\ & (\Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\ & !\Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[219]~13928_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[219]~84_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~53\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~54_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~56_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\ & ((\Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\)) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\ & (\Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\ # GND)
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\ # \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[220]~13927_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[220]~83_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~55\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~56_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~58_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\ & (\Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\ & !\Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~59\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[221]~82_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[221]~13926_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~57\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~58_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~59\);

\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~59\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\);

\Mod0|auto_generated|divider|divider|StageOut[238]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[238]~49_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~58_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~58_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[238]~49_combout\);

\Mod0|auto_generated|divider|divider|StageOut[237]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[237]~50_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~56_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[237]~50_combout\);

\Mod0|auto_generated|divider|divider|StageOut[236]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[236]~51_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~54_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~54_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[236]~51_combout\);

\Mod0|auto_generated|divider|divider|StageOut[235]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[235]~52_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[235]~52_combout\);

\Mod0|auto_generated|divider|divider|StageOut[234]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[234]~53_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~50_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~50_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[234]~53_combout\);

\Mod0|auto_generated|divider|divider|StageOut[216]~13931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[199]~13920_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~40_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\);

\Mod0|auto_generated|divider|divider|StageOut[233]~13943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[233]~13943_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[216]~13931_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~44_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[233]~13943_combout\);

\Mod0|auto_generated|divider|divider|StageOut[232]~13944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[232]~13944_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[215]~13932_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~42_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[232]~13944_combout\);

\Mod0|auto_generated|divider|divider|StageOut[231]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[231]~56_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~44_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~44_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[231]~56_combout\);

\Mod0|auto_generated|divider|divider|StageOut[230]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[230]~57_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~42_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~42_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[230]~57_combout\);

\Mod0|auto_generated|divider|divider|StageOut[229]~13947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[229]~13947_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[212]~13935_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[229]~13947_combout\);

\Mod0|auto_generated|divider|divider|StageOut[228]~13948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[228]~13948_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~34_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[211]~13936_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[228]~13948_combout\);

\Mod0|auto_generated|divider|divider|StageOut[210]~13937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[193]~110_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~52_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\);

\Mod0|auto_generated|divider|divider|StageOut[227]~13949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[227]~13949_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~32_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[210]~13937_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[227]~13949_combout\);

\Mod0|auto_generated|divider|divider|StageOut[209]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\ = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\ & (\BIN[15]~input_o\ & (\Add0~240_combout\) # !\BIN[15]~input_o\ & \BIN[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[3]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	datac => \BIN[15]~input_o\,
	datad => \Add0~240_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\);

\Mod0|auto_generated|divider|divider|StageOut[226]~13950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\ # 
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~30_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[209]~78_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~56_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\);

\Mod0|auto_generated|divider|divider|StageOut[225]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\BIN[15]~input_o\ & (\Add0~238_combout\) # !\BIN[15]~input_o\ & \BIN[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[2]~input_o\,
	datab => \Add0~238_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\);

\Mod0|auto_generated|divider|divider|StageOut[224]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[224]~47_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\ & (\BIN[15]~input_o\ & (\Add0~236_combout\) # !\BIN[15]~input_o\ & \BIN[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[1]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	datac => \Add0~236_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[224]~47_combout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~34_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[224]~63_combout\ # \Mod0|auto_generated|divider|divider|StageOut[224]~47_combout\)
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[224]~63_combout\ # \Mod0|auto_generated|divider|divider|StageOut[224]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[224]~63_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[224]~47_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~34_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~36_combout\ = \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\ & (\Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\ & !\Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\ & 
-- !\Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~35\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~36_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~38_combout\ = \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\ & ((\Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~39\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\ & (\Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~37\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~38_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~39\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~41_cout\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[227]~60_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[227]~13949_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[227]~60_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[227]~13949_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~39\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~41_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~43_cout\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[228]~59_combout\ # \Mod0|auto_generated|divider|divider|StageOut[228]~13948_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~41_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[228]~59_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[228]~13948_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~41_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~43_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~45_cout\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[229]~58_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[229]~13947_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~43_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[229]~58_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[229]~13947_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~43_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~45_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~47_cout\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[230]~13946_combout\ # \Mod0|auto_generated|divider|divider|StageOut[230]~57_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~45_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[230]~13946_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[230]~57_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~45_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~47_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~49_cout\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[231]~13945_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[231]~56_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~47_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[231]~13945_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[231]~56_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~47_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~49_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~51_cout\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[232]~55_combout\ # \Mod0|auto_generated|divider|divider|StageOut[232]~13944_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~49_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[232]~55_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[232]~13944_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~49_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~51_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~53_cout\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[233]~54_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[233]~13943_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~51_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[233]~54_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[233]~13943_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~51_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~53_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~55_cout\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[234]~13942_combout\ # \Mod0|auto_generated|divider|divider|StageOut[234]~53_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~53_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[234]~13942_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[234]~53_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~53_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~55_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~57_cout\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[235]~13941_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[235]~52_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~55_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[235]~13941_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[235]~52_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~55_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~57_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~59_cout\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[236]~13940_combout\ # \Mod0|auto_generated|divider|divider|StageOut[236]~51_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~57_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[236]~13940_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[236]~51_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~57_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~59_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~61_cout\ = CARRY(!\Mod0|auto_generated|divider|divider|StageOut[237]~13939_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[237]~50_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~59_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[237]~13939_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[237]~50_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~59_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~61_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~63_cout\ = CARRY(\Mod0|auto_generated|divider|divider|StageOut[238]~13938_combout\ # \Mod0|auto_generated|divider|divider|StageOut[238]~49_combout\ # 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~61_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[238]~13938_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[238]~49_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~61_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~63_cout\);

\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~63_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~63_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\);

\Add0~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~276_combout\ = \BIN[15]~input_o\ & (\Add0~236_combout\) # !\BIN[15]~input_o\ & \BIN[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BIN[1]~input_o\,
	datac => \Add0~236_combout\,
	datad => \BIN[15]~input_o\,
	combout => \Add0~276_combout\);

\Mod0|auto_generated|divider|divider|StageOut[241]~13860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[241]~13860_combout\ = \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ & (\Add0~276_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ & 
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~34_combout\,
	datad => \Add0~276_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[241]~13860_combout\);

\Mod0|auto_generated|divider|divider|StageOut[225]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~32_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\);

\Mod0|auto_generated|divider|divider|StageOut[242]~13861\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[242]~13861_combout\ = \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[225]~62_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[225]~46_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~36_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[242]~13861_combout\);

\Mod0|auto_generated|divider|divider|StageOut[226]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\ = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~34_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~60_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\);

\Mod0|auto_generated|divider|divider|StageOut[243]~13862\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[243]~13862_combout\ = \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\ # 
-- \Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\) # !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[226]~13950_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[226]~61_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~64_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~38_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[243]~13862_combout\);

ww_BCD4(0) <= \BCD4[0]~output_o\;

ww_BCD4(1) <= \BCD4[1]~output_o\;

ww_BCD4(2) <= \BCD4[2]~output_o\;

ww_BCD4(3) <= \BCD4[3]~output_o\;

ww_BCD3(0) <= \BCD3[0]~output_o\;

ww_BCD3(1) <= \BCD3[1]~output_o\;

ww_BCD3(2) <= \BCD3[2]~output_o\;

ww_BCD3(3) <= \BCD3[3]~output_o\;

ww_BCD2(0) <= \BCD2[0]~output_o\;

ww_BCD2(1) <= \BCD2[1]~output_o\;

ww_BCD2(2) <= \BCD2[2]~output_o\;

ww_BCD2(3) <= \BCD2[3]~output_o\;

ww_BCD1(0) <= \BCD1[0]~output_o\;

ww_BCD1(1) <= \BCD1[1]~output_o\;

ww_BCD1(2) <= \BCD1[2]~output_o\;

ww_BCD1(3) <= \BCD1[3]~output_o\;

ww_BCD0(0) <= \BCD0[0]~output_o\;

ww_BCD0(1) <= \BCD0[1]~output_o\;

ww_BCD0(2) <= \BCD0[2]~output_o\;

ww_BCD0(3) <= \BCD0[3]~output_o\;

ww_NSIGN <= \NSIGN~output_o\;
END structure;


