Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 10 11:13:10 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file fir8_test_timing_summary_postroute_physopted.rpt -pb fir8_test_timing_summary_postroute_physopted.pb -rpx fir8_test_timing_summary_postroute_physopted.rpx
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0                  992        0.168        0.000                      0                  992        4.250        0.000                       0                   335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 4.750}        9.500           105.263         
virtual_clock  {0.000 4.750}        9.500           105.263         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.648        0.000                      0                  639        0.168        0.000                      0                  639        4.250        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  7.624        0.000                      0                    1        0.285        0.000                      0                    1  
clk            virtual_clock        0.093        0.000                      0                   30        2.910        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.205        0.000                      0                  322        0.335        0.000                      0                  322  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 r_mult_reg[3]0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[2]0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.518ns (22.145%)  route 1.821ns (77.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 13.800 - 9.500 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.557     4.563    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  r_mult_reg[3]0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  r_mult_reg[3]0_i_1/Q
                         net (fo=99, routed)          1.821     6.902    r_mult_reg[3]0_i_1_n_0
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.536    13.800    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/CLK
                         clock pessimism              0.322    14.121    
                         clock uncertainty           -0.035    14.086    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    10.550    fir_filter_i4/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 r_mult_reg[3]0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[2]0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.518ns (22.145%)  route 1.821ns (77.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 13.800 - 9.500 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.557     4.563    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  r_mult_reg[3]0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  r_mult_reg[3]0_i_1/Q
                         net (fo=99, routed)          1.821     6.902    r_mult_reg[3]0_i_1_n_0
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.536    13.800    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/CLK
                         clock pessimism              0.322    14.121    
                         clock uncertainty           -0.035    14.086    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    10.550    fir_filter_i4/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 r_mult_reg[3]0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[3]0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.518ns (22.145%)  route 1.821ns (77.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 13.802 - 9.500 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.557     4.563    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  r_mult_reg[3]0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  r_mult_reg[3]0_i_1/Q
                         net (fo=99, routed)          1.821     6.902    r_mult_reg[3]0_i_1_n_0
    DSP48_X0Y4           DSP48E1                                      r  fir_filter_i4/r_mult_reg[3]0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.538    13.802    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  fir_filter_i4/r_mult_reg[3]0/CLK
                         clock pessimism              0.322    14.123    
                         clock uncertainty           -0.035    14.088    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    10.552    fir_filter_i4/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 r_mult_reg[3]0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[3]0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.518ns (22.145%)  route 1.821ns (77.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 13.802 - 9.500 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.557     4.563    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  r_mult_reg[3]0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  r_mult_reg[3]0_i_1/Q
                         net (fo=99, routed)          1.821     6.902    r_mult_reg[3]0_i_1_n_0
    DSP48_X0Y4           DSP48E1                                      r  fir_filter_i4/r_mult_reg[3]0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.538    13.802    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  fir_filter_i4/r_mult_reg[3]0/CLK
                         clock pessimism              0.322    14.123    
                         clock uncertainty           -0.035    14.088    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    10.552    fir_filter_i4/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 r_mult_reg[3]0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[2]0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.518ns (23.668%)  route 1.671ns (76.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 13.800 - 9.500 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.557     4.563    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  r_mult_reg[3]0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  r_mult_reg[3]0_i_1/Q
                         net (fo=99, routed)          1.671     6.752    r_mult_reg[3]0_i_1_n_0
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.536    13.800    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/CLK
                         clock pessimism              0.322    14.121    
                         clock uncertainty           -0.035    14.086    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    10.550    fir_filter_i4/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 r_mult_reg[3]0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[3]0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.518ns (25.912%)  route 1.481ns (74.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 13.802 - 9.500 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.557     4.563    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  r_mult_reg[3]0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  r_mult_reg[3]0_i_1/Q
                         net (fo=99, routed)          1.481     6.562    r_mult_reg[3]0_i_1_n_0
    DSP48_X0Y4           DSP48E1                                      r  fir_filter_i4/r_mult_reg[3]0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.538    13.802    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  fir_filter_i4/r_mult_reg[3]0/CLK
                         clock pessimism              0.322    14.123    
                         clock uncertainty           -0.035    14.088    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    10.552    fir_filter_i4/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[2]0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.478ns (29.829%)  route 1.124ns (70.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 13.800 - 9.500 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.561     4.567    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478     5.045 r  fir_filter_i4/p_data_reg[2][5]/Q
                         net (fo=2, routed)           1.124     6.169    p_data_reg[2][5]
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.536    13.800    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  fir_filter_i4/r_mult_reg[2]0/CLK
                         clock pessimism              0.322    14.121    
                         clock uncertainty           -0.035    14.086    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.899    10.187    fir_filter_i4/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                         10.187    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.518ns (29.240%)  route 1.254ns (70.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.552     4.558    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.076 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.254     6.329    p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.534    13.798    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722    10.375    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.518ns (29.240%)  route 1.254ns (70.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.552     4.558    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.076 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.254     6.329    p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.534    13.798    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    10.375    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.518ns (29.240%)  route 1.254ns (70.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.552     4.558    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.076 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.254     6.329    p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.534    13.798    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    10.375    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  4.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.388    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  fir_filter_i4/p_data_reg[1][7]/Q
                         net (fo=2, routed)           0.068     1.620    p_data_reg[1][7]
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.829     1.902    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][7]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X12Y16         FDCE (Hold_fdce_C_D)         0.064     1.452    fir_filter_i4/p_data_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.387    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.164     1.551 r  fir_filter_i4/p_data_reg[1][8]/Q
                         net (fo=2, routed)           0.068     1.619    p_data_reg[1][8]
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.828     1.901    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][8]/C
                         clock pessimism             -0.514     1.387    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.064     1.451    fir_filter_i4/p_data_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.387    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.164     1.551 r  fir_filter_i4/p_data_reg[1][9]/Q
                         net (fo=2, routed)           0.068     1.619    p_data_reg[1][9]
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.828     1.901    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][9]/C
                         clock pessimism             -0.514     1.387    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.064     1.451    fir_filter_i4/p_data_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.388    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  fir_filter_i4/p_data_reg[1][6]/Q
                         net (fo=2, routed)           0.068     1.620    p_data_reg[1][6]
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.829     1.902    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][6]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X12Y16         FDCE (Hold_fdce_C_D)         0.064     1.452    fir_filter_i4/p_data_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.387    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.164     1.551 r  fir_filter_i4/p_data_reg[1][10]/Q
                         net (fo=2, routed)           0.068     1.619    p_data_reg[1][10]
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.828     1.901    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][10]/C
                         clock pessimism             -0.514     1.387    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.060     1.447    fir_filter_i4/p_data_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.388    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  fir_filter_i4/p_data_reg[1][4]/Q
                         net (fo=2, routed)           0.068     1.620    p_data_reg[1][4]
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.829     1.902    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][4]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X12Y16         FDCE (Hold_fdce_C_D)         0.060     1.448    fir_filter_i4/p_data_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.387    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.164     1.551 r  fir_filter_i4/p_data_reg[1][11]/Q
                         net (fo=2, routed)           0.068     1.619    p_data_reg[1][11]
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.828     1.901    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/p_data_reg[2][11]/C
                         clock pessimism             -0.514     1.387    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.053     1.440    fir_filter_i4/p_data_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.388    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  fir_filter_i4/p_data_reg[1][5]/Q
                         net (fo=2, routed)           0.068     1.620    p_data_reg[1][5]
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.829     1.902    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][5]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X12Y16         FDCE (Hold_fdce_C_D)         0.053     1.441    fir_filter_i4/p_data_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.556     1.383    clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.164     1.547 r  dds_sine_i3/o_sine_reg[9]/Q
                         net (fo=1, routed)           0.114     1.661    sine_in_OBUF[9]
    SLICE_X10Y20         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.825     1.898    clk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism             -0.480     1.418    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.063     1.481    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.193%)  route 0.113ns (40.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.554     1.381    clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.164     1.545 r  dds_sine_i3/o_sine_reg[10]/Q
                         net (fo=1, routed)           0.113     1.658    sine_in_OBUF[10]
    SLICE_X10Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.823     1.896    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/C
                         clock pessimism             -0.480     1.416    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.059     1.475    fir_filter_i4/p_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.750 }
Period(ns):         9.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB18_X0Y12   dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.500       7.345      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y7     fir_filter_i4/r_mult_reg[1]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y5     fir_filter_i4/r_mult_reg[2]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y4     fir_filter_i4/r_mult_reg[3]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y1     fir_filter_i4/r_mult_reg[4]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y0     fir_filter_i4/r_mult_reg[5]0/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X12Y19   r_mult_reg[3]0_i_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y31    dds_sine_i3/o_sine_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y32    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X7Y15    dds_sine_i3/r_nco_reg[31]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X7Y15    dds_sine_i3/r_nco_reg[31]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X6Y15    dds_sine_i3/r_nco_reg[31]_rep__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X6Y15    dds_sine_i3/r_nco_reg[31]_rep__2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X12Y19   r_mult_reg[3]0_i_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y24    dds_sine_i3/o_sine_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y25    dds_sine_i3/o_sine_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y4     fir_filter_i4/o_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y5     fir_filter_i4/o_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y6     fir_filter_i4/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X10Y20   fir_filter_i4/p_data_reg[0][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.060ns (17.202%)  route 5.104ns (82.798%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 13.784 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           5.104     6.040    addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.164 r  r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.164    start_phase[31]
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.520    13.784    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    13.784    
                         clock uncertainty           -0.025    13.759    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)        0.029    13.788    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  7.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.210ns (8.990%)  route 2.131ns (91.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           2.131     2.297    addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     2.342 r  r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.342    start_phase[31]
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 3.070ns (64.767%)  route 1.670ns (35.233%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.636     4.642    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.456     5.098 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           1.670     6.768    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.382 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.382    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 3.056ns (64.765%)  route 1.663ns (35.235%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.633     4.639    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           1.663     6.758    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.358 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.358    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 3.086ns (66.860%)  route 1.530ns (33.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.618     4.624    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.080 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.609    dds_sine_i3/o_sine_reg[5]_lopt_replica_1
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.239 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.239    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 3.068ns (66.728%)  route 1.530ns (33.272%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.636     4.642    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.098 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           1.530     6.627    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.239 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.239    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.063ns (66.699%)  route 1.530ns (33.301%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.638     4.644    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           1.530     6.629    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.237 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.237    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 3.063ns (66.693%)  route 1.530ns (33.307%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.638     4.644    clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           1.530     6.629    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.236 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.236    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 3.080ns (66.817%)  route 1.530ns (33.183%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.620     4.626    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.611    dds_sine_i3/o_sine_reg[6]_lopt_replica_1
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.235 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.235    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 3.065ns (66.711%)  route 1.530ns (33.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           1.530     6.625    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.235 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.235    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 3.068ns (66.730%)  route 1.530ns (33.270%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.630     4.636    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.621    dds_sine_i3/o_sine_reg[12]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         2.612     9.233 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.233    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 3.057ns (66.649%)  route 1.530ns (33.351%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.635     4.641    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.097 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           1.530     6.626    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.227 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.227    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.244ns (81.488%)  route 0.283ns (18.512%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.582     1.409    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.832    dds_sine_i3/o_sine_reg[4]_lopt_replica_1
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.935 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.935    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.248ns (81.538%)  route 0.283ns (18.462%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.583     1.410    clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.833    dds_sine_i3/o_sine_reg[3]_lopt_replica_1
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.940 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.940    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.248ns (81.537%)  route 0.283ns (18.463%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.587     1.414    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.837    dds_sine_i3/o_sine_reg[9]_lopt_replica_1
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 1.247ns (81.522%)  route 0.283ns (18.478%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.589     1.416    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.839    dds_sine_i3/o_sine_reg[11]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.945 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.945    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.252ns (81.584%)  route 0.283ns (18.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.835    dds_sine_i3/o_sine_reg[1]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.946 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.946    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.252ns (81.590%)  route 0.283ns (18.410%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    dds_sine_i3/o_sine_reg[0]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.948 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.948    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.247ns (81.532%)  route 0.283ns (18.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.591     1.418    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  fir_filter_i4/o_data_reg[9]/Q
                         net (fo=1, routed)           0.283     1.841    sine_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.948 r  sine_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.948    sine_out[9]
    U18                                                               r  sine_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.254ns (81.618%)  route 0.283ns (18.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    dds_sine_i3/o_sine_reg[8]_lopt_replica_1
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.950 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.254ns (81.608%)  route 0.283ns (18.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.588     1.415    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.838    dds_sine_i3/o_sine_reg[10]_lopt_replica_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.951 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.255ns (81.618%)  route 0.283ns (18.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.591     1.418    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.841    dds_sine_i3/o_sine_reg[13]_lopt_replica_1
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.955 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.955    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  2.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 1.058ns (13.021%)  route 7.069ns (86.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 13.773 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         4.254     8.128    r_start_phase[31]_i_2_n_0
    SLICE_X1Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.509    13.773    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.333    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 1.058ns (13.273%)  route 6.915ns (86.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 13.775 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         4.100     7.973    r_start_phase[31]_i_2_n_0
    SLICE_X1Y32          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.511    13.775    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    13.775    
                         clock uncertainty           -0.035    13.740    
    SLICE_X1Y32          FDCE (Recov_fdce_C_CLR)     -0.405    13.335    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.335    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 1.058ns (13.412%)  route 6.832ns (86.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 13.776 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         4.017     7.891    r_start_phase[31]_i_2_n_0
    SLICE_X1Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.512    13.776    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.336    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 1.058ns (13.484%)  route 6.790ns (86.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 13.772 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.975     7.848    r_start_phase[31]_i_2_n_0
    SLICE_X1Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.508    13.772    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                         clock pessimism              0.000    13.772    
                         clock uncertainty           -0.035    13.737    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    13.332    dds_sine_i3/o_sine_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 1.058ns (13.514%)  route 6.773ns (86.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 13.772 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.958     7.831    r_start_phase[31]_i_2_n_0
    SLICE_X1Y30          FDCE                                         f  dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.508    13.772    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                         clock pessimism              0.000    13.772    
                         clock uncertainty           -0.035    13.737    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    13.332    dds_sine_i3/o_sine_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 1.058ns (13.667%)  route 6.685ns (86.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 13.777 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.870     7.743    r_start_phase[31]_i_2_n_0
    SLICE_X1Y34          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.513    13.777    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X1Y34          FDCE (Recov_fdce_C_CLR)     -0.405    13.337    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.337    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.058ns (14.734%)  route 6.124ns (85.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 13.703 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.309     7.182    r_start_phase[31]_i_2_n_0
    SLICE_X13Y19         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.439    13.703    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][16]/C
                         clock pessimism              0.000    13.703    
                         clock uncertainty           -0.035    13.668    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    13.263    fir_filter_i4/r_add_st0_reg[0][16]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.058ns (14.734%)  route 6.124ns (85.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 13.703 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.309     7.182    r_start_phase[31]_i_2_n_0
    SLICE_X13Y19         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.439    13.703    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][17]/C
                         clock pessimism              0.000    13.703    
                         clock uncertainty           -0.035    13.668    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    13.263    fir_filter_i4/r_add_st0_reg[0][17]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.058ns (14.734%)  route 6.124ns (85.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 13.703 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.309     7.182    r_start_phase[31]_i_2_n_0
    SLICE_X13Y19         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.439    13.703    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][18]/C
                         clock pessimism              0.000    13.703    
                         clock uncertainty           -0.035    13.668    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    13.263    fir_filter_i4/r_add_st0_reg[0][18]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.058ns (14.734%)  route 6.124ns (85.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 13.703 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.815     3.749    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.873 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         3.309     7.182    r_start_phase[31]_i_2_n_0
    SLICE_X13Y19         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.439    13.703    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][19]/C
                         clock pessimism              0.000    13.703    
                         clock uncertainty           -0.035    13.668    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    13.263    fir_filter_i4/r_add_st0_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.208ns (9.398%)  route 2.009ns (90.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         0.901     2.217    r_start_phase[31]_i_2_n_0
    SLICE_X1Y4           FDCE                                         f  fir_filter_i4/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.866     1.939    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.208ns (9.300%)  route 2.032ns (90.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         0.924     2.241    r_start_phase[31]_i_2_n_0
    SLICE_X1Y7           FDCE                                         f  fir_filter_i4/o_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.865     1.938    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.881    fir_filter_i4/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.208ns (9.239%)  route 2.047ns (90.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         0.939     2.256    r_start_phase[31]_i_2_n_0
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/o_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.866     1.939    clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.208ns (8.778%)  route 2.166ns (91.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.058     2.374    r_start_phase[31]_i_2_n_0
    SLICE_X0Y1           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.208ns (8.784%)  route 2.164ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.056     2.373    r_start_phase[31]_i_2_n_0
    SLICE_X1Y10          FDCE                                         f  fir_filter_i4/o_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.864     1.937    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X1Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.880    fir_filter_i4/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.208ns (8.860%)  route 2.144ns (91.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.036     2.352    r_start_phase[31]_i_2_n_0
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     1.910    clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[5][11]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.208ns (8.860%)  route 2.144ns (91.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.036     2.352    r_start_phase[31]_i_2_n_0
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     1.910    clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[5][13]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.208ns (8.860%)  route 2.144ns (91.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.036     2.352    r_start_phase[31]_i_2_n_0
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     1.910    clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[5][3]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.208ns (8.860%)  route 2.144ns (91.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.036     2.352    r_start_phase[31]_i_2_n_0
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     1.910    clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[6][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.208ns (8.820%)  route 2.154ns (91.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.108     1.272    rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  r_start_phase[31]_i_2/O
                         net (fo=322, routed)         1.046     2.363    r_start_phase[31]_i_2_n_0
    SLICE_X11Y3          FDCE                                         f  fir_filter_i4/p_data_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.836     1.909    clk_IBUF_BUFG
    SLICE_X11Y3          FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X11Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.852    fir_filter_i4/p_data_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.510    





