[verilog]
include_paths = ["./lab3/src"]
defines = ["DEBUG", "VAR=1"]

[option]
linter = true
