Command: synth_design -mode default -flatten_hierarchy full -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16809 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.219 ; gain = 164.137 ; free physical = 7565 ; free virtual = 31954
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/top.v:23]
INFO: [Synth 8-638] synthesizing module 'PowerSequencer' [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/PowerSequencer/PowerSequencer.vhd:59]
	Parameter ticks bound to: 16 - type: integer 
	Parameter last_in_chain bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'retrigg_timer' [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/PowerSequencer/retrigg_timer.vhd:35]
	Parameter ticks bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'retrigg_timer' (1#1) [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/PowerSequencer/retrigg_timer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'PowerSequencer' (2#1) [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/PowerSequencer/PowerSequencer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'wb_lcd' [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/blackbox/blackbox.v:32]
INFO: [Synth 8-256] done synthesizing module 'wb_lcd' (3#1) [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/blackbox/blackbox.v:32]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.656 ; gain = 203.574 ; free physical = 7480 ; free virtual = 31897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.656 ; gain = 203.574 ; free physical = 7480 ; free virtual = 31897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1096.660 ; gain = 211.578 ; free physical = 7480 ; free virtual = 31897
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PowerSequencer'
INFO: [Synth 8-5544] ROM "timer_do" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "supply_ena" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 |                             0000
       s_powerup_trigger |                             0001 |                             0001
            s_do_powerup |                             0010 |                             0010
                 s_check |                             0011 |                             0011
              s_ena_next |                             0100 |                             0100
             s_operating |                             0101 |                             0101
       s_retreat_trigger |                             0110 |                             0110
               s_retreat |                             0111 |                             0111
              s_complain |                             1000 |                             1000
                  iSTATE |                             1001 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'PowerSequencer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.676 ; gain = 227.594 ; free physical = 7464 ; free virtual = 31880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 72    
+---Muxes : 
	   3 Input      5 Bit        Muxes := 8     
	  13 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module retrigg_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PowerSequencer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.684 ; gain = 302.602 ; free physical = 7414 ; free virtual = 31822
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.691 ; gain = 310.609 ; free physical = 7406 ; free virtual = 31813
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.691 ; gain = 310.609 ; free physical = 7406 ; free virtual = 31813

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\powerSequencer_0/pu_chain_out_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\powerSequencer_0/supply_good_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\powerSequencer_1/supply_good_reg )
WARNING: [Synth 8-3332] Sequential element (powerSequencer_0/supply_good_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (powerSequencer_1/ena_next_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (powerSequencer_0/pu_chain_out_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (powerSequencer_1/supply_good_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.723 ; gain = 328.641 ; free physical = 7385 ; free virtual = 31792
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.723 ; gain = 328.641 ; free physical = 7385 ; free virtual = 31792

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.723 ; gain = 328.641 ; free physical = 7385 ; free virtual = 31792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7385 ; free virtual = 31792
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7385 ; free virtual = 31792

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7385 ; free virtual = 31792
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7386 ; free virtual = 31792
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7386 ; free virtual = 31792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7386 ; free virtual = 31792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |wb_lcd        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |wb_lcd |     1|
|2     |BUFG   |     1|
|3     |LUT2   |    41|
|4     |LUT3   |    38|
|5     |LUT4   |    24|
|6     |LUT5   |    49|
|7     |LUT6   |    75|
|8     |FDRE   |   140|
|9     |IBUF   |    18|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   418|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.730 ; gain = 329.648 ; free physical = 7386 ; free virtual = 31792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.730 ; gain = 239.508 ; free physical = 7386 ; free virtual = 31792
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.738 ; gain = 329.656 ; free physical = 7386 ; free virtual = 31792
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'wb_lcd' instantiated as 'wb_lcd_0' [/home/sean/vivado_workspace/wb_lcd_hd/Sources/hdl/top.v:209]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1375.602 ; gain = 413.965 ; free physical = 7325 ; free virtual = 31729
