TimeQuest Timing Analyzer report for System4_snd
Tue Dec 01 20:58:28 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'cpu_clk'
 12. Slow Model Setup: 'clk_50'
 13. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'clk_50'
 16. Slow Model Hold: 'cpu_clk'
 17. Slow Model Recovery: 'clk_50'
 18. Slow Model Removal: 'clk_50'
 19. Slow Model Minimum Pulse Width: 'cpu_clk'
 20. Slow Model Minimum Pulse Width: 'clk_50'
 21. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'cpu_clk'
 36. Fast Model Setup: 'clk_50'
 37. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 38. Fast Model Hold: 'clk_50'
 39. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'cpu_clk'
 41. Fast Model Recovery: 'clk_50'
 42. Fast Model Removal: 'clk_50'
 43. Fast Model Minimum Pulse Width: 'cpu_clk'
 44. Fast Model Minimum Pulse Width: 'clk_50'
 45. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; System4_snd                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; clk_50                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_50 }                          ;
; cpu_clk                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { cpu_clk }                         ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 70.000 ; 14.29 MHz  ; 0.000 ; 35.000 ; 50.00      ; 7         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 44.22 MHz  ; 44.22 MHz       ; cpu_clk                         ;                                                       ;
; 123.7 MHz  ; 123.7 MHz       ; clk_50                          ;                                                       ;
; 487.33 MHz ; 402.58 MHz      ; PLL|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+---------------------------------+---------+---------------+
; Clock                           ; Slack   ; End Point TNS ;
+---------------------------------+---------+---------------+
; cpu_clk                         ; -18.776 ; -2818.774     ;
; clk_50                          ; -1.453  ; -9.547        ;
; PLL|altpll_component|pll|clk[0] ; 67.948  ; 0.000         ;
+---------------------------------+---------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
; clk_50                          ; 0.499 ; 0.000         ;
; cpu_clk                         ; 0.499 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 16.404 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 2.923 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; cpu_clk                         ; -2.567 ; -654.524      ;
; clk_50                          ; 8.758  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 33.758 ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'cpu_clk'                                                                                                                                             ;
+---------+----------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.776 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 19.837     ;
; -18.520 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.029      ; 19.589     ;
; -18.442 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.029      ; 19.511     ;
; -18.396 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 19.469     ;
; -18.393 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.029      ; 19.462     ;
; -18.365 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 19.438     ;
; -18.213 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.029      ; 19.282     ;
; -18.213 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 19.286     ;
; -18.139 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 19.201     ;
; -18.113 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.009      ; 19.162     ;
; -18.102 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 19.164     ;
; -18.077 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 19.144     ;
; -18.033 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.011      ; 19.084     ;
; -18.023 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 19.096     ;
; -17.989 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.026      ; 19.055     ;
; -17.954 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 19.016     ;
; -17.903 ; System4_snd:Core|cpu68:CPU|state.fetch_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 18.973     ;
; -17.878 ; System4_snd:Core|cpu68:CPU|op_code[6]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 18.945     ;
; -17.857 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 18.914     ;
; -17.853 ; System4_snd:Core|cpu68:CPU|state.decode_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 18.926     ;
; -17.790 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.014      ; 18.844     ;
; -17.787 ; System4_snd:Core|cpu68:CPU|state.extended_state    ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.862     ;
; -17.779 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 18.836     ;
; -17.774 ; System4_snd:Core|cpu68:CPU|state.mul7_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 18.836     ;
; -17.733 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.034      ; 18.807     ;
; -17.733 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.794     ;
; -17.730 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 18.787     ;
; -17.702 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.763     ;
; -17.655 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.034      ; 18.729     ;
; -17.652 ; System4_snd:Core|cpu68:CPU|state.mul_state         ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 18.715     ;
; -17.651 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 18.724     ;
; -17.649 ; System4_snd:Core|cpu68:CPU|state.vect_lo_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.034      ; 18.723     ;
; -17.609 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.038      ; 18.687     ;
; -17.606 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.034      ; 18.680     ;
; -17.578 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.038      ; 18.656     ;
; -17.572 ; System4_snd:Core|cpu68:CPU|state.jmp_state         ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.647     ;
; -17.550 ; System4_snd:Core|cpu68:CPU|state.immediate16_state ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.611     ;
; -17.550 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 18.607     ;
; -17.550 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.611     ;
; -17.534 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 18.596     ;
; -17.476 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.010      ; 18.526     ;
; -17.464 ; System4_snd:Core|cpu68:CPU|state.reset_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 18.527     ;
; -17.463 ; System4_snd:Core|cpu68:CPU|state.branch_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.524     ;
; -17.456 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 18.518     ;
; -17.439 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.010      ; 18.489     ;
; -17.431 ; System4_snd:Core|cpu68:CPU|state.mulea_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 18.494     ;
; -17.426 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.034      ; 18.500     ;
; -17.426 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.038      ; 18.504     ;
; -17.420 ; System4_snd:Core|cpu68:CPU|state.mul0_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.495     ;
; -17.414 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.015      ; 18.469     ;
; -17.410 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.026      ; 18.476     ;
; -17.407 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 18.469     ;
; -17.395 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 18.476     ;
; -17.392 ; System4_snd:Core|cpu68:CPU|state.mul1_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.467     ;
; -17.386 ; System4_snd:Core|cpu68:CPU|state.execute_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 18.453     ;
; -17.379 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.026      ; 18.445     ;
; -17.370 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.001     ; 18.409     ;
; -17.360 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.421     ;
; -17.357 ; System4_snd:Core|cpu68:CPU|state.indexed_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.432     ;
; -17.352 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 18.419     ;
; -17.345 ; System4_snd:Core|cpu68:CPU|state.vect_hi_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.406     ;
; -17.334 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.016      ; 18.390     ;
; -17.317 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 18.398     ;
; -17.315 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 18.382     ;
; -17.291 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.010      ; 18.341     ;
; -17.290 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 18.362     ;
; -17.271 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.045      ; 18.356     ;
; -17.268 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 18.349     ;
; -17.265 ; System4_snd:Core|cpu68:CPU|state.muld_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 18.328     ;
; -17.246 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.016      ; 18.302     ;
; -17.240 ; System4_snd:Core|cpu68:CPU|state.fetch_state       ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.018      ; 18.298     ;
; -17.240 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.045      ; 18.325     ;
; -17.236 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.038      ; 18.314     ;
; -17.230 ; System4_snd:Core|cpu68:CPU|state.mul3_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.305     ;
; -17.227 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.022      ; 18.289     ;
; -17.227 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.026      ; 18.293     ;
; -17.215 ; System4_snd:Core|cpu68:CPU|op_code[6]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.015      ; 18.270     ;
; -17.190 ; System4_snd:Core|cpu68:CPU|state.decode_state      ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 18.251     ;
; -17.185 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|md[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.033      ; 18.258     ;
; -17.167 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 18.234     ;
; -17.153 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.015      ; 18.208     ;
; -17.124 ; System4_snd:Core|cpu68:CPU|state.extended_state    ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 18.187     ;
; -17.116 ; System4_snd:Core|cpu68:CPU|state.fetch_state       ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.191     ;
; -17.116 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.015      ; 18.171     ;
; -17.111 ; System4_snd:Core|cpu68:CPU|state.mul7_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.010      ; 18.161     ;
; -17.091 ; System4_snd:Core|cpu68:CPU|op_code[6]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 18.163     ;
; -17.091 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.020      ; 18.151     ;
; -17.088 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 18.169     ;
; -17.088 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.045      ; 18.173     ;
; -17.078 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.024      ; 18.142     ;
; -17.066 ; System4_snd:Core|cpu68:CPU|state.decode_state      ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.038      ; 18.144     ;
; -17.065 ; System4_snd:Core|cpu68:CPU|state.mul2_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 18.140     ;
; -17.060 ; System4_snd:Core|cpu68:CPU|state.rts_lo_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 18.123     ;
; -17.047 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.004      ; 18.091     ;
; -17.037 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.026      ; 18.103     ;
; -17.014 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.034      ; 18.088     ;
; -17.000 ; System4_snd:Core|cpu68:CPU|state.extended_state    ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.040      ; 18.080     ;
; -17.000 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.024      ; 18.064     ;
; -16.989 ; System4_snd:Core|cpu68:CPU|state.mul_state         ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.011      ; 18.040     ;
; -16.987 ; System4_snd:Core|cpu68:CPU|state.mul7_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.027      ; 18.054     ;
+---------+----------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50'                                                                                                                                                 ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.453 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.973      ;
; -1.367 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.887      ;
; -1.281 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.801      ;
; -1.227 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.749      ;
; -1.195 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.715      ;
; -1.141 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.663      ;
; -1.121 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.643      ;
; -1.109 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.629      ;
; -1.101 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.621      ;
; -1.089 ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.609      ;
; -1.055 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.577      ;
; -1.035 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.557      ;
; -1.023 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.543      ;
; -1.015 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.535      ;
; -1.003 ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.523      ;
; -0.969 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.491      ;
; -0.966 ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.486      ;
; -0.949 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.471      ;
; -0.937 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.457      ;
; -0.929 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.449      ;
; -0.917 ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.437      ;
; -0.883 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.405      ;
; -0.880 ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.400      ;
; -0.863 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.385      ;
; -0.843 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.363      ;
; -0.831 ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.351      ;
; -0.830 ; System4_snd:Core|pia6821:PIA|porta_data[7] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.350      ;
; -0.797 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.319      ;
; -0.794 ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.314      ;
; -0.777 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.299      ;
; -0.757 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.277      ;
; -0.747 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.267      ;
; -0.745 ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.265      ;
; -0.744 ; System4_snd:Core|pia6821:PIA|porta_data[7] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.264      ;
; -0.711 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.233      ;
; -0.692 ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.214      ;
; -0.691 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.213      ;
; -0.671 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 2.191      ;
; -0.606 ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.128      ;
; -0.605 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.127      ;
; -0.521 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.043      ;
; -0.520 ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 2.042      ;
; -0.435 ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 1.957      ;
; -0.434 ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 1.956      ;
; -0.317 ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 1.837      ;
; -0.267 ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 1.787      ;
; -0.260 ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 1.780      ;
; -0.257 ; System4_snd:Core|pia6821:PIA|porta_data[7] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 1.777      ;
; -0.184 ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.480      ; 1.704      ;
; -0.014 ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 1.536      ;
; 0.043  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 1.479      ;
; 0.053  ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.482      ; 1.469      ;
; 11.916 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 8.116      ;
; 11.977 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 8.055      ;
; 12.249 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 7.798      ;
; 12.249 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 7.798      ;
; 12.249 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 7.798      ;
; 12.258 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 7.788      ;
; 12.258 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 7.788      ;
; 12.272 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.768      ;
; 12.272 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.768      ;
; 12.272 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.768      ;
; 12.272 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.768      ;
; 12.272 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.768      ;
; 12.272 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.021     ; 7.747      ;
; 12.293 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.001     ; 7.746      ;
; 12.310 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 7.737      ;
; 12.310 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 7.737      ;
; 12.310 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 7.737      ;
; 12.319 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 7.727      ;
; 12.319 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 7.727      ;
; 12.384 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; -0.020     ; 7.636      ;
; 12.384 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; -0.020     ; 7.636      ;
; 12.384 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; -0.020     ; 7.636      ;
; 12.384 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; -0.020     ; 7.636      ;
; 12.384 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; -0.020     ; 7.636      ;
; 12.405 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.635      ;
; 12.405 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.635      ;
; 12.405 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.635      ;
; 12.405 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.635      ;
; 12.405 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.635      ;
; 12.501 ; PS2Controller:keyboard|DataByte[0]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.001     ; 7.538      ;
; 12.551 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.001     ; 7.488      ;
; 12.562 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|State.ResetKbd          ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 7.471      ;
; 12.600 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.440      ;
; 12.600 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.440      ;
; 12.600 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.440      ;
; 12.600 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.440      ;
; 12.600 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 7.440      ;
; 12.605 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 7.429      ;
; 12.605 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 7.429      ;
; 12.605 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 7.429      ;
; 12.614 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 7.419      ;
; 12.614 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 7.419      ;
; 12.626 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 7.428      ;
; 12.626 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 7.428      ;
; 12.626 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 7.428      ;
; 12.628 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|State.Start             ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 7.404      ;
; 12.635 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; 0.013      ; 7.418      ;
; 12.635 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; 0.013      ; 7.418      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 67.948 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 2.092      ;
; 68.011 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 2.029      ;
; 68.034 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 2.006      ;
; 68.097 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.943      ;
; 68.100 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.940      ;
; 68.511 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.529      ;
; 68.575 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.465      ;
; 68.579 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.461      ;
; 68.982 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.058      ;
; 68.985 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.055      ;
; 69.235 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.805      ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.499 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.749 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.752 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 1.155 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.159 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.223 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.634 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.940      ;
; 1.637 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.700 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.723 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.786 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.681 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 1.469      ;
; 0.691 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 1.479      ;
; 0.741 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|Command[1]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.047      ;
; 0.748 ; System4_snd:Core|pia6821:PIA|porta_data[2]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 1.536      ;
; 0.752 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|Command[0]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.058      ;
; 0.755 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.062      ;
; 0.767 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; PS2Controller:keyboard|Debouncer:DebounceData|Internal         ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.073      ;
; 0.779 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.085      ;
; 0.779 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.085      ;
; 0.779 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.085      ;
; 0.783 ; PS2Controller:keyboard|DataByte[3]                             ; KeyboardMapper:decoder|ScanCode[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.089      ;
; 0.798 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.104      ;
; 0.804 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.110      ;
; 0.918 ; System4_snd:Core|pia6821:PIA|porta_data[3]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.480      ; 1.704      ;
; 0.966 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.272      ;
; 0.991 ; System4_snd:Core|pia6821:PIA|porta_data[7]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.480      ; 1.777      ;
; 0.994 ; System4_snd:Core|pia6821:PIA|porta_data[1]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.480      ; 1.780      ;
; 1.001 ; System4_snd:Core|pia6821:PIA|porta_data[4]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.480      ; 1.787      ;
; 1.020 ; PS2Controller:keyboard|DataByte[2]                             ; KeyboardMapper:decoder|ScanCode[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.326      ;
; 1.051 ; System4_snd:Core|pia6821:PIA|porta_data[6]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.480      ; 1.837      ;
; 1.102 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.408      ;
; 1.156 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.462      ;
; 1.156 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.462      ;
; 1.165 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.471      ;
; 1.167 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 1.956      ;
; 1.169 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 1.957      ;
; 1.176 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.179 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.485      ;
; 1.180 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.185 ; PS2Controller:keyboard|TimeCounter[1]                          ; PS2Controller:keyboard|TimeCounter[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; PS2Controller:keyboard|TimeCounter[4]                          ; PS2Controller:keyboard|TimeCounter[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.188 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.494      ;
; 1.212 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.518      ;
; 1.216 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9]                 ; System4_snd:Core|dac:Audio_DAC|DACout_q                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.524      ;
; 1.221 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.222 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.528      ;
; 1.225 ; PS2Controller:keyboard|TimeCounter[3]                          ; PS2Controller:keyboard|TimeCounter[3]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.227 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.533      ;
; 1.228 ; PS2Controller:keyboard|TimeCounter[8]                          ; PS2Controller:keyboard|TimeCounter[8]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.534      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[5]                          ; PS2Controller:keyboard|TimeCounter[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[6]                          ; PS2Controller:keyboard|TimeCounter[6]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[10]                         ; PS2Controller:keyboard|TimeCounter[10]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.234 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.236 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.542      ;
; 1.238 ; PS2Controller:keyboard|TimeCounter[12]                         ; PS2Controller:keyboard|TimeCounter[12]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.544      ;
; 1.241 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.547      ;
; 1.246 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.552      ;
; 1.247 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.553      ;
; 1.254 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 2.042      ;
; 1.255 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.482      ; 2.043      ;
; 1.258 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.564      ;
; 1.263 ; PS2Controller:keyboard|DataByte[4]                             ; KeyboardMapper:decoder|ScanCode[4]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.569      ;
; 1.266 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.572      ;
; 1.280 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.586      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'cpu_clk'                                                                                                                                                      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[2]                ; System4_snd:Core|cpu68:CPU|sp[2]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|cc[4]                ; System4_snd:Core|cpu68:CPU|cc[4]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[12]               ; System4_snd:Core|cpu68:CPU|sp[12]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[11]               ; System4_snd:Core|cpu68:CPU|sp[11]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[8]                ; System4_snd:Core|cpu68:CPU|sp[8]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[9]                ; System4_snd:Core|cpu68:CPU|sp[9]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[10]               ; System4_snd:Core|cpu68:CPU|sp[10]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[14]               ; System4_snd:Core|cpu68:CPU|sp[14]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[13]               ; System4_snd:Core|cpu68:CPU|sp[13]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[4]                ; System4_snd:Core|cpu68:CPU|sp[4]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[3]                ; System4_snd:Core|cpu68:CPU|sp[3]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[15]               ; System4_snd:Core|cpu68:CPU|sp[15]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[1]                ; System4_snd:Core|cpu68:CPU|sp[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[5]                ; System4_snd:Core|cpu68:CPU|sp[5]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|cc[6]                ; System4_snd:Core|cpu68:CPU|cc[6]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[6]                ; System4_snd:Core|cpu68:CPU|sp[6]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|iv[1]                ; System4_snd:Core|cpu68:CPU|iv[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[7]                ; System4_snd:Core|cpu68:CPU|sp[7]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|sp[0]                ; System4_snd:Core|cpu68:CPU|sp[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|pia6821:PIA|irqa1              ; System4_snd:Core|pia6821:PIA|irqa1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|pia6821:PIA|irqb1              ; System4_snd:Core|pia6821:PIA|irqb1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|iv[0]                ; System4_snd:Core|cpu68:CPU|iv[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|pia6821:PIA|irqa2              ; System4_snd:Core|pia6821:PIA|irqa2              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; System4_snd:Core|cpu68:CPU|op_code[0]           ; System4_snd:Core|cpu68:CPU|op_code[0]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; System4_snd:Core|pia6821:PIA|cb1_del            ; System4_snd:Core|pia6821:PIA|cb1_rise           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.047      ;
; 0.746 ; System4_snd:Core|pia6821:PIA|cb1_del            ; System4_snd:Core|pia6821:PIA|cb1_fall           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.052      ;
; 0.755 ; System4_snd:Core|cpu68:CPU|state.mul0_state     ; System4_snd:Core|cpu68:CPU|state.mul1_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.760 ; System4_snd:Core|cpu68:CPU|state.rti_cc_state   ; System4_snd:Core|cpu68:CPU|state.rti_accb_state ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.066      ;
; 0.924 ; System4_snd:Core|cpu68:CPU|md[5]                ; System4_snd:Core|cpu68:CPU|md[6]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; System4_snd:Core|cpu68:CPU|md[2]                ; System4_snd:Core|cpu68:CPU|md[3]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.230      ;
; 0.938 ; System4_snd:Core|cpu68:CPU|state.mul4_state     ; System4_snd:Core|cpu68:CPU|state.mul5_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.244      ;
; 0.944 ; System4_snd:Core|cpu68:CPU|state.mul6_state     ; System4_snd:Core|cpu68:CPU|state.mul7_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.250      ;
; 1.066 ; System4_snd:Core|pia6821:PIA|ca1_rise           ; System4_snd:Core|pia6821:PIA|irqa1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.372      ;
; 1.117 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.extended_state ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.002     ; 1.421      ;
; 1.117 ; System4_snd:Core|cpu68:CPU|state.muld_state     ; System4_snd:Core|cpu68:CPU|state.mul0_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.012     ; 1.411      ;
; 1.142 ; System4_snd:Core|cpu68:CPU|state.mul1_state     ; System4_snd:Core|cpu68:CPU|state.mul2_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.448      ;
; 1.147 ; System4_snd:Core|cpu68:CPU|state.mul2_state     ; System4_snd:Core|cpu68:CPU|state.mul3_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.453      ;
; 1.148 ; System4_snd:Core|cpu68:CPU|state.bsr_state      ; System4_snd:Core|cpu68:CPU|state.bsr1_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.454      ;
; 1.155 ; System4_snd:Core|cpu68:CPU|state.mul5_state     ; System4_snd:Core|cpu68:CPU|state.mul6_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.461      ;
; 1.176 ; System4_snd:Core|cpu68:CPU|state.jsr_state      ; System4_snd:Core|cpu68:CPU|state.jsr1_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; System4_snd:Core|cpu68:CPU|md[10]               ; System4_snd:Core|cpu68:CPU|md[11]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; System4_snd:Core|cpu68:CPU|md[12]               ; System4_snd:Core|cpu68:CPU|md[13]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; System4_snd:Core|cpu68:CPU|md[8]                ; System4_snd:Core|cpu68:CPU|md[9]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; System4_snd:Core|cpu68:CPU|md[6]                ; System4_snd:Core|cpu68:CPU|md[7]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.488      ;
; 1.187 ; System4_snd:Core|cpu68:CPU|state.write16_state  ; System4_snd:Core|cpu68:CPU|state.write8_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.493      ;
; 1.201 ; System4_snd:Core|cpu68:CPU|md[11]               ; System4_snd:Core|cpu68:CPU|md[12]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.507      ;
; 1.207 ; System4_snd:Core|cpu68:CPU|md[4]                ; System4_snd:Core|cpu68:CPU|md[5]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.513      ;
; 1.210 ; System4_snd:Core|cpu68:CPU|state.int_ixl_state  ; System4_snd:Core|cpu68:CPU|state.int_ixh_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.516      ;
; 1.222 ; System4_snd:Core|cpu68:CPU|md[9]                ; System4_snd:Core|cpu68:CPU|md[10]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.528      ;
; 1.223 ; System4_snd:Core|cpu68:CPU|state.mulea_state    ; System4_snd:Core|cpu68:CPU|state.muld_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.529      ;
; 1.226 ; System4_snd:Core|cpu68:CPU|md[3]                ; System4_snd:Core|cpu68:CPU|md[4]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.532      ;
; 1.232 ; System4_snd:Core|cpu68:CPU|state.rti_accb_state ; System4_snd:Core|cpu68:CPU|state.rti_acca_state ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.538      ;
; 1.236 ; System4_snd:Core|cpu68:CPU|state.int_pcl_state  ; System4_snd:Core|cpu68:CPU|state.int_pch_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.542      ;
; 1.285 ; System4_snd:Core|cpu68:CPU|state.int_accb_state ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.017     ; 1.574      ;
; 1.420 ; System4_snd:Core|cpu68:CPU|state.rti_ixh_state  ; System4_snd:Core|cpu68:CPU|state.rti_ixl_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 1.730      ;
; 1.436 ; System4_snd:Core|cpu68:CPU|state.rti_acca_state ; System4_snd:Core|cpu68:CPU|state.rti_ixh_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.004     ; 1.738      ;
; 1.445 ; System4_snd:Core|cpu68:CPU|state.rti_state      ; System4_snd:Core|cpu68:CPU|state.rti_cc_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.001      ; 1.752      ;
; 1.475 ; System4_snd:Core|cpu68:CPU|md[14]               ; System4_snd:Core|cpu68:CPU|md[15]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.781      ;
; 1.476 ; System4_snd:Core|cpu68:CPU|md[13]               ; System4_snd:Core|cpu68:CPU|md[14]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.782      ;
; 1.492 ; System4_snd:Core|cpu68:CPU|cc[2]                ; System4_snd:Core|cpu68:CPU|cc[2]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.798      ;
; 1.502 ; System4_snd:Core|cpu68:CPU|state.mul3_state     ; System4_snd:Core|cpu68:CPU|state.mul4_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.013      ; 1.821      ;
; 1.509 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.indexed_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.002     ; 1.813      ;
; 1.511 ; System4_snd:Core|cpu68:CPU|md[0]                ; System4_snd:Core|cpu68:CPU|md[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.001      ; 1.818      ;
; 1.515 ; System4_snd:Core|cpu68:CPU|cc[7]                ; System4_snd:Core|cpu68:CPU|cc[7]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.821      ;
; 1.515 ; System4_snd:Core|cpu68:CPU|state.int_mask_state ; System4_snd:Core|cpu68:CPU|state.vect_hi_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.005     ; 1.816      ;
; 1.519 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|state.rti_state      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 1.829      ;
; 1.544 ; System4_snd:Core|cpu68:CPU|md[1]                ; System4_snd:Core|cpu68:CPU|md[2]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.850      ;
; 1.551 ; System4_snd:Core|cpu68:CPU|state.mul_state      ; System4_snd:Core|cpu68:CPU|state.mulea_state    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.857      ;
; 1.563 ; System4_snd:Core|cpu68:CPU|state.pshx_lo_state  ; System4_snd:Core|cpu68:CPU|state.pshx_hi_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.869      ;
; 1.662 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|state.int_mask_state ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.018      ; 1.986      ;
; 1.693 ; System4_snd:Core|cpu68:CPU|state.vect_hi_state  ; System4_snd:Core|cpu68:CPU|state.vect_lo_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.013     ; 1.986      ;
; 1.715 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|iv[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.025      ;
; 1.715 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|iv[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.025      ;
; 1.746 ; System4_snd:Core|cpu68:CPU|state.rts_hi_state   ; System4_snd:Core|cpu68:CPU|state.rts_lo_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.006     ; 2.046      ;
; 1.760 ; System4_snd:Core|cpu68:CPU|cc[5]                ; System4_snd:Core|cpu68:CPU|cc[5]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.066      ;
; 1.763 ; System4_snd:Core|cpu68:CPU|cc[3]                ; System4_snd:Core|cpu68:CPU|cc[3]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.069      ;
; 1.836 ; System4_snd:Core|pia6821:PIA|ca1_del            ; System4_snd:Core|pia6821:PIA|ca1_rise           ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.023     ; 2.119      ;
; 1.862 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.branch_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.012      ; 2.180      ;
; 1.898 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[4]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.003      ; 2.207      ;
; 1.917 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|state.decode_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.003     ; 2.220      ;
; 1.924 ; System4_snd:Core|cpu68:CPU|op_code[7]           ; System4_snd:Core|cpu68:CPU|state.write16_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.012     ; 2.218      ;
; 1.967 ; System4_snd:Core|cpu68:CPU|state.rti_acca_state ; System4_snd:Core|cpu68:CPU|acca[7]              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.024      ; 2.297      ;
; 2.019 ; System4_snd:Core|cpu68:CPU|md[5]                ; System4_snd:Core|cpu68:CPU|md[13]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.003      ; 2.328      ;
; 2.106 ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; System4_snd:Core|cpu68:CPU|iv[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.416      ;
; 2.106 ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; System4_snd:Core|cpu68:CPU|iv[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.416      ;
; 2.148 ; System4_snd:Core|pia6821:PIA|cb1_fall           ; System4_snd:Core|pia6821:PIA|irqb1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.454      ;
; 2.185 ; System4_snd:Core|cpu68:CPU|md[4]                ; System4_snd:Core|cpu68:CPU|md[12]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.003      ; 2.494      ;
; 2.194 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.read8_state    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.500      ;
; 2.194 ; System4_snd:Core|pia6821:PIA|cb1_rise           ; System4_snd:Core|pia6821:PIA|irqb1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.500      ;
; 2.203 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[7]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.009      ; 2.518      ;
; 2.208 ; System4_snd:Core|cpu68:CPU|state.rti_ixl_state  ; System4_snd:Core|cpu68:CPU|state.rti_pch_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.514      ;
; 2.220 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[0]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.019      ; 2.545      ;
; 2.224 ; System4_snd:Core|cpu68:CPU|cc[0]                ; System4_snd:Core|cpu68:CPU|cc[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 2.530      ;
; 2.252 ; System4_snd:Core|cpu68:CPU|md[7]                ; System4_snd:Core|cpu68:CPU|md[8]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.003      ; 2.561      ;
; 2.271 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.pulb_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.581      ;
; 2.271 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.pula_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.581      ;
; 2.286 ; System4_snd:Core|cpu68:CPU|state.bsr1_state     ; System4_snd:Core|cpu68:CPU|state.branch_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.008      ; 2.600      ;
; 2.289 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[6]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.003      ; 2.598      ;
; 2.295 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.jsr_state      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.004      ; 2.605      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.404 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; -0.012     ; 3.624      ;
; 16.404 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; -0.012     ; 3.624      ;
; 16.404 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; -0.012     ; 3.624      ;
; 16.404 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.012     ; 3.624      ;
; 16.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.583      ;
; 16.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.583      ;
; 16.471 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 3.572      ;
; 16.471 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 3.572      ;
; 16.471 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 3.572      ;
; 16.471 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 3.572      ;
; 16.471 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 3.572      ;
; 16.471 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 3.572      ;
; 16.751 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; -0.011     ; 3.278      ;
; 16.751 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; -0.011     ; 3.278      ;
; 16.783 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 3.247      ;
; 16.783 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 3.247      ;
; 16.783 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 3.247      ;
; 16.783 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 3.247      ;
; 16.783 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 3.247      ;
; 16.811 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; 0.004      ; 3.233      ;
; 16.811 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; 0.004      ; 3.233      ;
; 16.811 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; 0.004      ; 3.233      ;
; 16.811 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; 0.004      ; 3.233      ;
; 16.811 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; 0.004      ; 3.233      ;
; 16.811 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; 0.004      ; 3.233      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.923 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; 0.004      ; 3.233      ;
; 2.923 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.004      ; 3.233      ;
; 2.923 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; 0.004      ; 3.233      ;
; 2.923 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.004      ; 3.233      ;
; 2.923 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; 0.004      ; 3.233      ;
; 2.923 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; 0.004      ; 3.233      ;
; 2.951 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 3.247      ;
; 2.951 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 3.247      ;
; 2.951 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 3.247      ;
; 2.951 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 3.247      ;
; 2.951 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 3.247      ;
; 2.983 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; -0.011     ; 3.278      ;
; 2.983 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; -0.011     ; 3.278      ;
; 3.263 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 3.572      ;
; 3.263 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 3.572      ;
; 3.263 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 3.572      ;
; 3.263 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 3.572      ;
; 3.263 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 3.572      ;
; 3.263 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 3.572      ;
; 3.275 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.583      ;
; 3.275 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.583      ;
; 3.330 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; -0.012     ; 3.624      ;
; 3.330 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; -0.012     ; 3.624      ;
; 3.330 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; -0.012     ; 3.624      ;
; 3.330 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; -0.012     ; 3.624      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg1     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg1     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg2     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg2     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg3     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg3     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg4     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg4     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg5     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg5     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg6     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg6     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg7     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg7     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_we_reg          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_we_reg          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a1~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a1~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a2~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a2~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a3~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a3~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a4~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a4~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a5~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a5~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a6~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a6~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a7~porta_memory_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a7~porta_memory_reg0     ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg2  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50'                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[6]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[6]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[7]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[7]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|CountOnes           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|CountOnes           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DReady              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DReady              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[4]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[4]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[5]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[5]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[6]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[6]         ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.070 ; 7.070 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 6.861 ; 6.861 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; 9.139 ; 9.139 ; Fall       ; cpu_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ps2_clk   ; clk_50     ; -4.522 ; -4.522 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; -4.525 ; -4.525 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; -5.931 ; -5.931 ; Fall       ; cpu_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 8.395 ; 8.395 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 9.040 ; 9.040 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 9.083 ; 9.083 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 8.395 ; 8.395 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 9.040 ; 9.040 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 9.083 ; 9.083 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 8.487 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.508 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 8.487 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.508 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 8.487     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.508     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 8.487     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.508     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; cpu_clk                         ; -5.112 ; -742.291      ;
; clk_50                          ; 0.297  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 69.334 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk_50                          ; 0.051 ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; cpu_clk                         ; 0.215 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 18.695 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 1.046 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; cpu_clk                         ; -2.000 ; -444.224      ;
; clk_50                          ; 9.000  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 34.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'cpu_clk'                                                                                                                                            ;
+--------+----------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.112 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.025      ; 6.169      ;
; -5.080 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.025      ; 6.137      ;
; -5.067 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 6.120      ;
; -5.027 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.025      ; 6.084      ;
; -4.986 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 6.048      ;
; -4.974 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 6.036      ;
; -4.966 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 6.017      ;
; -4.961 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.025      ; 6.018      ;
; -4.947 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.998      ;
; -4.915 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.014      ; 5.961      ;
; -4.912 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.010      ; 5.954      ;
; -4.906 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.968      ;
; -4.883 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.014      ; 5.929      ;
; -4.882 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.933      ;
; -4.870 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.010      ; 5.912      ;
; -4.860 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.915      ;
; -4.847 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.909      ;
; -4.845 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.907      ;
; -4.843 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.018      ; 5.893      ;
; -4.830 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.014      ; 5.876      ;
; -4.826 ; System4_snd:Core|cpu68:CPU|op_code[6]              ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.881      ;
; -4.825 ; System4_snd:Core|cpu68:CPU|state.mul7_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.876      ;
; -4.815 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.877      ;
; -4.811 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.018      ; 5.861      ;
; -4.802 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.026      ; 5.860      ;
; -4.798 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.036      ; 5.866      ;
; -4.798 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.014      ; 5.844      ;
; -4.797 ; System4_snd:Core|cpu68:CPU|state.decode_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.859      ;
; -4.789 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.840      ;
; -4.782 ; System4_snd:Core|cpu68:CPU|state.mul_state         ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.833      ;
; -4.779 ; System4_snd:Core|cpu68:CPU|state.extended_state    ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.843      ;
; -4.777 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.828      ;
; -4.776 ; System4_snd:Core|cpu68:CPU|state.fetch_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.029      ; 5.837      ;
; -4.769 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.008      ; 5.809      ;
; -4.766 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.036      ; 5.834      ;
; -4.764 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.014      ; 5.810      ;
; -4.762 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.824      ;
; -4.760 ; System4_snd:Core|cpu68:CPU|state.vect_lo_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.031      ; 5.823      ;
; -4.758 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.018      ; 5.808      ;
; -4.753 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.817      ;
; -4.750 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.008      ; 5.790      ;
; -4.747 ; System4_snd:Core|cpu68:CPU|state.jmp_state         ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.811      ;
; -4.737 ; System4_snd:Core|cpu68:CPU|state.immediate16_state ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 5.786      ;
; -4.734 ; System4_snd:Core|cpu68:CPU|state.mulea_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.785      ;
; -4.726 ; System4_snd:Core|cpu68:CPU|state.branch_state      ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 5.775      ;
; -4.721 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 5.788      ;
; -4.717 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.772      ;
; -4.715 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.001     ; 5.746      ;
; -4.713 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.036      ; 5.781      ;
; -4.709 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.760      ;
; -4.709 ; System4_snd:Core|cpu68:CPU|state.reset_state       ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.760      ;
; -4.709 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 5.776      ;
; -4.705 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.760      ;
; -4.701 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.024      ; 5.757      ;
; -4.697 ; System4_snd:Core|cpu68:CPU|state.mul0_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.761      ;
; -4.697 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.012      ; 5.741      ;
; -4.696 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.758      ;
; -4.693 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.020      ; 5.745      ;
; -4.692 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.018      ; 5.742      ;
; -4.686 ; System4_snd:Core|cpu68:CPU|state.mul1_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.750      ;
; -4.685 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.008      ; 5.725      ;
; -4.683 ; System4_snd:Core|cpu68:CPU|state.indexed_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.747      ;
; -4.682 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.024      ; 5.738      ;
; -4.678 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.012      ; 5.722      ;
; -4.672 ; System4_snd:Core|cpu68:CPU|state.read16_state      ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 5.745      ;
; -4.668 ; System4_snd:Core|cpu68:CPU|state.vect_hi_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.017      ; 5.717      ;
; -4.663 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.012      ; 5.707      ;
; -4.661 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.020      ; 5.713      ;
; -4.660 ; System4_snd:Core|cpu68:CPU|state.read8_state       ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 5.733      ;
; -4.652 ; System4_snd:Core|cpu68:CPU|state.mul4_state        ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.714      ;
; -4.648 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.699      ;
; -4.648 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.016      ; 5.696      ;
; -4.647 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.015      ; 5.694      ;
; -4.647 ; System4_snd:Core|cpu68:CPU|op_code[5]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.036      ; 5.715      ;
; -4.645 ; System4_snd:Core|cpu68:CPU|state.execute_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.700      ;
; -4.643 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.003      ; 5.678      ;
; -4.641 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 5.708      ;
; -4.637 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.692      ;
; -4.636 ; System4_snd:Core|cpu68:CPU|state.muld_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.687      ;
; -4.633 ; System4_snd:Core|cpu68:CPU|state.mul5_state        ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.030      ; 5.695      ;
; -4.632 ; System4_snd:Core|cpu68:CPU|op_code[3]              ; System4_snd:Core|cpu68:CPU|md[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.036      ; 5.700      ;
; -4.629 ; System4_snd:Core|cpu68:CPU|op_code[6]              ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.012      ; 5.673      ;
; -4.628 ; System4_snd:Core|cpu68:CPU|state.mul7_state        ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.008      ; 5.668      ;
; -4.617 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.024      ; 5.673      ;
; -4.613 ; System4_snd:Core|cpu68:CPU|state.mul3_state        ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.677      ;
; -4.613 ; System4_snd:Core|cpu68:CPU|state.mul6_state        ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.012      ; 5.657      ;
; -4.608 ; System4_snd:Core|cpu68:CPU|op_code[2]              ; System4_snd:Core|cpu68:CPU|acca[7] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.020      ; 5.660      ;
; -4.602 ; System4_snd:Core|cpu68:CPU|state.int_pcl_state     ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.024      ; 5.658      ;
; -4.600 ; System4_snd:Core|cpu68:CPU|state.decode_state      ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.019      ; 5.651      ;
; -4.600 ; System4_snd:Core|cpu68:CPU|op_code[1]              ; System4_snd:Core|cpu68:CPU|md[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.036      ; 5.668      ;
; -4.598 ; System4_snd:Core|cpu68:CPU|op_code[0]              ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 5.651      ;
; -4.595 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.028      ; 5.655      ;
; -4.592 ; System4_snd:Core|cpu68:CPU|state.write16_state     ; System4_snd:Core|cpu68:CPU|md[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.041      ; 5.665      ;
; -4.591 ; System4_snd:Core|cpu68:CPU|op_code[4]              ; System4_snd:Core|cpu68:CPU|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.016      ; 5.639      ;
; -4.587 ; System4_snd:Core|cpu68:CPU|op_code[7]              ; System4_snd:Core|cpu68:CPU|md[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.032      ; 5.651      ;
; -4.585 ; System4_snd:Core|cpu68:CPU|state.mul_state         ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.008      ; 5.625      ;
; -4.584 ; System4_snd:Core|cpu68:CPU|state.bsr_state         ; System4_snd:Core|cpu68:CPU|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.023      ; 5.639      ;
; -4.582 ; System4_snd:Core|cpu68:CPU|state.extended_state    ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.021      ; 5.635      ;
; -4.580 ; System4_snd:Core|cpu68:CPU|state.write8_state      ; System4_snd:Core|cpu68:CPU|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.035      ; 5.647      ;
; -4.579 ; System4_snd:Core|cpu68:CPU|state.fetch_state       ; System4_snd:Core|cpu68:CPU|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.018      ; 5.629      ;
+--------+----------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50'                                                                                                                                                 ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 1.042      ;
; 0.332  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 1.007      ;
; 0.352  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.988      ;
; 0.367  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.972      ;
; 0.387  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.953      ;
; 0.402  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.937      ;
; 0.409  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.931      ;
; 0.422  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.918      ;
; 0.434  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.905      ;
; 0.437  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.902      ;
; 0.444  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.896      ;
; 0.457  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.883      ;
; 0.466  ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.873      ;
; 0.469  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.870      ;
; 0.472  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.867      ;
; 0.479  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.861      ;
; 0.492  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.848      ;
; 0.501  ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.838      ;
; 0.504  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.835      ;
; 0.507  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.832      ;
; 0.514  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.826      ;
; 0.520  ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.819      ;
; 0.527  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.813      ;
; 0.536  ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.803      ;
; 0.539  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.800      ;
; 0.549  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.791      ;
; 0.555  ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.784      ;
; 0.562  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.778      ;
; 0.570  ; System4_snd:Core|pia6821:PIA|porta_data[7] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.769      ;
; 0.571  ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.768      ;
; 0.574  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.765      ;
; 0.584  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.756      ;
; 0.586  ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.754      ;
; 0.590  ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.749      ;
; 0.601  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.738      ;
; 0.605  ; System4_snd:Core|pia6821:PIA|porta_data[7] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.734      ;
; 0.606  ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.733      ;
; 0.609  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.730      ;
; 0.619  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.721      ;
; 0.621  ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.719      ;
; 0.656  ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.684      ;
; 0.656  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.684      ;
; 0.691  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.649      ;
; 0.691  ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.649      ;
; 0.730  ; System4_snd:Core|pia6821:PIA|porta_data[6] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.609      ;
; 0.739  ; System4_snd:Core|pia6821:PIA|porta_data[1] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.600      ;
; 0.743  ; System4_snd:Core|pia6821:PIA|porta_data[7] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.596      ;
; 0.744  ; System4_snd:Core|pia6821:PIA|porta_data[4] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.595      ;
; 0.747  ; System4_snd:Core|pia6821:PIA|porta_data[3] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.307      ; 0.592      ;
; 0.813  ; System4_snd:Core|pia6821:PIA|porta_data[2] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.527      ;
; 0.826  ; System4_snd:Core|pia6821:PIA|porta_data[0] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.514      ;
; 0.829  ; System4_snd:Core|pia6821:PIA|porta_data[5] ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.308      ; 0.511      ;
; 17.403 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 2.624      ;
; 17.412 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 2.615      ;
; 17.490 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.001     ; 2.541      ;
; 17.491 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.018     ; 2.523      ;
; 17.551 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 2.491      ;
; 17.551 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 2.491      ;
; 17.551 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 2.491      ;
; 17.553 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 2.488      ;
; 17.553 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 2.488      ;
; 17.560 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 2.482      ;
; 17.560 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 2.482      ;
; 17.560 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 2.482      ;
; 17.562 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 2.479      ;
; 17.562 ; PS2Controller:keyboard|DataByte[5]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 2.479      ;
; 17.573 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.459      ;
; 17.573 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.459      ;
; 17.573 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.459      ;
; 17.573 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.459      ;
; 17.573 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.459      ;
; 17.574 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; -0.017     ; 2.441      ;
; 17.574 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; -0.017     ; 2.441      ;
; 17.574 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; -0.017     ; 2.441      ;
; 17.574 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; -0.017     ; 2.441      ;
; 17.574 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; -0.017     ; 2.441      ;
; 17.577 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.455      ;
; 17.577 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.455      ;
; 17.577 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.455      ;
; 17.577 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.455      ;
; 17.577 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.455      ;
; 17.583 ; PS2Controller:keyboard|DataByte[3]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.001     ; 2.448      ;
; 17.594 ; PS2Controller:keyboard|DataByte[0]         ; KeyboardMapper:decoder|State.LEDs              ; clk_50       ; clk_50      ; 20.000       ; -0.001     ; 2.437      ;
; 17.638 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 2.408      ;
; 17.638 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 2.408      ;
; 17.638 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 2.408      ;
; 17.639 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[1]              ; clk_50       ; clk_50      ; 20.000       ; -0.003     ; 2.390      ;
; 17.639 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.003     ; 2.390      ;
; 17.639 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[3]              ; clk_50       ; clk_50      ; 20.000       ; -0.003     ; 2.390      ;
; 17.640 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; 0.013      ; 2.405      ;
; 17.640 ; PS2Controller:keyboard|DataByte[2]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; 0.013      ; 2.405      ;
; 17.641 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[4]              ; clk_50       ; clk_50      ; 20.000       ; -0.004     ; 2.387      ;
; 17.641 ; PS2Controller:keyboard|DataByte[1]         ; KeyboardMapper:decoder|Command[2]              ; clk_50       ; clk_50      ; 20.000       ; -0.004     ; 2.387      ;
; 17.646 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|State.Extended          ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 2.394      ;
; 17.646 ; PS2Controller:keyboard|DataByte[7]         ; KeyboardMapper:decoder|State.Break             ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 2.394      ;
; 17.651 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[2]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.381      ;
; 17.651 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[1]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.381      ;
; 17.651 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[5]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.381      ;
; 17.651 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[3]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.381      ;
; 17.651 ; PS2Controller:keyboard|DataByte[4]         ; KeyboardMapper:decoder|ScanCode[4]             ; clk_50       ; clk_50      ; 20.000       ; 0.000      ; 2.381      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 69.334 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.698      ;
; 69.354 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.678      ;
; 69.369 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.663      ;
; 69.388 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.644      ;
; 69.389 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.643      ;
; 69.509 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.523      ;
; 69.524 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.508      ;
; 69.526 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.506      ;
; 69.635 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.397      ;
; 69.638 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.394      ;
; 69.665 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.367      ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.051 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.511      ;
; 0.054 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.514      ;
; 0.067 ; System4_snd:Core|pia6821:PIA|porta_data[2]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.527      ;
; 0.133 ; System4_snd:Core|pia6821:PIA|porta_data[3]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.592      ;
; 0.136 ; System4_snd:Core|pia6821:PIA|porta_data[4]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.595      ;
; 0.137 ; System4_snd:Core|pia6821:PIA|porta_data[7]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.596      ;
; 0.141 ; System4_snd:Core|pia6821:PIA|porta_data[1]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.600      ;
; 0.150 ; System4_snd:Core|pia6821:PIA|porta_data[6]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.609      ;
; 0.189 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.649      ;
; 0.189 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.649      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.224 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.684      ;
; 0.224 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.684      ;
; 0.239 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|Command[1]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.391      ;
; 0.244 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|Command[0]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; PS2Controller:keyboard|Debouncer:DebounceData|Internal         ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; PS2Controller:keyboard|DataByte[3]                             ; KeyboardMapper:decoder|ScanCode[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.719      ;
; 0.261 ; System4_snd:Core|pia6821:PIA|porta_data[2]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.721      ;
; 0.264 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.416      ;
; 0.267 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.419      ;
; 0.269 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.421      ;
; 0.271 ; System4_snd:Core|pia6821:PIA|porta_data[3]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.730      ;
; 0.274 ; System4_snd:Core|pia6821:PIA|porta_data[4]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.733      ;
; 0.275 ; System4_snd:Core|pia6821:PIA|porta_data[7]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.734      ;
; 0.279 ; System4_snd:Core|pia6821:PIA|porta_data[1]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.738      ;
; 0.290 ; System4_snd:Core|pia6821:PIA|porta_data[6]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.749      ;
; 0.294 ; System4_snd:Core|pia6821:PIA|porta_data[5]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.754      ;
; 0.296 ; System4_snd:Core|pia6821:PIA|porta_data[2]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.756      ;
; 0.306 ; System4_snd:Core|pia6821:PIA|porta_data[3]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.765      ;
; 0.309 ; System4_snd:Core|pia6821:PIA|porta_data[4]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.768      ;
; 0.310 ; System4_snd:Core|pia6821:PIA|porta_data[7]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.769      ;
; 0.317 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.778      ;
; 0.325 ; System4_snd:Core|pia6821:PIA|porta_data[6]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.784      ;
; 0.331 ; System4_snd:Core|pia6821:PIA|porta_data[2]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.791      ;
; 0.341 ; System4_snd:Core|pia6821:PIA|porta_data[3]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.800      ;
; 0.342 ; PS2Controller:keyboard|DataByte[2]                             ; KeyboardMapper:decoder|ScanCode[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; System4_snd:Core|pia6821:PIA|porta_data[4]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.803      ;
; 0.353 ; System4_snd:Core|pia6821:PIA|porta_data[0]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[4]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.813      ;
; 0.354 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[8]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[2]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; System4_snd:Core|pia6821:PIA|porta_data[6]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[9]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.307      ; 0.819      ;
; 0.362 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; PS2Controller:keyboard|TimeCounter[1]                          ; PS2Controller:keyboard|TimeCounter[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; System4_snd:Core|pia6821:PIA|porta_data[2]                     ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[6]                 ; cpu_clk      ; clk_50      ; 0.000        ; 0.308      ; 0.826      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[4]                          ; PS2Controller:keyboard|TimeCounter[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[3]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[5]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[7]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[0]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; System4_snd:Core|dac:Audio_DAC|SigmaLatch_q[1]                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.524      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.354 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.371 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.491 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.511 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.526 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.546 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'cpu_clk'                                                                                                                                                      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[2]                ; System4_snd:Core|cpu68:CPU|sp[2]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|cc[4]                ; System4_snd:Core|cpu68:CPU|cc[4]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[12]               ; System4_snd:Core|cpu68:CPU|sp[12]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[11]               ; System4_snd:Core|cpu68:CPU|sp[11]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[8]                ; System4_snd:Core|cpu68:CPU|sp[8]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[9]                ; System4_snd:Core|cpu68:CPU|sp[9]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[10]               ; System4_snd:Core|cpu68:CPU|sp[10]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[14]               ; System4_snd:Core|cpu68:CPU|sp[14]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[13]               ; System4_snd:Core|cpu68:CPU|sp[13]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[4]                ; System4_snd:Core|cpu68:CPU|sp[4]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[3]                ; System4_snd:Core|cpu68:CPU|sp[3]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[15]               ; System4_snd:Core|cpu68:CPU|sp[15]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[1]                ; System4_snd:Core|cpu68:CPU|sp[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[5]                ; System4_snd:Core|cpu68:CPU|sp[5]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|cc[6]                ; System4_snd:Core|cpu68:CPU|cc[6]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[6]                ; System4_snd:Core|cpu68:CPU|sp[6]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|iv[1]                ; System4_snd:Core|cpu68:CPU|iv[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[7]                ; System4_snd:Core|cpu68:CPU|sp[7]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|sp[0]                ; System4_snd:Core|cpu68:CPU|sp[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|pia6821:PIA|irqa1              ; System4_snd:Core|pia6821:PIA|irqa1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|pia6821:PIA|irqb1              ; System4_snd:Core|pia6821:PIA|irqb1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|iv[0]                ; System4_snd:Core|cpu68:CPU|iv[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|pia6821:PIA|irqa2              ; System4_snd:Core|pia6821:PIA|irqa2              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; System4_snd:Core|cpu68:CPU|op_code[0]           ; System4_snd:Core|cpu68:CPU|op_code[0]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; System4_snd:Core|pia6821:PIA|cb1_del            ; System4_snd:Core|pia6821:PIA|cb1_rise           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; System4_snd:Core|pia6821:PIA|cb1_del            ; System4_snd:Core|pia6821:PIA|cb1_fall           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; System4_snd:Core|cpu68:CPU|state.mul0_state     ; System4_snd:Core|cpu68:CPU|state.mul1_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; System4_snd:Core|cpu68:CPU|state.rti_cc_state   ; System4_snd:Core|cpu68:CPU|state.rti_accb_state ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.293 ; System4_snd:Core|cpu68:CPU|md[2]                ; System4_snd:Core|cpu68:CPU|md[3]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.445      ;
; 0.296 ; System4_snd:Core|cpu68:CPU|md[5]                ; System4_snd:Core|cpu68:CPU|md[6]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.448      ;
; 0.328 ; System4_snd:Core|cpu68:CPU|state.mul4_state     ; System4_snd:Core|cpu68:CPU|state.mul5_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.480      ;
; 0.332 ; System4_snd:Core|pia6821:PIA|ca1_rise           ; System4_snd:Core|pia6821:PIA|irqa1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; System4_snd:Core|cpu68:CPU|state.mul6_state     ; System4_snd:Core|cpu68:CPU|state.mul7_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.485      ;
; 0.358 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.extended_state ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.002     ; 0.508      ;
; 0.359 ; System4_snd:Core|cpu68:CPU|md[10]               ; System4_snd:Core|cpu68:CPU|md[11]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; System4_snd:Core|cpu68:CPU|md[12]               ; System4_snd:Core|cpu68:CPU|md[13]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; System4_snd:Core|cpu68:CPU|md[8]                ; System4_snd:Core|cpu68:CPU|md[9]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; System4_snd:Core|cpu68:CPU|state.mul1_state     ; System4_snd:Core|cpu68:CPU|state.mul2_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; System4_snd:Core|cpu68:CPU|md[6]                ; System4_snd:Core|cpu68:CPU|md[7]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; System4_snd:Core|cpu68:CPU|state.jsr_state      ; System4_snd:Core|cpu68:CPU|state.jsr1_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; System4_snd:Core|cpu68:CPU|state.write16_state  ; System4_snd:Core|cpu68:CPU|state.write8_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; System4_snd:Core|cpu68:CPU|state.muld_state     ; System4_snd:Core|cpu68:CPU|state.mul0_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.013     ; 0.507      ;
; 0.368 ; System4_snd:Core|cpu68:CPU|state.mul2_state     ; System4_snd:Core|cpu68:CPU|state.mul3_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; System4_snd:Core|cpu68:CPU|md[9]                ; System4_snd:Core|cpu68:CPU|md[10]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; System4_snd:Core|cpu68:CPU|md[3]                ; System4_snd:Core|cpu68:CPU|md[4]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; System4_snd:Core|cpu68:CPU|state.bsr_state      ; System4_snd:Core|cpu68:CPU|state.bsr1_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; System4_snd:Core|cpu68:CPU|md[11]               ; System4_snd:Core|cpu68:CPU|md[12]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; System4_snd:Core|cpu68:CPU|state.mul5_state     ; System4_snd:Core|cpu68:CPU|state.mul6_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; System4_snd:Core|cpu68:CPU|md[4]                ; System4_snd:Core|cpu68:CPU|md[5]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; System4_snd:Core|cpu68:CPU|state.rti_accb_state ; System4_snd:Core|cpu68:CPU|state.rti_acca_state ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.533      ;
; 0.395 ; System4_snd:Core|cpu68:CPU|state.mulea_state    ; System4_snd:Core|cpu68:CPU|state.muld_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.547      ;
; 0.411 ; System4_snd:Core|cpu68:CPU|state.int_pcl_state  ; System4_snd:Core|cpu68:CPU|state.int_pch_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.001      ; 0.564      ;
; 0.431 ; System4_snd:Core|cpu68:CPU|state.int_ixl_state  ; System4_snd:Core|cpu68:CPU|state.int_ixh_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.583      ;
; 0.438 ; System4_snd:Core|cpu68:CPU|state.rti_ixh_state  ; System4_snd:Core|cpu68:CPU|state.rti_ixl_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.003      ; 0.593      ;
; 0.445 ; System4_snd:Core|cpu68:CPU|state.int_accb_state ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.014     ; 0.583      ;
; 0.445 ; System4_snd:Core|cpu68:CPU|md[13]               ; System4_snd:Core|cpu68:CPU|md[14]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.597      ;
; 0.445 ; System4_snd:Core|cpu68:CPU|md[14]               ; System4_snd:Core|cpu68:CPU|md[15]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; System4_snd:Core|cpu68:CPU|state.rti_state      ; System4_snd:Core|cpu68:CPU|state.rti_cc_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.005      ; 0.603      ;
; 0.447 ; System4_snd:Core|cpu68:CPU|state.rti_acca_state ; System4_snd:Core|cpu68:CPU|state.rti_ixh_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.003     ; 0.596      ;
; 0.458 ; System4_snd:Core|cpu68:CPU|cc[2]                ; System4_snd:Core|cpu68:CPU|cc[2]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; System4_snd:Core|cpu68:CPU|md[0]                ; System4_snd:Core|cpu68:CPU|md[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.001      ; 0.612      ;
; 0.461 ; System4_snd:Core|cpu68:CPU|md[1]                ; System4_snd:Core|cpu68:CPU|md[2]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.613      ;
; 0.471 ; System4_snd:Core|cpu68:CPU|cc[7]                ; System4_snd:Core|cpu68:CPU|cc[7]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.623      ;
; 0.473 ; System4_snd:Core|cpu68:CPU|state.mul3_state     ; System4_snd:Core|cpu68:CPU|state.mul4_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.013      ; 0.638      ;
; 0.481 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.indexed_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.002     ; 0.631      ;
; 0.482 ; System4_snd:Core|cpu68:CPU|state.pshx_lo_state  ; System4_snd:Core|cpu68:CPU|state.pshx_hi_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.001     ; 0.633      ;
; 0.490 ; System4_snd:Core|cpu68:CPU|state.int_mask_state ; System4_snd:Core|cpu68:CPU|state.vect_hi_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.002     ; 0.640      ;
; 0.492 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|state.rti_state      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.646      ;
; 0.509 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|state.int_mask_state ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.016      ; 0.677      ;
; 0.536 ; System4_snd:Core|cpu68:CPU|cc[3]                ; System4_snd:Core|cpu68:CPU|cc[3]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; System4_snd:Core|cpu68:CPU|cc[5]                ; System4_snd:Core|cpu68:CPU|cc[5]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|iv[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.693      ;
; 0.539 ; System4_snd:Core|cpu68:CPU|state.int_cc_state   ; System4_snd:Core|cpu68:CPU|iv[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.693      ;
; 0.563 ; System4_snd:Core|cpu68:CPU|state.mul_state      ; System4_snd:Core|cpu68:CPU|state.mulea_state    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.715      ;
; 0.580 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.branch_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.013      ; 0.745      ;
; 0.582 ; System4_snd:Core|cpu68:CPU|state.vect_hi_state  ; System4_snd:Core|cpu68:CPU|state.vect_lo_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.014     ; 0.720      ;
; 0.600 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[4]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.006      ; 0.758      ;
; 0.606 ; System4_snd:Core|pia6821:PIA|ca1_del            ; System4_snd:Core|pia6821:PIA|ca1_rise           ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.022     ; 0.736      ;
; 0.611 ; System4_snd:Core|cpu68:CPU|md[5]                ; System4_snd:Core|cpu68:CPU|md[13]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.765      ;
; 0.612 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|state.decode_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.001     ; 0.763      ;
; 0.622 ; System4_snd:Core|cpu68:CPU|op_code[7]           ; System4_snd:Core|cpu68:CPU|state.write16_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.009     ; 0.765      ;
; 0.636 ; System4_snd:Core|cpu68:CPU|state.rts_hi_state   ; System4_snd:Core|cpu68:CPU|state.rts_lo_state   ; cpu_clk      ; cpu_clk     ; 0.000        ; -0.002     ; 0.786      ;
; 0.644 ; System4_snd:Core|pia6821:PIA|cb1_fall           ; System4_snd:Core|pia6821:PIA|irqb1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.796      ;
; 0.644 ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; System4_snd:Core|cpu68:CPU|iv[1]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.798      ;
; 0.644 ; System4_snd:Core|cpu68:CPU|state.int_wai_state  ; System4_snd:Core|cpu68:CPU|iv[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.798      ;
; 0.650 ; System4_snd:Core|cpu68:CPU|state.rti_acca_state ; System4_snd:Core|cpu68:CPU|acca[7]              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.019      ; 0.821      ;
; 0.658 ; System4_snd:Core|cpu68:CPU|cc[0]                ; System4_snd:Core|cpu68:CPU|cc[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.810      ;
; 0.658 ; System4_snd:Core|cpu68:CPU|md[4]                ; System4_snd:Core|cpu68:CPU|md[12]               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.812      ;
; 0.658 ; System4_snd:Core|pia6821:PIA|cb1_rise           ; System4_snd:Core|pia6821:PIA|irqb1              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[7]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.008      ; 0.820      ;
; 0.672 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.read8_state    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.824      ;
; 0.674 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[0]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.019      ; 0.845      ;
; 0.685 ; System4_snd:Core|cpu68:CPU|md[7]                ; System4_snd:Core|cpu68:CPU|md[8]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 0.839      ;
; 0.698 ; System4_snd:Core|cpu68:CPU|state.rti_ixl_state  ; System4_snd:Core|cpu68:CPU|state.rti_pch_state  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.001      ; 0.851      ;
; 0.705 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.jsr_state      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.006      ; 0.863      ;
; 0.711 ; System4_snd:Core|cpu68:CPU|md[0]                ; System4_snd:Core|cpu68:CPU|md[0]                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.863      ;
; 0.715 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.pulb_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.006      ; 0.873      ;
; 0.715 ; System4_snd:Core|cpu68:CPU|state.decode_state   ; System4_snd:Core|cpu68:CPU|state.pula_state     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.006      ; 0.873      ;
; 0.721 ; System4_snd:Core|cpu68:CPU|state.fetch_state    ; System4_snd:Core|cpu68:CPU|op_code[6]           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.006      ; 0.879      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.695 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.330      ;
; 18.695 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.330      ;
; 18.695 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.330      ;
; 18.695 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.330      ;
; 18.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 1.308      ;
; 18.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 1.308      ;
; 18.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 1.301      ;
; 18.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 1.301      ;
; 18.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 1.301      ;
; 18.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 1.301      ;
; 18.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 1.301      ;
; 18.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; 0.008      ; 1.301      ;
; 18.795 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 1.231      ;
; 18.795 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 1.231      ;
; 18.813 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 1.214      ;
; 18.813 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 1.214      ;
; 18.813 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 1.214      ;
; 18.813 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 1.214      ;
; 18.813 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; -0.005     ; 1.214      ;
; 18.834 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.207      ;
; 18.834 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.207      ;
; 18.834 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.207      ;
; 18.834 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.207      ;
; 18.834 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.207      ;
; 18.834 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.207      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.046 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.207      ;
; 1.046 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.207      ;
; 1.046 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.207      ;
; 1.046 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.207      ;
; 1.046 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.207      ;
; 1.046 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.207      ;
; 1.067 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; -0.005     ; 1.214      ;
; 1.067 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; -0.005     ; 1.214      ;
; 1.067 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; -0.005     ; 1.214      ;
; 1.067 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; -0.005     ; 1.214      ;
; 1.067 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; -0.005     ; 1.214      ;
; 1.085 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 1.231      ;
; 1.085 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 1.231      ;
; 1.141 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; 0.008      ; 1.301      ;
; 1.141 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; 0.008      ; 1.301      ;
; 1.141 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; 0.008      ; 1.301      ;
; 1.141 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; 0.008      ; 1.301      ;
; 1.141 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; 0.008      ; 1.301      ;
; 1.141 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; 0.008      ; 1.301      ;
; 1.149 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 1.308      ;
; 1.149 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 1.308      ;
; 1.185 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.330      ;
; 1.185 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.330      ;
; 1.185 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.330      ;
; 1.185 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.330      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_datain_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_we_reg          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_we_reg          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a1~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a1~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a2~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a2~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a3~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a3~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a4~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a4~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a5~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a5~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a6~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a6~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a7~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|MPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a7~porta_memory_reg0     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; System4_snd:Core|audio_rom:ROM|altsyncram:altsyncram_component|altsyncram_aha1:auto_generated|ram_block1a4~porta_address_reg2  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50'                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[6]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[6]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[7]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[7]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|CountOnes           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|CountOnes           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DReady              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DReady              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[4]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[4]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[5]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[5]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[6]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|DataByte[6]         ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.029 ; 3.029 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 2.955 ; 2.955 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; 3.841 ; 3.841 ; Fall       ; cpu_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ps2_clk   ; clk_50     ; -2.109 ; -2.109 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; -2.115 ; -2.115 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; -2.761 ; -2.761 ; Fall       ; cpu_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 3.858 ; 3.858 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.928 ; 3.928 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.965 ; 3.965 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 3.858 ; 3.858 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.928 ; 3.928 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.965 ; 3.965 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.786 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.726 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.786 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.726 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.786     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.726     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.786     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.726     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -18.776   ; 0.051 ; 16.404   ; 1.046   ; -2.567              ;
;  PLL|altpll_component|pll|clk[0] ; 67.948    ; 0.215 ; N/A      ; N/A     ; 33.758              ;
;  clk_50                          ; -1.453    ; 0.051 ; 16.404   ; 1.046   ; 8.758               ;
;  cpu_clk                         ; -18.776   ; 0.215 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS                  ; -2828.321 ; 0.0   ; 0.0      ; 0.0     ; -654.524            ;
;  PLL|altpll_component|pll|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                          ; -9.547    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cpu_clk                         ; -2818.774 ; 0.000 ; N/A      ; N/A     ; -654.524            ;
+----------------------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.070 ; 7.070 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 6.861 ; 6.861 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; 9.139 ; 9.139 ; Fall       ; cpu_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ps2_clk   ; clk_50     ; -2.109 ; -2.109 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; -2.115 ; -2.115 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; -2.761 ; -2.761 ; Fall       ; cpu_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 8.395 ; 8.395 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 9.040 ; 9.040 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 9.083 ; 9.083 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 3.858 ; 3.858 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.928 ; 3.928 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.965 ; 3.965 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_50                          ; clk_50                          ; 2277     ; 0        ; 0        ; 0        ;
; cpu_clk                         ; clk_50                          ; 52       ; 0        ; 0        ; 0        ;
; clk_50                          ; cpu_clk                         ; 0        ; 0        ; 252      ; 0        ;
; cpu_clk                         ; cpu_clk                         ; 40       ; 20104    ; 7856     ; 1954140  ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_50                          ; clk_50                          ; 2277     ; 0        ; 0        ; 0        ;
; cpu_clk                         ; clk_50                          ; 52       ; 0        ; 0        ; 0        ;
; clk_50                          ; cpu_clk                         ; 0        ; 0        ; 252      ; 0        ;
; cpu_clk                         ; cpu_clk                         ; 40       ; 20104    ; 7856     ; 1954140  ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 25       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 25       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 227   ; 227  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 01 20:58:26 2015
Info: Command: quartus_sta System4_snd -c System4_snd
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "williams_sound_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity williams_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity williams_sound_top -section_id Top was ignored
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'System4_snd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -divide_by 7 -multiply_by 2 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cpu_clk cpu_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.776
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.776     -2818.774 cpu_clk 
    Info (332119):    -1.453        -9.547 clk_50 
    Info (332119):    67.948         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 clk_50 
    Info (332119):     0.499         0.000 cpu_clk 
Info (332146): Worst-case recovery slack is 16.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.404         0.000 clk_50 
Info (332146): Worst-case removal slack is 2.923
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.923         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -654.524 cpu_clk 
    Info (332119):     8.758         0.000 clk_50 
    Info (332119):    33.758         0.000 PLL|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.112      -742.291 cpu_clk 
    Info (332119):     0.297         0.000 clk_50 
    Info (332119):    69.334         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.051
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.051         0.000 clk_50 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 cpu_clk 
Info (332146): Worst-case recovery slack is 18.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.695         0.000 clk_50 
Info (332146): Worst-case removal slack is 1.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.046         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -444.224 cpu_clk 
    Info (332119):     9.000         0.000 clk_50 
    Info (332119):    34.000         0.000 PLL|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Tue Dec 01 20:58:28 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


