{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:21:51 2019 " "Info: Processing started: Tue Oct 15 15:21:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_teste1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bloco_teste1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_teste1 " "Info: Found entity 1: bloco_teste1" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorD " "Info: Found entity 1: IorD" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controlador.v(20) " "Warning (10268): Verilog HDL information at Controlador.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Info: Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAsrcA " "Info: Found entity 1: ULAsrcA" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAsrcB " "Info: Found entity 1: ULAsrcB" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32 " "Info: Found entity 1: SignExtend16to32" {  } { { "SignExtend16to32.v" "" { Text "C:/Users/dcc4/Desktop/hw/SignExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeregmux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file writeregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteRegMux " "Info: Found entity 1: WriteRegMux" {  } { { "WriteRegMux.v" "" { Text "C:/Users/dcc4/Desktop/hw/WriteRegMux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writedatamux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file writedatamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteDataMux " "Info: Found entity 1: WriteDataMux" {  } { { "WriteDataMux.v" "" { Text "C:/Users/dcc4/Desktop/hw/WriteDataMux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Info: Found entity 1: Filter" {  } { { "Filter.v" "" { Text "C:/Users/dcc4/Desktop/hw/Filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_teste1 " "Info: Elaborating entity \"bloco_teste1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAsrcA ULAsrcA:inst11 " "Info: Elaborating entity \"ULAsrcA\" for hierarchy \"ULAsrcA:inst11\"" {  } { { "bloco_teste1.bdf" "inst11" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -456 1472 1632 -328 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC ULAsrcA.v(9) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(9): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ULAsrcA.v(10) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR ULAsrcA.v(11) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(11): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULAsrcA.v(8) " "Warning (10270): Verilog HDL Case Statement warning at ULAsrcA.v(8): incomplete case statement has no default case item" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ULAsrcA.v(7) " "Warning (10240): Verilog HDL Always Construct warning at ULAsrcA.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:A\"" {  } { { "bloco_teste1.bdf" "A" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -440 1176 1360 -312 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador Controlador:inst " "Info: Elaborating entity \"Controlador\" for hierarchy \"Controlador:inst\"" {  } { { "bloco_teste1.bdf" "inst" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -1016 -664 -456 -728 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Controlador.v(24) " "Warning (10762): Verilog HDL Case Statement warning at Controlador.v(24): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 24 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Controlador.v(24) " "Warning (10763): Verilog HDL warning at Controlador.v(24): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 24 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IorD Controlador.v(16) " "Warning (10034): Output port \"IorD\" at Controlador.v(16) has no driver" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WriteRegMux Controlador.v(16) " "Warning (10034): Output port \"WriteRegMux\" at Controlador.v(16) has no driver" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WriteDataMux Controlador.v(16) " "Warning (10034): Output port \"WriteDataMux\" at Controlador.v(16) has no driver" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Load_ULAOut Controlador.v(15) " "Warning (10034): Output port \"Load_ULAOut\" at Controlador.v(15) has no driver" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemWrite Controlador.v(15) " "Warning (10034): Output port \"MemWrite\" at Controlador.v(15) has no driver" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter Filter:inst14 " "Info: Elaborating entity \"Filter\" for hierarchy \"Filter:inst14\"" {  } { { "bloco_teste1.bdf" "inst14" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 -104 96 64 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst3 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst3\"" {  } { { "bloco_teste1.bdf" "inst3" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -280 -16 184 -152 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst2 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst2\"" {  } { { "bloco_teste1.bdf" "inst2" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -280 -464 -272 -152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst2\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/dcc4/Desktop/hw/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst1 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst1\"" {  } { { "bloco_teste1.bdf" "inst1" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -336 1968 2128 -176 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAsrcB ULAsrcB:inst12 " "Info: Elaborating entity \"ULAsrcB\" for hierarchy \"ULAsrcB:inst12\"" {  } { { "bloco_teste1.bdf" "inst12" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 1456 1656 -112 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ULAsrcB.v(10) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcB.v(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SignExtended ULAsrcB.v(12) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcB.v(12): variable \"SignExtended\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ShiftLeft2 ULAsrcB.v(13) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcB.v(13): variable \"ShiftLeft2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULAsrcB.v(9) " "Warning (10270): Verilog HDL Case Statement warning at ULAsrcB.v(9): incomplete case statement has no default case item" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ULAsrcB.v(7) " "Warning (10240): Verilog HDL Always Construct warning at ULAsrcB.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst10 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst10\"" {  } { { "bloco_teste1.bdf" "inst10" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -296 872 1096 -136 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16to32 SignExtend16to32:inst13 " "Info: Elaborating entity \"SignExtend16to32\" for hierarchy \"SignExtend16to32:inst13\"" {  } { { "bloco_teste1.bdf" "inst13" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 56 1192 1336 152 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[31\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[31\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[30\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[30\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[29\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[29\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[28\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[28\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[27\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[27\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[26\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[26\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[25\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[25\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[24\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[24\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[23\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[23\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[22\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[22\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[21\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[21\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[20\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[20\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[19\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[19\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[18\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[18\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[17\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[17\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[16\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[16\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[15\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[15\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[14\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[14\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[13\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[13\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[12\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[12\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[11\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[11\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[10\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[10\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[9\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[9\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[8\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[8\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[7\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[7\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[6\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[6\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[5\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[5\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[4\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[4\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[3\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[3\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[2\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[2\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[1\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[1\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcA:inst11\|out\[0\] " "Warning: LATCH primitive \"ULAsrcA:inst11\|out\[0\]\" is permanently enabled" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[31\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[31\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[30\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[30\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[29\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[29\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[28\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[28\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[27\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[27\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[26\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[26\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[25\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[25\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[24\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[24\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[23\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[23\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[22\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[22\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[21\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[21\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[20\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[20\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[19\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[19\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[18\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[18\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[17\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[17\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[16\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[16\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[15\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[15\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[14\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[14\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[13\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[13\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[12\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[12\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[11\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[11\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[10\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[10\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[9\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[9\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[8\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[8\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[7\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[7\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[6\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[6\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[5\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[5\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[4\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[4\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[3\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[3\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[2\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[2\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[1\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[1\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAsrcB:inst12\|out\[0\] " "Warning: LATCH primitive \"ULAsrcB:inst12\|out\[0\]\" is permanently enabled" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[31\] GND " "Warning (13410): Pin \"estado\[31\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[30\] GND " "Warning (13410): Pin \"estado\[30\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[29\] GND " "Warning (13410): Pin \"estado\[29\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[28\] GND " "Warning (13410): Pin \"estado\[28\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[27\] GND " "Warning (13410): Pin \"estado\[27\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[26\] GND " "Warning (13410): Pin \"estado\[26\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[25\] GND " "Warning (13410): Pin \"estado\[25\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[24\] GND " "Warning (13410): Pin \"estado\[24\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[23\] GND " "Warning (13410): Pin \"estado\[23\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[22\] GND " "Warning (13410): Pin \"estado\[22\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[21\] GND " "Warning (13410): Pin \"estado\[21\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[20\] GND " "Warning (13410): Pin \"estado\[20\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[19\] GND " "Warning (13410): Pin \"estado\[19\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[18\] GND " "Warning (13410): Pin \"estado\[18\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[17\] GND " "Warning (13410): Pin \"estado\[17\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[16\] GND " "Warning (13410): Pin \"estado\[16\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[15\] GND " "Warning (13410): Pin \"estado\[15\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[14\] GND " "Warning (13410): Pin \"estado\[14\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[13\] GND " "Warning (13410): Pin \"estado\[13\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[12\] GND " "Warning (13410): Pin \"estado\[12\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[11\] GND " "Warning (13410): Pin \"estado\[11\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[10\] GND " "Warning (13410): Pin \"estado\[10\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[9\] GND " "Warning (13410): Pin \"estado\[9\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[8\] GND " "Warning (13410): Pin \"estado\[8\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[7\] GND " "Warning (13410): Pin \"estado\[7\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[6\] GND " "Warning (13410): Pin \"estado\[6\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[5\] GND " "Warning (13410): Pin \"estado\[5\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[4\] GND " "Warning (13410): Pin \"estado\[4\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[3\] GND " "Warning (13410): Pin \"estado\[3\]\" is stuck at GND" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dcc4/Desktop/hw/HW.map.smsg " "Info: Generated suppressed messages file C:/Users/dcc4/Desktop/hw/HW.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2472 " "Info: Implemented 2472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "304 " "Info: Implemented 304 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2135 " "Info: Implemented 2135 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Info: Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:22:05 2019 " "Info: Processing ended: Tue Oct 15 15:22:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:22:07 2019 " "Info: Processing started: Tue Oct 15 15:22:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW -c HW " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "HW EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design HW" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 3524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "305 305 " "Critical Warning: No exact pin location assignment(s) for 305 pins of 305 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[31\] " "Info: Pin A_output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[30\] " "Info: Pin A_output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[29\] " "Info: Pin A_output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[28\] " "Info: Pin A_output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[27\] " "Info: Pin A_output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[26\] " "Info: Pin A_output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[25\] " "Info: Pin A_output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[24\] " "Info: Pin A_output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[23\] " "Info: Pin A_output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[22\] " "Info: Pin A_output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[21\] " "Info: Pin A_output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[20\] " "Info: Pin A_output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[19\] " "Info: Pin A_output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[18\] " "Info: Pin A_output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[17\] " "Info: Pin A_output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[16\] " "Info: Pin A_output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[15\] " "Info: Pin A_output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[14\] " "Info: Pin A_output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[13\] " "Info: Pin A_output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[12\] " "Info: Pin A_output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[11\] " "Info: Pin A_output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[10\] " "Info: Pin A_output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[9\] " "Info: Pin A_output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[8\] " "Info: Pin A_output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[7\] " "Info: Pin A_output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[6\] " "Info: Pin A_output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[5\] " "Info: Pin A_output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[4\] " "Info: Pin A_output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[3\] " "Info: Pin A_output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[2\] " "Info: Pin A_output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[1\] " "Info: Pin A_output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_output\[0\] " "Info: Pin A_output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { A_output[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 1784 1960 -136 "A_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[31\] " "Info: Pin B_output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[30\] " "Info: Pin B_output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[29\] " "Info: Pin B_output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[28\] " "Info: Pin B_output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[27\] " "Info: Pin B_output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[26\] " "Info: Pin B_output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[25\] " "Info: Pin B_output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[24\] " "Info: Pin B_output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[23\] " "Info: Pin B_output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[22\] " "Info: Pin B_output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[21\] " "Info: Pin B_output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[20\] " "Info: Pin B_output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[19\] " "Info: Pin B_output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[18\] " "Info: Pin B_output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[17\] " "Info: Pin B_output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[16\] " "Info: Pin B_output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[15\] " "Info: Pin B_output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[14\] " "Info: Pin B_output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[13\] " "Info: Pin B_output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[12\] " "Info: Pin B_output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[11\] " "Info: Pin B_output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[10\] " "Info: Pin B_output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[9\] " "Info: Pin B_output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[8\] " "Info: Pin B_output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[7\] " "Info: Pin B_output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[6\] " "Info: Pin B_output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[5\] " "Info: Pin B_output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[4\] " "Info: Pin B_output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[3\] " "Info: Pin B_output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[2\] " "Info: Pin B_output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[1\] " "Info: Pin B_output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_output\[0\] " "Info: Pin B_output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { B_output[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 1784 1960 -104 "B_output\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[31\] " "Info: Pin estado\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[30\] " "Info: Pin estado\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[29\] " "Info: Pin estado\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[28\] " "Info: Pin estado\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[27\] " "Info: Pin estado\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[26\] " "Info: Pin estado\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[25\] " "Info: Pin estado\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[24\] " "Info: Pin estado\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[23\] " "Info: Pin estado\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[22\] " "Info: Pin estado\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[21\] " "Info: Pin estado\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[20\] " "Info: Pin estado\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[19\] " "Info: Pin estado\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[18\] " "Info: Pin estado\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[17\] " "Info: Pin estado\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[16\] " "Info: Pin estado\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[15\] " "Info: Pin estado\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[14\] " "Info: Pin estado\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[13\] " "Info: Pin estado\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[12\] " "Info: Pin estado\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[11\] " "Info: Pin estado\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[10\] " "Info: Pin estado\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[9\] " "Info: Pin estado\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[8\] " "Info: Pin estado\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[7\] " "Info: Pin estado\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[6\] " "Info: Pin estado\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[5\] " "Info: Pin estado\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[4\] " "Info: Pin estado\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[3\] " "Info: Pin estado\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[2\] " "Info: Pin estado\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[1\] " "Info: Pin estado\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[0\] " "Info: Pin estado\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { estado[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -472 -392 -216 -456 "estado\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Function\[5\] " "Info: Pin Function\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Function[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 -168 8 120 "Function\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Function[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Function\[4\] " "Info: Pin Function\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Function[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 -168 8 120 "Function\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Function[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Function\[3\] " "Info: Pin Function\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Function[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 -168 8 120 "Function\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Function[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Function\[2\] " "Info: Pin Function\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Function[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 -168 8 120 "Function\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Function[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Function\[1\] " "Info: Pin Function\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Function[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 -168 8 120 "Function\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Function[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Function\[0\] " "Info: Pin Function\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Function[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 -168 8 120 "Function\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Function[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[31\] " "Info: Pin Memout\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[30\] " "Info: Pin Memout\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[29\] " "Info: Pin Memout\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[28\] " "Info: Pin Memout\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[27\] " "Info: Pin Memout\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[26\] " "Info: Pin Memout\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[25\] " "Info: Pin Memout\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[24\] " "Info: Pin Memout\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[23\] " "Info: Pin Memout\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[22\] " "Info: Pin Memout\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[21\] " "Info: Pin Memout\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[20\] " "Info: Pin Memout\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[19\] " "Info: Pin Memout\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[18\] " "Info: Pin Memout\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[17\] " "Info: Pin Memout\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[16\] " "Info: Pin Memout\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[15\] " "Info: Pin Memout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[14\] " "Info: Pin Memout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[13\] " "Info: Pin Memout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[12\] " "Info: Pin Memout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[11\] " "Info: Pin Memout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[10\] " "Info: Pin Memout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[9\] " "Info: Pin Memout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[8\] " "Info: Pin Memout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[7\] " "Info: Pin Memout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[6\] " "Info: Pin Memout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[5\] " "Info: Pin Memout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[4\] " "Info: Pin Memout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[3\] " "Info: Pin Memout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[2\] " "Info: Pin Memout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[1\] " "Info: Pin Memout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memout\[0\] " "Info: Pin Memout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Memout[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -120 -176 0 -104 "Memout\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[15\] " "Info: Pin OFFSET\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[14\] " "Info: Pin OFFSET\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[13\] " "Info: Pin OFFSET\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[12\] " "Info: Pin OFFSET\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[11\] " "Info: Pin OFFSET\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[10\] " "Info: Pin OFFSET\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[9\] " "Info: Pin OFFSET\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[8\] " "Info: Pin OFFSET\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[7\] " "Info: Pin OFFSET\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[6\] " "Info: Pin OFFSET\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[5\] " "Info: Pin OFFSET\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[4\] " "Info: Pin OFFSET\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[3\] " "Info: Pin OFFSET\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[2\] " "Info: Pin OFFSET\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[1\] " "Info: Pin OFFSET\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OFFSET\[0\] " "Info: Pin OFFSET\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OFFSET[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 816 992 80 "OFFSET\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OFFSET[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODE\[5\] " "Info: Pin OPCODE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OPCODE[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 816 992 -16 "OPCODE\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODE\[4\] " "Info: Pin OPCODE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OPCODE[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 816 992 -16 "OPCODE\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODE\[3\] " "Info: Pin OPCODE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OPCODE[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 816 992 -16 "OPCODE\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODE\[2\] " "Info: Pin OPCODE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OPCODE[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 816 992 -16 "OPCODE\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODE\[1\] " "Info: Pin OPCODE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OPCODE[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 816 992 -16 "OPCODE\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODE\[0\] " "Info: Pin OPCODE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { OPCODE[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 816 992 -16 "OPCODE\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[31\] " "Info: Pin PC_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[30\] " "Info: Pin PC_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[29\] " "Info: Pin PC_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[28\] " "Info: Pin PC_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[27\] " "Info: Pin PC_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[26\] " "Info: Pin PC_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[25\] " "Info: Pin PC_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[24\] " "Info: Pin PC_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[23\] " "Info: Pin PC_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[22\] " "Info: Pin PC_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[21\] " "Info: Pin PC_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[20\] " "Info: Pin PC_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[19\] " "Info: Pin PC_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[18\] " "Info: Pin PC_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[17\] " "Info: Pin PC_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[16\] " "Info: Pin PC_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[15\] " "Info: Pin PC_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[14\] " "Info: Pin PC_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[13\] " "Info: Pin PC_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[12\] " "Info: Pin PC_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[11\] " "Info: Pin PC_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[10\] " "Info: Pin PC_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[9\] " "Info: Pin PC_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[8\] " "Info: Pin PC_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Info: Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Info: Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Info: Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Info: Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Info: Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Info: Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Info: Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Info: Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { PC_out[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 64 -728 -552 80 "PC_out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[4\] " "Info: Pin RD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RD[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 136 -168 8 152 "RD\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[3\] " "Info: Pin RD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RD[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 136 -168 8 152 "RD\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[2\] " "Info: Pin RD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RD[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 136 -168 8 152 "RD\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[1\] " "Info: Pin RD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RD[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 136 -168 8 152 "RD\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[0\] " "Info: Pin RD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RD[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 136 -168 8 152 "RD\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[31\] " "Info: Pin READ1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[30\] " "Info: Pin READ1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[29\] " "Info: Pin READ1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[28\] " "Info: Pin READ1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[27\] " "Info: Pin READ1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[26\] " "Info: Pin READ1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[25\] " "Info: Pin READ1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[24\] " "Info: Pin READ1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[23\] " "Info: Pin READ1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[22\] " "Info: Pin READ1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[21\] " "Info: Pin READ1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[20\] " "Info: Pin READ1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[19\] " "Info: Pin READ1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[18\] " "Info: Pin READ1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[17\] " "Info: Pin READ1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[16\] " "Info: Pin READ1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[15\] " "Info: Pin READ1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[14\] " "Info: Pin READ1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[13\] " "Info: Pin READ1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[12\] " "Info: Pin READ1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[11\] " "Info: Pin READ1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[10\] " "Info: Pin READ1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[9\] " "Info: Pin READ1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[8\] " "Info: Pin READ1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[7\] " "Info: Pin READ1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[6\] " "Info: Pin READ1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[5\] " "Info: Pin READ1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[4\] " "Info: Pin READ1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[3\] " "Info: Pin READ1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[2\] " "Info: Pin READ1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[1\] " "Info: Pin READ1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ1\[0\] " "Info: Pin READ1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ1[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -8 1160 1336 8 "READ1\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[31\] " "Info: Pin READ2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[30\] " "Info: Pin READ2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[29\] " "Info: Pin READ2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[28\] " "Info: Pin READ2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[27\] " "Info: Pin READ2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[26\] " "Info: Pin READ2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[25\] " "Info: Pin READ2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[24\] " "Info: Pin READ2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[23\] " "Info: Pin READ2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[22\] " "Info: Pin READ2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[21\] " "Info: Pin READ2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[20\] " "Info: Pin READ2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[19\] " "Info: Pin READ2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[18\] " "Info: Pin READ2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[17\] " "Info: Pin READ2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[16\] " "Info: Pin READ2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[15\] " "Info: Pin READ2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[14\] " "Info: Pin READ2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[13\] " "Info: Pin READ2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[12\] " "Info: Pin READ2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[11\] " "Info: Pin READ2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[10\] " "Info: Pin READ2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[9\] " "Info: Pin READ2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[8\] " "Info: Pin READ2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[7\] " "Info: Pin READ2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[6\] " "Info: Pin READ2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[5\] " "Info: Pin READ2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[4\] " "Info: Pin READ2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[3\] " "Info: Pin READ2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[2\] " "Info: Pin READ2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[1\] " "Info: Pin READ2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ2\[0\] " "Info: Pin READ2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { READ2[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 16 1160 1336 32 "READ2\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[4\] " "Info: Pin RS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RS[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 0 816 992 16 "RS\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[3\] " "Info: Pin RS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RS[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 0 816 992 16 "RS\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[2\] " "Info: Pin RS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RS[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 0 816 992 16 "RS\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[1\] " "Info: Pin RS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RS[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 0 816 992 16 "RS\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[0\] " "Info: Pin RS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RS[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 0 816 992 16 "RS\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[4\] " "Info: Pin RT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RT[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 32 816 992 48 "RT\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[3\] " "Info: Pin RT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RT[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 32 816 992 48 "RT\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[2\] " "Info: Pin RT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RT[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 32 816 992 48 "RT\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[1\] " "Info: Pin RT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RT[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 32 816 992 48 "RT\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[0\] " "Info: Pin RT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RT[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 32 816 992 48 "RT\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shamt\[4\] " "Info: Pin Shamt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Shamt[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 176 -168 8 192 "Shamt\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shamt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shamt\[3\] " "Info: Pin Shamt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Shamt[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 176 -168 8 192 "Shamt\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shamt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shamt\[2\] " "Info: Pin Shamt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Shamt[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 176 -168 8 192 "Shamt\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shamt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shamt\[1\] " "Info: Pin Shamt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Shamt[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 176 -168 8 192 "Shamt\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shamt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shamt\[0\] " "Info: Pin Shamt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Shamt[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 176 -168 8 192 "Shamt\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shamt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[31\] " "Info: Pin ULA_Out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[31] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[30\] " "Info: Pin ULA_Out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[30] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[29\] " "Info: Pin ULA_Out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[29] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[28\] " "Info: Pin ULA_Out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[28] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[27\] " "Info: Pin ULA_Out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[27] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[26\] " "Info: Pin ULA_Out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[26] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[25\] " "Info: Pin ULA_Out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[25] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[24\] " "Info: Pin ULA_Out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[24] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[23\] " "Info: Pin ULA_Out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[23] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[22\] " "Info: Pin ULA_Out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[22] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[21\] " "Info: Pin ULA_Out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[21] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[20\] " "Info: Pin ULA_Out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[20] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[19\] " "Info: Pin ULA_Out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[19] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[18\] " "Info: Pin ULA_Out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[18] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[17\] " "Info: Pin ULA_Out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[17] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[16\] " "Info: Pin ULA_Out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[16] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[15\] " "Info: Pin ULA_Out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[15] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[14\] " "Info: Pin ULA_Out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[14] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[13\] " "Info: Pin ULA_Out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[13] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[12\] " "Info: Pin ULA_Out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[12] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[11\] " "Info: Pin ULA_Out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[11] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[10\] " "Info: Pin ULA_Out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[10] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[9\] " "Info: Pin ULA_Out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[9] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[8\] " "Info: Pin ULA_Out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[8] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[7\] " "Info: Pin ULA_Out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[7] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[6\] " "Info: Pin ULA_Out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[6] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[5\] " "Info: Pin ULA_Out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[5] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[4\] " "Info: Pin ULA_Out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[4] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[3\] " "Info: Pin ULA_Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[3] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[2\] " "Info: Pin ULA_Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[2] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[1\] " "Info: Pin ULA_Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[1] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_Out\[0\] " "Info: Pin ULA_Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ULA_Out[0] } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dcc4/Desktop/hw/" 0 { } { { 0 { 0 ""} 0 1755 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "304 unused 3.3V 0 304 0 " "Info: Number of I/O pins in group: 304 (unused VREF, 3.3V VCCIO, 0 input, 304 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.608 ns register register " "Info: Estimated most critical path is register to register delay of 9.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B\|Saida\[0\] 1 REG LAB_X26_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y20; Fanout = 1; REG Node = 'Registrador:B\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 0.505 ns ULAsrcB:inst12\|Mux0~0 2 COMB LAB_X26_Y20 4 " "Info: 2: + IC(0.233 ns) + CELL(0.272 ns) = 0.505 ns; Loc. = LAB_X26_Y20; Fanout = 4; COMB Node = 'ULAsrcB:inst12\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Registrador:B|Saida[0] ULAsrcB:inst12|Mux0~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 0.906 ns Ula32:inst1\|carry_temp\[0\]~1 3 COMB LAB_X26_Y20 4 " "Info: 3: + IC(0.044 ns) + CELL(0.357 ns) = 0.906 ns; Loc. = LAB_X26_Y20; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.272 ns) 1.611 ns Ula32:inst1\|carry_temp\[2\]~3 4 COMB LAB_X26_Y20 3 " "Info: 4: + IC(0.433 ns) + CELL(0.272 ns) = 1.611 ns; Loc. = LAB_X26_Y20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.705 ns" { Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.012 ns Ula32:inst1\|carry_temp\[4\]~7 5 COMB LAB_X26_Y20 4 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 2.012 ns; Loc. = LAB_X26_Y20; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[2]~3 Ula32:inst1|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.413 ns Ula32:inst1\|carry_temp\[6\]~10 6 COMB LAB_X26_Y20 2 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 2.413 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.814 ns Ula32:inst1\|carry_temp\[7\]~11 7 COMB LAB_X26_Y20 3 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 2.814 ns; Loc. = LAB_X26_Y20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[6]~10 Ula32:inst1|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.215 ns Ula32:inst1\|carry_temp\[9\]~12 8 COMB LAB_X26_Y20 3 " "Info: 8: + IC(0.129 ns) + CELL(0.272 ns) = 3.215 ns; Loc. = LAB_X26_Y20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.272 ns) 4.041 ns Ula32:inst1\|carry_temp\[11\]~13 9 COMB LAB_X27_Y16 3 " "Info: 9: + IC(0.554 ns) + CELL(0.272 ns) = 4.041 ns; Loc. = LAB_X27_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.826 ns" { Ula32:inst1|carry_temp[9]~12 Ula32:inst1|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.442 ns Ula32:inst1\|carry_temp\[13\]~14 10 COMB LAB_X27_Y16 3 " "Info: 10: + IC(0.129 ns) + CELL(0.272 ns) = 4.442 ns; Loc. = LAB_X27_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.843 ns Ula32:inst1\|carry_temp\[15\]~15 11 COMB LAB_X27_Y16 3 " "Info: 11: + IC(0.129 ns) + CELL(0.272 ns) = 4.843 ns; Loc. = LAB_X27_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.244 ns Ula32:inst1\|carry_temp\[17\]~16 12 COMB LAB_X27_Y16 3 " "Info: 12: + IC(0.129 ns) + CELL(0.272 ns) = 5.244 ns; Loc. = LAB_X27_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.272 ns) 5.996 ns Ula32:inst1\|carry_temp\[19\]~17 13 COMB LAB_X31_Y16 3 " "Info: 13: + IC(0.480 ns) + CELL(0.272 ns) = 5.996 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.397 ns Ula32:inst1\|carry_temp\[21\]~18 14 COMB LAB_X31_Y16 3 " "Info: 14: + IC(0.129 ns) + CELL(0.272 ns) = 6.397 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.798 ns Ula32:inst1\|carry_temp\[23\]~19 15 COMB LAB_X31_Y16 3 " "Info: 15: + IC(0.129 ns) + CELL(0.272 ns) = 6.798 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.199 ns Ula32:inst1\|carry_temp\[25\]~20 16 COMB LAB_X31_Y16 3 " "Info: 16: + IC(0.129 ns) + CELL(0.272 ns) = 7.199 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.600 ns Ula32:inst1\|carry_temp\[27\]~21 17 COMB LAB_X31_Y16 3 " "Info: 17: + IC(0.129 ns) + CELL(0.272 ns) = 7.600 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 8.001 ns Ula32:inst1\|carry_temp\[29\]~22 18 COMB LAB_X31_Y16 2 " "Info: 18: + IC(0.129 ns) + CELL(0.272 ns) = 8.001 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[29\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst1|carry_temp[27]~21 Ula32:inst1|carry_temp[29]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.053 ns) 8.496 ns Ula32:inst1\|Mux1~0 19 COMB LAB_X30_Y16 34 " "Info: 19: + IC(0.442 ns) + CELL(0.053 ns) = 8.496 ns; Loc. = LAB_X30_Y16; Fanout = 34; COMB Node = 'Ula32:inst1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.155 ns) 9.608 ns Banco_reg:inst10\|Reg6\[30\] 20 REG LAB_X34_Y17 2 " "Info: 20: + IC(0.957 ns) + CELL(0.155 ns) = 9.608 ns; Loc. = LAB_X34_Y17; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg6\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { Ula32:inst1|Mux1~0 Banco_reg:inst10|Reg6[30] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.087 ns ( 52.95 % ) " "Info: Total cell delay = 5.087 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.521 ns ( 47.05 % ) " "Info: Total interconnect delay = 4.521 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.608 ns" { Registrador:B|Saida[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~3 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~10 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12 Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21 Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 Banco_reg:inst10|Reg6[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "304 " "Warning: Found 304 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[31\] 0 " "Info: Pin \"A_output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[30\] 0 " "Info: Pin \"A_output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[29\] 0 " "Info: Pin \"A_output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[28\] 0 " "Info: Pin \"A_output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[27\] 0 " "Info: Pin \"A_output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[26\] 0 " "Info: Pin \"A_output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[25\] 0 " "Info: Pin \"A_output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[24\] 0 " "Info: Pin \"A_output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[23\] 0 " "Info: Pin \"A_output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[22\] 0 " "Info: Pin \"A_output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[21\] 0 " "Info: Pin \"A_output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[20\] 0 " "Info: Pin \"A_output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[19\] 0 " "Info: Pin \"A_output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[18\] 0 " "Info: Pin \"A_output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[17\] 0 " "Info: Pin \"A_output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[16\] 0 " "Info: Pin \"A_output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[15\] 0 " "Info: Pin \"A_output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[14\] 0 " "Info: Pin \"A_output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[13\] 0 " "Info: Pin \"A_output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[12\] 0 " "Info: Pin \"A_output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[11\] 0 " "Info: Pin \"A_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[10\] 0 " "Info: Pin \"A_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[9\] 0 " "Info: Pin \"A_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[8\] 0 " "Info: Pin \"A_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[7\] 0 " "Info: Pin \"A_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[6\] 0 " "Info: Pin \"A_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[5\] 0 " "Info: Pin \"A_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[4\] 0 " "Info: Pin \"A_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[3\] 0 " "Info: Pin \"A_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[2\] 0 " "Info: Pin \"A_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[1\] 0 " "Info: Pin \"A_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_output\[0\] 0 " "Info: Pin \"A_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[31\] 0 " "Info: Pin \"B_output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[30\] 0 " "Info: Pin \"B_output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[29\] 0 " "Info: Pin \"B_output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[28\] 0 " "Info: Pin \"B_output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[27\] 0 " "Info: Pin \"B_output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[26\] 0 " "Info: Pin \"B_output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[25\] 0 " "Info: Pin \"B_output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[24\] 0 " "Info: Pin \"B_output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[23\] 0 " "Info: Pin \"B_output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[22\] 0 " "Info: Pin \"B_output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[21\] 0 " "Info: Pin \"B_output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[20\] 0 " "Info: Pin \"B_output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[19\] 0 " "Info: Pin \"B_output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[18\] 0 " "Info: Pin \"B_output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[17\] 0 " "Info: Pin \"B_output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[16\] 0 " "Info: Pin \"B_output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[15\] 0 " "Info: Pin \"B_output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[14\] 0 " "Info: Pin \"B_output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[13\] 0 " "Info: Pin \"B_output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[12\] 0 " "Info: Pin \"B_output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[11\] 0 " "Info: Pin \"B_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[10\] 0 " "Info: Pin \"B_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[9\] 0 " "Info: Pin \"B_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[8\] 0 " "Info: Pin \"B_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[7\] 0 " "Info: Pin \"B_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[6\] 0 " "Info: Pin \"B_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[5\] 0 " "Info: Pin \"B_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[4\] 0 " "Info: Pin \"B_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[3\] 0 " "Info: Pin \"B_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[2\] 0 " "Info: Pin \"B_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[1\] 0 " "Info: Pin \"B_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_output\[0\] 0 " "Info: Pin \"B_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[31\] 0 " "Info: Pin \"estado\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[30\] 0 " "Info: Pin \"estado\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[29\] 0 " "Info: Pin \"estado\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[28\] 0 " "Info: Pin \"estado\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[27\] 0 " "Info: Pin \"estado\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[26\] 0 " "Info: Pin \"estado\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[25\] 0 " "Info: Pin \"estado\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[24\] 0 " "Info: Pin \"estado\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[23\] 0 " "Info: Pin \"estado\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[22\] 0 " "Info: Pin \"estado\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[21\] 0 " "Info: Pin \"estado\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[20\] 0 " "Info: Pin \"estado\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[19\] 0 " "Info: Pin \"estado\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[18\] 0 " "Info: Pin \"estado\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[17\] 0 " "Info: Pin \"estado\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[16\] 0 " "Info: Pin \"estado\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[15\] 0 " "Info: Pin \"estado\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[14\] 0 " "Info: Pin \"estado\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[13\] 0 " "Info: Pin \"estado\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[12\] 0 " "Info: Pin \"estado\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[11\] 0 " "Info: Pin \"estado\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[10\] 0 " "Info: Pin \"estado\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[9\] 0 " "Info: Pin \"estado\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[8\] 0 " "Info: Pin \"estado\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[7\] 0 " "Info: Pin \"estado\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[6\] 0 " "Info: Pin \"estado\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[5\] 0 " "Info: Pin \"estado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[4\] 0 " "Info: Pin \"estado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[3\] 0 " "Info: Pin \"estado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[2\] 0 " "Info: Pin \"estado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[1\] 0 " "Info: Pin \"estado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[0\] 0 " "Info: Pin \"estado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Function\[5\] 0 " "Info: Pin \"Function\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Function\[4\] 0 " "Info: Pin \"Function\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Function\[3\] 0 " "Info: Pin \"Function\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Function\[2\] 0 " "Info: Pin \"Function\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Function\[1\] 0 " "Info: Pin \"Function\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Function\[0\] 0 " "Info: Pin \"Function\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[31\] 0 " "Info: Pin \"Memout\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[30\] 0 " "Info: Pin \"Memout\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[29\] 0 " "Info: Pin \"Memout\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[28\] 0 " "Info: Pin \"Memout\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[27\] 0 " "Info: Pin \"Memout\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[26\] 0 " "Info: Pin \"Memout\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[25\] 0 " "Info: Pin \"Memout\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[24\] 0 " "Info: Pin \"Memout\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[23\] 0 " "Info: Pin \"Memout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[22\] 0 " "Info: Pin \"Memout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[21\] 0 " "Info: Pin \"Memout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[20\] 0 " "Info: Pin \"Memout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[19\] 0 " "Info: Pin \"Memout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[18\] 0 " "Info: Pin \"Memout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[17\] 0 " "Info: Pin \"Memout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[16\] 0 " "Info: Pin \"Memout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[15\] 0 " "Info: Pin \"Memout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[14\] 0 " "Info: Pin \"Memout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[13\] 0 " "Info: Pin \"Memout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[12\] 0 " "Info: Pin \"Memout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[11\] 0 " "Info: Pin \"Memout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[10\] 0 " "Info: Pin \"Memout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[9\] 0 " "Info: Pin \"Memout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[8\] 0 " "Info: Pin \"Memout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[7\] 0 " "Info: Pin \"Memout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[6\] 0 " "Info: Pin \"Memout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[5\] 0 " "Info: Pin \"Memout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[4\] 0 " "Info: Pin \"Memout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[3\] 0 " "Info: Pin \"Memout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[2\] 0 " "Info: Pin \"Memout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[1\] 0 " "Info: Pin \"Memout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memout\[0\] 0 " "Info: Pin \"Memout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[15\] 0 " "Info: Pin \"OFFSET\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[14\] 0 " "Info: Pin \"OFFSET\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[13\] 0 " "Info: Pin \"OFFSET\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[12\] 0 " "Info: Pin \"OFFSET\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[11\] 0 " "Info: Pin \"OFFSET\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[10\] 0 " "Info: Pin \"OFFSET\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[9\] 0 " "Info: Pin \"OFFSET\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[8\] 0 " "Info: Pin \"OFFSET\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[7\] 0 " "Info: Pin \"OFFSET\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[6\] 0 " "Info: Pin \"OFFSET\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[5\] 0 " "Info: Pin \"OFFSET\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[4\] 0 " "Info: Pin \"OFFSET\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[3\] 0 " "Info: Pin \"OFFSET\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[2\] 0 " "Info: Pin \"OFFSET\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[1\] 0 " "Info: Pin \"OFFSET\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OFFSET\[0\] 0 " "Info: Pin \"OFFSET\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODE\[5\] 0 " "Info: Pin \"OPCODE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODE\[4\] 0 " "Info: Pin \"OPCODE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODE\[3\] 0 " "Info: Pin \"OPCODE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODE\[2\] 0 " "Info: Pin \"OPCODE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODE\[1\] 0 " "Info: Pin \"OPCODE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODE\[0\] 0 " "Info: Pin \"OPCODE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[31\] 0 " "Info: Pin \"PC_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[30\] 0 " "Info: Pin \"PC_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[29\] 0 " "Info: Pin \"PC_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[28\] 0 " "Info: Pin \"PC_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[27\] 0 " "Info: Pin \"PC_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[26\] 0 " "Info: Pin \"PC_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[25\] 0 " "Info: Pin \"PC_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[24\] 0 " "Info: Pin \"PC_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[23\] 0 " "Info: Pin \"PC_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[22\] 0 " "Info: Pin \"PC_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[21\] 0 " "Info: Pin \"PC_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[20\] 0 " "Info: Pin \"PC_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[19\] 0 " "Info: Pin \"PC_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[18\] 0 " "Info: Pin \"PC_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[17\] 0 " "Info: Pin \"PC_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[16\] 0 " "Info: Pin \"PC_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[15\] 0 " "Info: Pin \"PC_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[14\] 0 " "Info: Pin \"PC_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[13\] 0 " "Info: Pin \"PC_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[12\] 0 " "Info: Pin \"PC_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[11\] 0 " "Info: Pin \"PC_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[10\] 0 " "Info: Pin \"PC_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[9\] 0 " "Info: Pin \"PC_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[8\] 0 " "Info: Pin \"PC_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[7\] 0 " "Info: Pin \"PC_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[6\] 0 " "Info: Pin \"PC_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[5\] 0 " "Info: Pin \"PC_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[4\] 0 " "Info: Pin \"PC_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[3\] 0 " "Info: Pin \"PC_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[2\] 0 " "Info: Pin \"PC_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[1\] 0 " "Info: Pin \"PC_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[0\] 0 " "Info: Pin \"PC_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[4\] 0 " "Info: Pin \"RD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[3\] 0 " "Info: Pin \"RD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[2\] 0 " "Info: Pin \"RD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[1\] 0 " "Info: Pin \"RD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[0\] 0 " "Info: Pin \"RD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[31\] 0 " "Info: Pin \"READ1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[30\] 0 " "Info: Pin \"READ1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[29\] 0 " "Info: Pin \"READ1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[28\] 0 " "Info: Pin \"READ1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[27\] 0 " "Info: Pin \"READ1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[26\] 0 " "Info: Pin \"READ1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[25\] 0 " "Info: Pin \"READ1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[24\] 0 " "Info: Pin \"READ1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[23\] 0 " "Info: Pin \"READ1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[22\] 0 " "Info: Pin \"READ1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[21\] 0 " "Info: Pin \"READ1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[20\] 0 " "Info: Pin \"READ1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[19\] 0 " "Info: Pin \"READ1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[18\] 0 " "Info: Pin \"READ1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[17\] 0 " "Info: Pin \"READ1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[16\] 0 " "Info: Pin \"READ1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[15\] 0 " "Info: Pin \"READ1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[14\] 0 " "Info: Pin \"READ1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[13\] 0 " "Info: Pin \"READ1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[12\] 0 " "Info: Pin \"READ1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[11\] 0 " "Info: Pin \"READ1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[10\] 0 " "Info: Pin \"READ1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[9\] 0 " "Info: Pin \"READ1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[8\] 0 " "Info: Pin \"READ1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[7\] 0 " "Info: Pin \"READ1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[6\] 0 " "Info: Pin \"READ1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[5\] 0 " "Info: Pin \"READ1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[4\] 0 " "Info: Pin \"READ1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[3\] 0 " "Info: Pin \"READ1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[2\] 0 " "Info: Pin \"READ1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[1\] 0 " "Info: Pin \"READ1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ1\[0\] 0 " "Info: Pin \"READ1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[31\] 0 " "Info: Pin \"READ2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[30\] 0 " "Info: Pin \"READ2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[29\] 0 " "Info: Pin \"READ2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[28\] 0 " "Info: Pin \"READ2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[27\] 0 " "Info: Pin \"READ2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[26\] 0 " "Info: Pin \"READ2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[25\] 0 " "Info: Pin \"READ2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[24\] 0 " "Info: Pin \"READ2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[23\] 0 " "Info: Pin \"READ2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[22\] 0 " "Info: Pin \"READ2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[21\] 0 " "Info: Pin \"READ2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[20\] 0 " "Info: Pin \"READ2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[19\] 0 " "Info: Pin \"READ2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[18\] 0 " "Info: Pin \"READ2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[17\] 0 " "Info: Pin \"READ2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[16\] 0 " "Info: Pin \"READ2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[15\] 0 " "Info: Pin \"READ2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[14\] 0 " "Info: Pin \"READ2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[13\] 0 " "Info: Pin \"READ2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[12\] 0 " "Info: Pin \"READ2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[11\] 0 " "Info: Pin \"READ2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[10\] 0 " "Info: Pin \"READ2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[9\] 0 " "Info: Pin \"READ2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[8\] 0 " "Info: Pin \"READ2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[7\] 0 " "Info: Pin \"READ2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[6\] 0 " "Info: Pin \"READ2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[5\] 0 " "Info: Pin \"READ2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[4\] 0 " "Info: Pin \"READ2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[3\] 0 " "Info: Pin \"READ2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[2\] 0 " "Info: Pin \"READ2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[1\] 0 " "Info: Pin \"READ2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ2\[0\] 0 " "Info: Pin \"READ2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[4\] 0 " "Info: Pin \"RS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[3\] 0 " "Info: Pin \"RS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[2\] 0 " "Info: Pin \"RS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[1\] 0 " "Info: Pin \"RS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[0\] 0 " "Info: Pin \"RS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[4\] 0 " "Info: Pin \"RT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[3\] 0 " "Info: Pin \"RT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[2\] 0 " "Info: Pin \"RT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[1\] 0 " "Info: Pin \"RT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[0\] 0 " "Info: Pin \"RT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shamt\[4\] 0 " "Info: Pin \"Shamt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shamt\[3\] 0 " "Info: Pin \"Shamt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shamt\[2\] 0 " "Info: Pin \"Shamt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shamt\[1\] 0 " "Info: Pin \"Shamt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shamt\[0\] 0 " "Info: Pin \"Shamt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[31\] 0 " "Info: Pin \"ULA_Out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[30\] 0 " "Info: Pin \"ULA_Out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[29\] 0 " "Info: Pin \"ULA_Out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[28\] 0 " "Info: Pin \"ULA_Out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[27\] 0 " "Info: Pin \"ULA_Out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[26\] 0 " "Info: Pin \"ULA_Out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[25\] 0 " "Info: Pin \"ULA_Out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[24\] 0 " "Info: Pin \"ULA_Out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[23\] 0 " "Info: Pin \"ULA_Out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[22\] 0 " "Info: Pin \"ULA_Out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[21\] 0 " "Info: Pin \"ULA_Out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[20\] 0 " "Info: Pin \"ULA_Out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[19\] 0 " "Info: Pin \"ULA_Out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[18\] 0 " "Info: Pin \"ULA_Out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[17\] 0 " "Info: Pin \"ULA_Out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[16\] 0 " "Info: Pin \"ULA_Out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[15\] 0 " "Info: Pin \"ULA_Out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[14\] 0 " "Info: Pin \"ULA_Out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[13\] 0 " "Info: Pin \"ULA_Out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[12\] 0 " "Info: Pin \"ULA_Out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[11\] 0 " "Info: Pin \"ULA_Out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[10\] 0 " "Info: Pin \"ULA_Out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[9\] 0 " "Info: Pin \"ULA_Out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[8\] 0 " "Info: Pin \"ULA_Out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[7\] 0 " "Info: Pin \"ULA_Out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[6\] 0 " "Info: Pin \"ULA_Out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[5\] 0 " "Info: Pin \"ULA_Out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[4\] 0 " "Info: Pin \"ULA_Out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[3\] 0 " "Info: Pin \"ULA_Out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[2\] 0 " "Info: Pin \"ULA_Out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[1\] 0 " "Info: Pin \"ULA_Out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_Out\[0\] 0 " "Info: Pin \"ULA_Out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dcc4/Desktop/hw/HW.fit.smsg " "Info: Generated suppressed messages file C:/Users/dcc4/Desktop/hw/HW.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Info: Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:22:19 2019 " "Info: Processing ended: Tue Oct 15 15:22:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:22:20 2019 " "Info: Processing started: Tue Oct 15 15:22:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW -c HW " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4426 " "Info: Peak virtual memory: 4426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:22:23 2019 " "Info: Processing ended: Tue Oct 15 15:22:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:22:24 2019 " "Info: Processing started: Tue Oct 15 15:22:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:inst3\|Instr15_0\[0\] register Banco_reg:inst10\|Reg7\[26\] 115.09 MHz 8.689 ns Internal " "Info: Clock \"clock\" has Internal fmax of 115.09 MHz between source register \"Instr_Reg:inst3\|Instr15_0\[0\]\" and destination register \"Banco_reg:inst10\|Reg7\[26\]\" (period= 8.689 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.509 ns + Longest register register " "Info: + Longest register to register delay is 8.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst3\|Instr15_0\[0\] 1 REG LCFF_X26_Y20_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns ULAsrcB:inst12\|Mux0~0 2 COMB LCCOMB_X26_Y20_N30 4 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 4; COMB Node = 'ULAsrcB:inst12\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.228 ns) 1.098 ns Ula32:inst1\|carry_temp\[0\]~1 3 COMB LCCOMB_X26_Y20_N28 4 " "Info: 3: + IC(0.258 ns) + CELL(0.228 ns) = 1.098 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.486 ns" { ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.357 ns) 1.722 ns Ula32:inst1\|carry_temp\[2\]~4 4 COMB LCCOMB_X26_Y20_N16 3 " "Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 1.722 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.154 ns) 2.184 ns Ula32:inst1\|carry_temp\[4\]~7 5 COMB LCCOMB_X26_Y20_N26 4 " "Info: 5: + IC(0.308 ns) + CELL(0.154 ns) = 2.184 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.463 ns Ula32:inst1\|carry_temp\[6\]~9 6 COMB LCCOMB_X26_Y20_N22 2 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 2.911 ns Ula32:inst1\|carry_temp\[7\]~11 7 COMB LCCOMB_X26_Y20_N8 4 " "Info: 7: + IC(0.223 ns) + CELL(0.225 ns) = 2.911 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.448 ns" { Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 3.282 ns Ula32:inst1\|carry_temp\[9\]~12DUPLICATE 8 COMB LCCOMB_X26_Y20_N14 1 " "Info: 8: + IC(0.318 ns) + CELL(0.053 ns) = 3.282 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~12DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 3.919 ns Ula32:inst1\|carry_temp\[11\]~13 9 COMB LCCOMB_X27_Y16_N4 3 " "Info: 9: + IC(0.584 ns) + CELL(0.053 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.189 ns Ula32:inst1\|carry_temp\[13\]~14 10 COMB LCCOMB_X27_Y16_N0 3 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 4.189 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.457 ns Ula32:inst1\|carry_temp\[15\]~15 11 COMB LCCOMB_X27_Y16_N14 3 " "Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 4.457 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.728 ns Ula32:inst1\|carry_temp\[17\]~16 12 COMB LCCOMB_X27_Y16_N28 3 " "Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 5.312 ns Ula32:inst1\|carry_temp\[19\]~17 13 COMB LCCOMB_X31_Y16_N10 5 " "Info: 13: + IC(0.531 ns) + CELL(0.053 ns) = 5.312 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.584 ns" { Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.579 ns Ula32:inst1\|carry_temp\[21\]~18 14 COMB LCCOMB_X31_Y16_N30 4 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 5.579 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.845 ns Ula32:inst1\|carry_temp\[23\]~19 15 COMB LCCOMB_X31_Y16_N0 5 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.845 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.113 ns Ula32:inst1\|carry_temp\[25\]~20 16 COMB LCCOMB_X31_Y16_N4 4 " "Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.113 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.154 ns) 7.045 ns Ula32:inst1\|Mux5~0 17 COMB LCCOMB_X26_Y17_N18 34 " "Info: 17: + IC(0.778 ns) + CELL(0.154 ns) = 7.045 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 34; COMB Node = 'Ula32:inst1\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { Ula32:inst1|carry_temp[25]~20 Ula32:inst1|Mux5~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.309 ns) 8.509 ns Banco_reg:inst10\|Reg7\[26\] 18 REG LCFF_X31_Y14_N7 2 " "Info: 18: + IC(1.155 ns) + CELL(0.309 ns) = 8.509 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg7\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.464 ns" { Ula32:inst1|Mux5~0 Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 27.07 % ) " "Info: Total cell delay = 2.303 ns ( 27.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 72.93 % ) " "Info: Total interconnect delay = 6.206 ns ( 72.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|Mux5~0 Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|Mux5~0 {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.778ns 1.155ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1312 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Banco_reg:inst10\|Reg7\[26\] 3 REG LCFF_X31_Y14_N7 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg7\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1312 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Instr_Reg:inst3\|Instr15_0\[0\] 3 REG LCFF_X26_Y20_N19 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|Mux5~0 Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|Mux5~0 {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.778ns 1.155ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ULA_Out\[30\] Instr_Reg:inst3\|Instr15_0\[0\] 14.516 ns register " "Info: tco from clock \"clock\" to destination pin \"ULA_Out\[30\]\" through register \"Instr_Reg:inst3\|Instr15_0\[0\]\" is 14.516 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1312 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Instr_Reg:inst3\|Instr15_0\[0\] 3 REG LCFF_X26_Y20_N19 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.943 ns + Longest register pin " "Info: + Longest register to pin delay is 11.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst3\|Instr15_0\[0\] 1 REG LCFF_X26_Y20_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns ULAsrcB:inst12\|Mux0~0 2 COMB LCCOMB_X26_Y20_N30 4 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 4; COMB Node = 'ULAsrcB:inst12\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.228 ns) 1.098 ns Ula32:inst1\|carry_temp\[0\]~1 3 COMB LCCOMB_X26_Y20_N28 4 " "Info: 3: + IC(0.258 ns) + CELL(0.228 ns) = 1.098 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.486 ns" { ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.357 ns) 1.722 ns Ula32:inst1\|carry_temp\[2\]~4 4 COMB LCCOMB_X26_Y20_N16 3 " "Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 1.722 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.154 ns) 2.184 ns Ula32:inst1\|carry_temp\[4\]~7 5 COMB LCCOMB_X26_Y20_N26 4 " "Info: 5: + IC(0.308 ns) + CELL(0.154 ns) = 2.184 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.463 ns Ula32:inst1\|carry_temp\[6\]~9 6 COMB LCCOMB_X26_Y20_N22 2 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 2.911 ns Ula32:inst1\|carry_temp\[7\]~11 7 COMB LCCOMB_X26_Y20_N8 4 " "Info: 7: + IC(0.223 ns) + CELL(0.225 ns) = 2.911 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.448 ns" { Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 3.282 ns Ula32:inst1\|carry_temp\[9\]~12DUPLICATE 8 COMB LCCOMB_X26_Y20_N14 1 " "Info: 8: + IC(0.318 ns) + CELL(0.053 ns) = 3.282 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~12DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 3.919 ns Ula32:inst1\|carry_temp\[11\]~13 9 COMB LCCOMB_X27_Y16_N4 3 " "Info: 9: + IC(0.584 ns) + CELL(0.053 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.189 ns Ula32:inst1\|carry_temp\[13\]~14 10 COMB LCCOMB_X27_Y16_N0 3 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 4.189 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.457 ns Ula32:inst1\|carry_temp\[15\]~15 11 COMB LCCOMB_X27_Y16_N14 3 " "Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 4.457 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.728 ns Ula32:inst1\|carry_temp\[17\]~16 12 COMB LCCOMB_X27_Y16_N28 3 " "Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 5.312 ns Ula32:inst1\|carry_temp\[19\]~17 13 COMB LCCOMB_X31_Y16_N10 5 " "Info: 13: + IC(0.531 ns) + CELL(0.053 ns) = 5.312 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.584 ns" { Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.579 ns Ula32:inst1\|carry_temp\[21\]~18 14 COMB LCCOMB_X31_Y16_N30 4 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 5.579 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.845 ns Ula32:inst1\|carry_temp\[23\]~19 15 COMB LCCOMB_X31_Y16_N0 5 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.845 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.113 ns Ula32:inst1\|carry_temp\[25\]~20 16 COMB LCCOMB_X31_Y16_N4 4 " "Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.113 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 6.389 ns Ula32:inst1\|carry_temp\[27\]~21DUPLICATE 17 COMB LCCOMB_X31_Y16_N26 2 " "Info: 17: + IC(0.223 ns) + CELL(0.053 ns) = 6.389 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~21DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 6.652 ns Ula32:inst1\|carry_temp\[29\]~22 18 COMB LCCOMB_X31_Y16_N16 3 " "Info: 18: + IC(0.210 ns) + CELL(0.053 ns) = 6.652 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[29\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst1|carry_temp[27]~21DUPLICATE Ula32:inst1|carry_temp[29]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 7.026 ns Ula32:inst1\|Mux1~0 19 COMB LCCOMB_X30_Y16_N6 34 " "Info: 19: + IC(0.321 ns) + CELL(0.053 ns) = 7.026 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 34; COMB Node = 'Ula32:inst1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.374 ns" { Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.773 ns) + CELL(2.144 ns) 11.943 ns ULA_Out\[30\] 20 PIN PIN_K21 0 " "Info: 20: + IC(2.773 ns) + CELL(2.144 ns) = 11.943 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = 'ULA_Out\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.917 ns" { Ula32:inst1|Mux1~0 ULA_Out[30] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.143 ns ( 34.69 % ) " "Info: Total cell delay = 4.143 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 65.31 % ) " "Info: Total interconnect delay = 7.800 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21DUPLICATE Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 ULA_Out[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|carry_temp[27]~21DUPLICATE {} Ula32:inst1|carry_temp[29]~22 {} Ula32:inst1|Mux1~0 {} ULA_Out[30] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.223ns 0.210ns 0.321ns 2.773ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21DUPLICATE Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 ULA_Out[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|carry_temp[27]~21DUPLICATE {} Ula32:inst1|carry_temp[29]~22 {} Ula32:inst1|Mux1~0 {} ULA_Out[30] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.223ns 0.210ns 0.321ns 2.773ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4388 " "Info: Peak virtual memory: 4388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:22:25 2019 " "Info: Processing ended: Tue Oct 15 15:22:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Info: Quartus II Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
