Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Mar 07 02:50:35 2019
| Host         : DESKTOP-6FPV8J2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    20 |
| Minimum Number of register sites lost to control set restrictions |    35 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             159 |           41 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |              68 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+--------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+--------------------------------+------------------+----------------+
|  clk_BUFG        |                                  |                                |                1 |              1 |
|  clock2/clk1     |                                  | choose_display_instance/d/Q[1] |                1 |              4 |
|  clk_n_IBUF_BUFG |                                  |                                |               10 |             10 |
|  clk_BUFG        | RegFile_instance/temp            | rst_IBUF                       |                3 |             12 |
|  clk_BUFG        | pc_instance/JMP                  | rst_IBUF                       |                3 |             12 |
|  clk_BUFG        | pc_instance/branch               | rst_IBUF                       |                3 |             12 |
|  clock2/clk1     |                                  |                                |                8 |             15 |
|  clk_n_IBUF_BUFG |                                  | nolabel_line15/rate1/clk_N     |                8 |             31 |
|  clk_n_IBUF_BUFG |                                  | nolabel_line15/rate2/clk_N     |                8 |             31 |
|  clk_n_IBUF_BUFG |                                  | nolabel_line15/rate4/clk_N     |                8 |             31 |
|  clk_n_IBUF_BUFG |                                  | nolabel_line15/rate3/clk_N     |                8 |             31 |
|  clk_n_IBUF_BUFG |                                  | clock2/counter[31]_i_1__3_n_1  |                8 |             31 |
|  clk_BUFG        | RegFile_instance/data_reg[31][0] | rst_IBUF                       |               14 |             32 |
|  clk_BUFG        | RegFile_instance/E[0]            | rst_IBUF                       |               18 |             32 |
|  n_0_1178_BUFG   |                                  |                                |               30 |             48 |
|  clk_BUFG        | pc_instance/RegWrite             |                                |               12 |             96 |
|  clk_BUFG        | ALU_instance/data_reg[7]_8       |                                |               32 |            128 |
|  clk_BUFG        | ALU_instance/data_reg[7]_7       |                                |               32 |            128 |
|  clk_BUFG        | ALU_instance/data_reg[7]_6       |                                |               32 |            128 |
|  clk_BUFG        | ALU_instance/data_reg[7]_5       |                                |               32 |            128 |
+------------------+----------------------------------+--------------------------------+------------------+----------------+


