// Seed: 2002260681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_3 or posedge 1'b0) begin
    if (id_4) disable id_9;
  end
endmodule
module module_0;
  wire id_1;
  tri  sample = 1;
  wire id_2;
  wor  module_1;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2
  );
  real id_3;
  tri  id_4 = 1;
endmodule
