// Seed: 4018265767
module module_0 (
    id_1
);
  output wire id_1;
  reg id_2, id_3, id_4, id_5;
  reg id_6;
  assign id_3 = id_6;
  logic [7:0] id_7;
  always @(posedge id_2) id_4 <= 1'b0;
  assign id_4 = 1;
  wire id_8;
  wire id_9;
  assign id_8 = id_7[1'b0];
  wire id_10;
  always id_3 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 or posedge 1'h0) begin : LABEL_0
    id_4 = id_2 ? id_5 : 1;
  end
  module_0 modCall_1 (id_4);
endmodule
