1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] tests/simple_tests/AnonymousEnum/top.sv:1:1: Compile module "work@dut".
[INF:CP0303] tests/simple_tests/AnonymousEnum/top.sv:5:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] tests/simple_tests/AnonymousEnum/top.sv:5:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 3.
[NTE:EL0511] Nb leaf instances: 2.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'state_n' of type 'logic_net'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle' of type 'enum_const'
        Object 'e_send_load' of type 'enum_const'
    Object 'state_r' of type 'logic_net'
      Object '' of type 'enum_typespec'
  Object '' of type 'module_inst'
    Object 'state_n' of type 'logic_net'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle' of type 'enum_const'
        Object 'e_send_load' of type 'enum_const'
    Object 'state_r' of type 'logic_net'
      Object '' of type 'enum_typespec'
    Object 'state_n2' of type 'logic_net'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle2' of type 'enum_const'
        Object 'e_send_load2' of type 'enum_const'
    Object 'state_r2' of type 'logic_net'
      Object '' of type 'enum_typespec'
  Object 'work@top' of type 'module_inst'
    Object 'd' of type 'module_inst'
      Object 'state_n' of type 'enum_var'
        Object '' of type 'enum_typespec'
      Object 'state_r' of type 'enum_var'
        Object '' of type 'enum_typespec'
    Object 'd2' of type 'module_inst'
    Object 'state_n' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_r' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_n2' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_r2' of type 'enum_var'
      Object '' of type 'enum_typespec'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/AnonymousEnum/top.sv:5.1-10.10> str='\top'
      AST_ENUM <tests/simple_tests/AnonymousEnum/top.sv:0.0-6.25> str='$enum1' logic basic_prep
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:6.19-6.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:6.19-6.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:6.27-6.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:6.27-6.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <tests/simple_tests/AnonymousEnum/top.sv:0.0-6.25> str='$systemverilog_plugin$anonymous_enum1'
        AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425 in_param
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:6.40-6.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:6.49-6.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_ENUM <tests/simple_tests/AnonymousEnum/top.sv:0.0-7.26> str='$enum2' logic basic_prep
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:7.19-7.26> str='\e_idle2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:7.19-7.26> bits='0000'(4) basic_prep range=[3:0]
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:7.28-7.40> str='\e_send_load2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:7.28-7.40> bits='0001'(4) basic_prep range=[3:0] int=1
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <tests/simple_tests/AnonymousEnum/top.sv:0.0-7.26> str='$systemverilog_plugin$anonymous_enum2'
        AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[3:0]
          ATTR \enum_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426 in_param
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0] in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3 in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:7.42-7.50> str='\state_n2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426 in_param
        ATTR \enum_value_0000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394 in_param
        ATTR \enum_value_0001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:7.52-7.60> str='\state_r2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426 in_param
        ATTR \enum_value_0000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394 in_param
        ATTR \enum_value_0001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_CELL <tests/simple_tests/AnonymousEnum/top.sv:8.1-8.9> str='\d'
        AST_CELLTYPE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut'
      AST_CELL <tests/simple_tests/AnonymousEnum/top.sv:9.1-9.10> str='\d2'
        AST_CELLTYPE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_n2;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_r2;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/AnonymousEnum/top.sv:5.1-10.10> str='\top' basic_prep
      AST_ENUM <tests/simple_tests/AnonymousEnum/top.sv:0.0-6.25> str='$enum1' logic basic_prep
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:6.19-6.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:6.19-6.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:6.27-6.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:6.27-6.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <tests/simple_tests/AnonymousEnum/top.sv:0.0-6.25> str='$systemverilog_plugin$anonymous_enum1' basic_prep
        AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425 in_param
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:6.40-6.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:6.49-6.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_ENUM <tests/simple_tests/AnonymousEnum/top.sv:0.0-7.26> str='$enum2' logic basic_prep
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:7.19-7.26> str='\e_idle2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:7.19-7.26> bits='0000'(4) basic_prep range=[3:0]
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:7.28-7.40> str='\e_send_load2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:7.28-7.40> bits='0001'(4) basic_prep range=[3:0] int=1
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <tests/simple_tests/AnonymousEnum/top.sv:0.0-7.26> str='$systemverilog_plugin$anonymous_enum2' basic_prep
        AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[3:0]
          ATTR \enum_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426 in_param
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0] in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3 in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:7.42-7.50> str='\state_n2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426 in_param
        ATTR \enum_value_0000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394 in_param
        ATTR \enum_value_0001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:7.52-7.60> str='\state_r2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426 in_param
        ATTR \enum_value_0000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394 in_param
        ATTR \enum_value_0001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_CELL <tests/simple_tests/AnonymousEnum/top.sv:8.1-8.9> str='\d' basic_prep
        AST_CELLTYPE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut' basic_prep
      AST_CELL <tests/simple_tests/AnonymousEnum/top.sv:9.1-9.10> str='\d2' basic_prep
        AST_CELLTYPE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_n2;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_r2;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/AnonymousEnum/top.sv:1.1-3.10> str='\dut'
      AST_ENUM <tests/simple_tests/AnonymousEnum/top.sv:0.0-2.25> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:2.19-2.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:2.19-2.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:2.27-2.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:2.27-2.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <tests/simple_tests/AnonymousEnum/top.sv:0.0-2.25> str='$systemverilog_plugin$anonymous_enum0'
        AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424 in_param
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:2.40-2.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:2.49-2.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut();
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/AnonymousEnum/top.sv:1.1-3.10> str='\dut' basic_prep
      AST_ENUM <tests/simple_tests/AnonymousEnum/top.sv:0.0-2.25> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:2.19-2.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:2.19-2.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <tests/simple_tests/AnonymousEnum/top.sv:2.27-2.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:2.27-2.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <tests/simple_tests/AnonymousEnum/top.sv:0.0-2.25> str='$systemverilog_plugin$anonymous_enum0' basic_prep
        AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424 in_param
          AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:2.40-2.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/AnonymousEnum/top.sv:2.49-2.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424 in_param
        ATTR \enum_value_000:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029 in_param
        ATTR \enum_value_001:
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756 in_param
        AST_RANGE <tests/simple_tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut();
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.36+85 (git sha1 f26495e54, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\dut'.

(* cells_not_processed =  1  *)
(* src = "tests/simple_tests/AnonymousEnum/top.sv:1.1-3.10" *)
module dut();
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:2.40-2.47" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
  wire [2:0] state_n;
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:2.49-2.56" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
  wire [2:0] state_r;
endmodule
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "tests/simple_tests/AnonymousEnum/top.sv:5.1-10.10" *)
module top();
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:6.40-6.47" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
  wire [2:0] state_n;
  (* enum_value_0000 = "\\e_idle2" *)
  (* enum_value_0001 = "\\e_send_load2" *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:7.42-7.50" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
  wire [3:0] state_n2;
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:6.49-6.56" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
  wire [2:0] state_r;
  (* enum_value_0000 = "\\e_idle2" *)
  (* enum_value_0001 = "\\e_send_load2" *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:7.52-7.60" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
  wire [3:0] state_r2;
  (* module_not_derived = 32'd1 *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:8.1-8.9" *)
  dut d (
  );
  (* module_not_derived = 32'd1 *)
  (* src = "tests/simple_tests/AnonymousEnum/top.sv:9.1-9.10" *)
  dut d2 (
  );
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\dut'.
Dumping module `\top'.

Yosys 0.36+85 (git sha1 f26495e54, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
