vendor_name = ModelSim
source_file = 1, /home/marcelo-note/projetos/vhdl/7-seg-test/sete_seg_test.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/7-seg-test/Waveform.vwf
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/7-seg-test/db/sete_seg_test.cbx.xml
design_name = sete_seg_test
instance = comp, \out_sig~output\, out_sig~output, sete_seg_test, 1
instance = comp, \add_sig~input\, add_sig~input, sete_seg_test, 1
instance = comp, \s_temp[0]~1\, s_temp[0]~1, sete_seg_test, 1
instance = comp, \s_temp[0]\, s_temp[0], sete_seg_test, 1
instance = comp, \s_temp[1]~0\, s_temp[1]~0, sete_seg_test, 1
instance = comp, \s_temp[1]\, s_temp[1], sete_seg_test, 1
