#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5785b6e97690 .scope module, "tb_uart_rx" "tb_uart_rx" 2 3;
 .timescale -9 -12;
P_0x5785b6e7b6c0 .param/l "BAUD_RATE" 0 2 7, +C4<00000000000000000010010110000000>;
P_0x5785b6e7b700 .param/l "BIT_PERIOD" 0 2 10, +C4<00000000000000011001011011100000>;
P_0x5785b6e7b740 .param/l "CLKS_PER_BIT" 0 2 9, +C4<00000000000000000001010001011000>;
P_0x5785b6e7b780 .param/l "CLK_FREQ" 0 2 6, +C4<00000010111110101111000010000000>;
v0x5785b6eb6350_0 .var "clk", 0 0;
v0x5785b6eb6410_0 .var "rst", 0 0;
v0x5785b6eb64e0_0 .net "rx_active", 0 0, v0x5785b6eb5d60_0;  1 drivers
v0x5785b6eb65e0_0 .net "rx_data", 7 0, v0x5785b6eb5f50_0;  1 drivers
v0x5785b6eb66b0_0 .net "rx_done", 0 0, v0x5785b6eb6030_0;  1 drivers
v0x5785b6eb6750_0 .var "rx_serial", 0 0;
S_0x5785b6e53490 .scope task, "send_byte" "send_byte" 2 73, 2 73 0, S_0x5785b6e97690;
 .timescale -9 -12;
v0x5785b6e54540_0 .var "data", 7 0;
v0x5785b6eb5090_0 .var/i "i", 31 0;
TD_tb_uart_rx.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5785b6eb6750_0, 0, 1;
    %delay 104160000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5785b6eb5090_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5785b6eb5090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5785b6e54540_0;
    %load/vec4 v0x5785b6eb5090_0;
    %part/s 1;
    %store/vec4 v0x5785b6eb6750_0, 0, 1;
    %delay 104160000, 0;
    %load/vec4 v0x5785b6eb5090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5785b6eb5090_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5785b6eb6750_0, 0, 1;
    %delay 104160000, 0;
    %end;
S_0x5785b6eb5170 .scope module, "uut" "uart_rx" 2 24, 3 1 0, S_0x5785b6e97690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /OUTPUT 1 "rx_active";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done";
P_0x5785b6eb5370 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000000010010110000000>;
P_0x5785b6eb53b0 .param/l "CLKS_PER_BIT" 1 3 14, +C4<00000000000000000001010001011000>;
P_0x5785b6eb53f0 .param/l "CLK_FREQ" 0 3 2, +C4<00000010111110101111000010000000>;
P_0x5785b6eb5430 .param/l "STATE_CLEAN" 1 3 21, C4<100>;
P_0x5785b6eb5470 .param/l "STATE_DATA" 1 3 19, C4<010>;
P_0x5785b6eb54b0 .param/l "STATE_IDLE" 1 3 17, C4<000>;
P_0x5785b6eb54f0 .param/l "STATE_START" 1 3 18, C4<001>;
P_0x5785b6eb5530 .param/l "STATE_STOP" 1 3 20, C4<011>;
v0x5785b6eb59f0_0 .var "bit_index", 2 0;
v0x5785b6eb5af0_0 .net "clk", 0 0, v0x5785b6eb6350_0;  1 drivers
v0x5785b6eb5bb0_0 .var "clk_count", 15 0;
v0x5785b6eb5ca0_0 .net "rst", 0 0, v0x5785b6eb6410_0;  1 drivers
v0x5785b6eb5d60_0 .var "rx_active", 0 0;
v0x5785b6eb5e70_0 .var "rx_buffer", 7 0;
v0x5785b6eb5f50_0 .var "rx_data", 7 0;
v0x5785b6eb6030_0 .var "rx_done", 0 0;
v0x5785b6eb60f0_0 .net "rx_serial", 0 0, v0x5785b6eb6750_0;  1 drivers
v0x5785b6eb61b0_0 .var "state", 2 0;
E_0x5785b6e98880 .event posedge, v0x5785b6eb5af0_0;
    .scope S_0x5785b6eb5170;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5785b6eb61b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5785b6eb5bb0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5785b6eb59f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5785b6eb5e70_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5785b6eb5170;
T_2 ;
    %wait E_0x5785b6e98880;
    %load/vec4 v0x5785b6eb5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5785b6eb5d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5785b6eb5f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5785b6eb6030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb59f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5785b6eb5e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5785b6eb61b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5785b6eb6030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb59f0_0, 0;
    %load/vec4 v0x5785b6eb60f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5785b6eb5d60_0, 0;
    %pushi/vec4 2603, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x5785b6eb5bb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v0x5785b6eb5bb0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x5785b6eb60f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %pushi/vec4 5207, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb59f0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5785b6eb5d60_0, 0;
T_2.14 ;
T_2.12 ;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x5785b6eb5bb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.15, 5;
    %load/vec4 v0x5785b6eb5bb0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x5785b6eb60f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5785b6eb59f0_0;
    %assign/vec4/off/d v0x5785b6eb5e70_0, 4, 5;
    %load/vec4 v0x5785b6eb59f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0x5785b6eb59f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5785b6eb59f0_0, 0;
    %pushi/vec4 5207, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %pushi/vec4 5207, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
T_2.18 ;
T_2.16 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x5785b6eb5bb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.19, 5;
    %load/vec4 v0x5785b6eb5bb0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5785b6eb5bb0_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5785b6eb6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5785b6eb5d60_0, 0;
    %load/vec4 v0x5785b6eb5e70_0;
    %assign/vec4 v0x5785b6eb5f50_0, 0;
T_2.20 ;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5785b6eb6030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5785b6eb61b0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5785b6e97690;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5785b6eb6350_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5785b6eb6350_0;
    %inv;
    %store/vec4 v0x5785b6eb6350_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5785b6e97690;
T_4 ;
    %vpi_call 2 41 "$dumpfile", "uart_rx.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5785b6e97690 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5785b6e97690;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5785b6eb6410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5785b6eb6750_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5785b6eb6410_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 56 "$display", "TEST STARTED: Sending 0xA5..." {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x5785b6e54540_0, 0, 8;
    %fork TD_tb_uart_rx.send_byte, S_0x5785b6e53490;
    %join;
    %delay 50000000, 0;
    %load/vec4 v0x5785b6eb65e0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 65 "$display", "TEST PASSED: Received 0xA5" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 67 "$display", "TEST FAILED: Received 0x%h", v0x5785b6eb65e0_0 {0 0 0};
T_5.1 ;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_uart_rx.v";
    "uart_rx.v";
