library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity divisor_datos is
	port(
		entrada : in std_logic_vector(6 downto 0);
		liga : out std_logic_vector(2 downto 0);
		salidas : out std_logic_vector(3 downto 0)
	);
end divisor_datos;

architecture Behavioral of divisor_datos is
begin
	
	process(entrada)
	begin
		liga <= entrada(6 downto 4);
		salidas <= entrada(3 downto 0);
	end process;
	
end Behavioral;