INFO-FLOW: Workspace /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls opened at Sat Jun 08 17:24:47 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg
Execute     send_msg_by_id WARNING @200-2001@%s%s /home/claxl/Documents/merge_sort_double.hpp see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
WARNING: [HLS 200-2001] file not found '/home/claxl/Documents/merge_sort_double.hpp' see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     add_files /home/claxl/Documents/merge_sort_double.hpp 
WARNING: [HLS 200-40] Cannot find design file '/home/claxl/Documents/merge_sort_double.hpp'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7)
Execute     add_files -tb /home/claxl/Documents/Double/merge_sort_double/test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/claxl/Documents/Double/merge_sort_double/test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11)
Execute     set_top merge_sort 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.54 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.55 sec.
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file /home/claxl/Documents/merge_sort_double.hpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 269.695 MB.
Execute       set_directive_top merge_sort -name=merge_sort 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp -foptimization-record-file=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.cpp.clang.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/clang.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/.systemc_flag -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/all.directive.json -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.clang.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.68 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.06 seconds; current allocated memory: 271.996 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.g.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.34 sec.
Execute       run_link_or_opt -opt -out /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=merge_sort -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=merge_sort -reflow-float-conversion -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.7 sec.
Execute       run_link_or_opt -out /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=merge_sort 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=merge_sort -mllvm -hls-db-dir -mllvm /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,102 Compile/Link /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 654 Unroll/Inline (step 1) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 654 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 527 Unroll/Inline (step 2) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 530 Unroll/Inline (step 3) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 515 Unroll/Inline (step 4) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 18,867 Array/Struct /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,867 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,992 Array/Struct (step 2) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,992 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,992 Array/Struct (step 3) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,992 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,988 Array/Struct (step 4) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,988 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 35,240 Array/Struct (step 5) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 35,240 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,000 Performance /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,000 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,994 Performance (step 2) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,994 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,994 Performance (step 3) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,994 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,994 Performance (step 4) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,994 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,012 HW Transforms /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,012 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,185 HW Transforms (step 2) /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,185 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'merge_sort_iterative(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, int)' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'merge_sort_primitive(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&)' into 'merge_sort_iterative(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, int)' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:54:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer': Complete partitioning on dimension 1. (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:64:9)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 8 in loop 'read'(/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40:5)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 8 in loop 'read'(/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40:5) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40:5)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 8 in loop 'write'(/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:48:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:48:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1494.47 seconds. CPU system time: 3.31 seconds. Elapsed time: 1503.9 seconds; current allocated memory: 274.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 274.613 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top merge_sort -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.0.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 13.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13.04 seconds. CPU system time: 0.12 seconds. Elapsed time: 13.16 seconds; current allocated memory: 531.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.1.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 9.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.2.prechk.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.87 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.01 seconds; current allocated memory: 791.832 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.g.1.bc to /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.1.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'merge_sort' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:121:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'read_input'
	 'read_input.3'
	 'merge_sort_iterative.1'
	 'merge_sort_iterative.2'
	 'write_tmp'
	 'merge_sort_iterative'
	 'write_output'.
Command         transform done; 68.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.1.tmp.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 29.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 97.05 seconds. CPU system time: 0.29 seconds. Elapsed time: 97.4 seconds; current allocated memory: 1.175 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.2.bc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'iteration' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:77:5) in function 'merge_sort_iterative.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'iteration' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:77:5) in function 'merge_sort_iterative.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'iteration' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:77:5) in function 'merge_sort_iterative' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Execute           auto_get_db
Command         transform done; 306.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 305.36 seconds. CPU system time: 1.05 seconds. Elapsed time: 306.55 seconds; current allocated memory: 1.726 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 427.13 sec.
Command     elaborate done; 1934.09 sec.
Execute     ap_eval exec zip -j /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'merge_sort' ...
Execute       ap_set_top_model merge_sort 
WARNING: [SYN 201-103] Legalizing function name 'read_input.3' to 'read_input_3'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.1_Pipeline_buffer' to 'merge_sort_iterative_1_Pipeline_buffer'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.1_Pipeline_left_right' to 'merge_sort_iterative_1_Pipeline_left_right'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.1_Pipeline_merge' to 'merge_sort_iterative_1_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.1_Pipeline_buffer_write' to 'merge_sort_iterative_1_Pipeline_buffer_write'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.1_Pipeline_output' to 'merge_sort_iterative_1_Pipeline_output'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.1' to 'merge_sort_iterative_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.2_Pipeline_buffer' to 'merge_sort_iterative_2_Pipeline_buffer'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.2_Pipeline_left_right' to 'merge_sort_iterative_2_Pipeline_left_right'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.2_Pipeline_merge' to 'merge_sort_iterative_2_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.2_Pipeline_buffer_write' to 'merge_sort_iterative_2_Pipeline_buffer_write'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.2_Pipeline_output' to 'merge_sort_iterative_2_Pipeline_output'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_iterative.2' to 'merge_sort_iterative_2'.
Execute       get_model_list merge_sort -filter all-wo-channel -topdown 
Execute       preproc_iomode -model merge_sort 
Execute       preproc_iomode -model write_output 
Execute       preproc_iomode -model merge_sort_iterative 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_output 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_buffer_write 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_merge 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_left_right 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_buffer 
Execute       preproc_iomode -model write_tmp 
Execute       preproc_iomode -model write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       preproc_iomode -model write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       preproc_iomode -model merge_sort_iterative.2 
Execute       preproc_iomode -model merge_sort_iterative.2_Pipeline_output 
Execute       preproc_iomode -model merge_sort_iterative.2_Pipeline_buffer_write 
Execute       preproc_iomode -model merge_sort_iterative.2_Pipeline_merge 
Execute       preproc_iomode -model merge_sort_iterative.2_Pipeline_left_right 
Execute       preproc_iomode -model merge_sort_iterative.2_Pipeline_buffer 
Execute       preproc_iomode -model merge_sort_iterative.1 
Execute       preproc_iomode -model merge_sort_iterative.1_Pipeline_output 
Execute       preproc_iomode -model merge_sort_iterative.1_Pipeline_buffer_write 
Execute       preproc_iomode -model merge_sort_iterative.1_Pipeline_merge 
Execute       preproc_iomode -model merge_sort_iterative.1_Pipeline_left_right 
Execute       preproc_iomode -model merge_sort_iterative.1_Pipeline_buffer 
Execute       preproc_iomode -model read_input.3 
Execute       preproc_iomode -model read_input 
Execute       preproc_iomode -model entry_proc 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list merge_sort -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_input read_input.3 merge_sort_iterative.1_Pipeline_buffer merge_sort_iterative.1_Pipeline_left_right merge_sort_iterative.1_Pipeline_merge merge_sort_iterative.1_Pipeline_buffer_write merge_sort_iterative.1_Pipeline_output merge_sort_iterative.1 merge_sort_iterative.2_Pipeline_buffer merge_sort_iterative.2_Pipeline_left_right merge_sort_iterative.2_Pipeline_merge merge_sort_iterative.2_Pipeline_buffer_write merge_sort_iterative.2_Pipeline_output merge_sort_iterative.2 write_tmp_Pipeline_VITIS_LOOP_108_1 write_tmp_Pipeline_VITIS_LOOP_113_2 write_tmp merge_sort_iterative_Pipeline_buffer merge_sort_iterative_Pipeline_left_right merge_sort_iterative_Pipeline_merge merge_sort_iterative_Pipeline_buffer_write merge_sort_iterative_Pipeline_output merge_sort_iterative write_output merge_sort
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_input ...
Execute       set_default_model read_input 
Execute       apply_spec_resource_limit read_input 
INFO-FLOW: Configuring Module : read_input.3 ...
Execute       set_default_model read_input.3 
Execute       apply_spec_resource_limit read_input.3 
INFO-FLOW: Configuring Module : merge_sort_iterative.1_Pipeline_buffer ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer 
Execute       apply_spec_resource_limit merge_sort_iterative.1_Pipeline_buffer 
INFO-FLOW: Configuring Module : merge_sort_iterative.1_Pipeline_left_right ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_left_right 
Execute       apply_spec_resource_limit merge_sort_iterative.1_Pipeline_left_right 
INFO-FLOW: Configuring Module : merge_sort_iterative.1_Pipeline_merge ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_merge 
Execute       apply_spec_resource_limit merge_sort_iterative.1_Pipeline_merge 
INFO-FLOW: Configuring Module : merge_sort_iterative.1_Pipeline_buffer_write ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer_write 
Execute       apply_spec_resource_limit merge_sort_iterative.1_Pipeline_buffer_write 
INFO-FLOW: Configuring Module : merge_sort_iterative.1_Pipeline_output ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_output 
Execute       apply_spec_resource_limit merge_sort_iterative.1_Pipeline_output 
INFO-FLOW: Configuring Module : merge_sort_iterative.1 ...
Execute       set_default_model merge_sort_iterative.1 
Execute       apply_spec_resource_limit merge_sort_iterative.1 
INFO-FLOW: Configuring Module : merge_sort_iterative.2_Pipeline_buffer ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer 
Execute       apply_spec_resource_limit merge_sort_iterative.2_Pipeline_buffer 
INFO-FLOW: Configuring Module : merge_sort_iterative.2_Pipeline_left_right ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_left_right 
Execute       apply_spec_resource_limit merge_sort_iterative.2_Pipeline_left_right 
INFO-FLOW: Configuring Module : merge_sort_iterative.2_Pipeline_merge ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_merge 
Execute       apply_spec_resource_limit merge_sort_iterative.2_Pipeline_merge 
INFO-FLOW: Configuring Module : merge_sort_iterative.2_Pipeline_buffer_write ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer_write 
Execute       apply_spec_resource_limit merge_sort_iterative.2_Pipeline_buffer_write 
INFO-FLOW: Configuring Module : merge_sort_iterative.2_Pipeline_output ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_output 
Execute       apply_spec_resource_limit merge_sort_iterative.2_Pipeline_output 
INFO-FLOW: Configuring Module : merge_sort_iterative.2 ...
Execute       set_default_model merge_sort_iterative.2 
Execute       apply_spec_resource_limit merge_sort_iterative.2 
INFO-FLOW: Configuring Module : write_tmp_Pipeline_VITIS_LOOP_108_1 ...
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       apply_spec_resource_limit write_tmp_Pipeline_VITIS_LOOP_108_1 
INFO-FLOW: Configuring Module : write_tmp_Pipeline_VITIS_LOOP_113_2 ...
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       apply_spec_resource_limit write_tmp_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : write_tmp ...
Execute       set_default_model write_tmp 
Execute       apply_spec_resource_limit write_tmp 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_buffer ...
Execute       set_default_model merge_sort_iterative_Pipeline_buffer 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_buffer 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_left_right ...
Execute       set_default_model merge_sort_iterative_Pipeline_left_right 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_left_right 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_merge ...
Execute       set_default_model merge_sort_iterative_Pipeline_merge 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_merge 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_buffer_write ...
Execute       set_default_model merge_sort_iterative_Pipeline_buffer_write 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_buffer_write 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_output ...
Execute       set_default_model merge_sort_iterative_Pipeline_output 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_output 
INFO-FLOW: Configuring Module : merge_sort_iterative ...
Execute       set_default_model merge_sort_iterative 
Execute       apply_spec_resource_limit merge_sort_iterative 
INFO-FLOW: Configuring Module : write_output ...
Execute       set_default_model write_output 
Execute       apply_spec_resource_limit write_output 
INFO-FLOW: Configuring Module : merge_sort ...
Execute       set_default_model merge_sort 
Execute       apply_spec_resource_limit merge_sort 
INFO-FLOW: Model list for preprocess: entry_proc read_input read_input.3 merge_sort_iterative.1_Pipeline_buffer merge_sort_iterative.1_Pipeline_left_right merge_sort_iterative.1_Pipeline_merge merge_sort_iterative.1_Pipeline_buffer_write merge_sort_iterative.1_Pipeline_output merge_sort_iterative.1 merge_sort_iterative.2_Pipeline_buffer merge_sort_iterative.2_Pipeline_left_right merge_sort_iterative.2_Pipeline_merge merge_sort_iterative.2_Pipeline_buffer_write merge_sort_iterative.2_Pipeline_output merge_sort_iterative.2 write_tmp_Pipeline_VITIS_LOOP_108_1 write_tmp_Pipeline_VITIS_LOOP_113_2 write_tmp merge_sort_iterative_Pipeline_buffer merge_sort_iterative_Pipeline_left_right merge_sort_iterative_Pipeline_merge merge_sort_iterative_Pipeline_buffer_write merge_sort_iterative_Pipeline_output merge_sort_iterative write_output merge_sort
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_input ...
Execute       set_default_model read_input 
Execute       cdfg_preprocess -model read_input 
Execute       rtl_gen_preprocess read_input 
INFO-FLOW: Preprocessing Module: read_input.3 ...
Execute       set_default_model read_input.3 
Execute       cdfg_preprocess -model read_input.3 
Execute       rtl_gen_preprocess read_input.3 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.1_Pipeline_buffer ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer 
Execute       cdfg_preprocess -model merge_sort_iterative.1_Pipeline_buffer 
Command       cdfg_preprocess done; 0.2 sec.
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_buffer 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.1_Pipeline_left_right ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_left_right 
Execute       cdfg_preprocess -model merge_sort_iterative.1_Pipeline_left_right 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_left_right 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.1_Pipeline_merge ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_merge 
Execute       cdfg_preprocess -model merge_sort_iterative.1_Pipeline_merge 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_merge 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.1_Pipeline_buffer_write ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer_write 
Execute       cdfg_preprocess -model merge_sort_iterative.1_Pipeline_buffer_write 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_buffer_write 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.1_Pipeline_output ...
Execute       set_default_model merge_sort_iterative.1_Pipeline_output 
Execute       cdfg_preprocess -model merge_sort_iterative.1_Pipeline_output 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_output 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.1 ...
Execute       set_default_model merge_sort_iterative.1 
Execute       cdfg_preprocess -model merge_sort_iterative.1 
Command       cdfg_preprocess done; 0.59 sec.
Execute       rtl_gen_preprocess merge_sort_iterative.1 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.2_Pipeline_buffer ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer 
Execute       cdfg_preprocess -model merge_sort_iterative.2_Pipeline_buffer 
Command       cdfg_preprocess done; 0.18 sec.
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_buffer 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.2_Pipeline_left_right ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_left_right 
Execute       cdfg_preprocess -model merge_sort_iterative.2_Pipeline_left_right 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_left_right 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.2_Pipeline_merge ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_merge 
Execute       cdfg_preprocess -model merge_sort_iterative.2_Pipeline_merge 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_merge 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.2_Pipeline_buffer_write ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer_write 
Execute       cdfg_preprocess -model merge_sort_iterative.2_Pipeline_buffer_write 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_buffer_write 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.2_Pipeline_output ...
Execute       set_default_model merge_sort_iterative.2_Pipeline_output 
Execute       cdfg_preprocess -model merge_sort_iterative.2_Pipeline_output 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_output 
INFO-FLOW: Preprocessing Module: merge_sort_iterative.2 ...
Execute       set_default_model merge_sort_iterative.2 
Execute       cdfg_preprocess -model merge_sort_iterative.2 
Command       cdfg_preprocess done; 0.61 sec.
Execute       rtl_gen_preprocess merge_sort_iterative.2 
INFO-FLOW: Preprocessing Module: write_tmp_Pipeline_VITIS_LOOP_108_1 ...
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       cdfg_preprocess -model write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       rtl_gen_preprocess write_tmp_Pipeline_VITIS_LOOP_108_1 
INFO-FLOW: Preprocessing Module: write_tmp_Pipeline_VITIS_LOOP_113_2 ...
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       cdfg_preprocess -model write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess write_tmp_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: write_tmp ...
Execute       set_default_model write_tmp 
Execute       cdfg_preprocess -model write_tmp 
Execute       rtl_gen_preprocess write_tmp 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_buffer ...
Execute       set_default_model merge_sort_iterative_Pipeline_buffer 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_buffer 
Command       cdfg_preprocess done; 0.69 sec.
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_buffer 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_left_right ...
Execute       set_default_model merge_sort_iterative_Pipeline_left_right 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_left_right 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_left_right 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_merge ...
Execute       set_default_model merge_sort_iterative_Pipeline_merge 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_merge 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_merge 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_buffer_write ...
Execute       set_default_model merge_sort_iterative_Pipeline_buffer_write 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_buffer_write 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_buffer_write 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_output ...
Execute       set_default_model merge_sort_iterative_Pipeline_output 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_output 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_output 
INFO-FLOW: Preprocessing Module: merge_sort_iterative ...
Execute       set_default_model merge_sort_iterative 
Execute       cdfg_preprocess -model merge_sort_iterative 
Command       cdfg_preprocess done; 0.98 sec.
Execute       rtl_gen_preprocess merge_sort_iterative 
INFO-FLOW: Preprocessing Module: write_output ...
Execute       set_default_model write_output 
Execute       cdfg_preprocess -model write_output 
Execute       rtl_gen_preprocess write_output 
INFO-FLOW: Preprocessing Module: merge_sort ...
Execute       set_default_model merge_sort 
Execute       cdfg_preprocess -model merge_sort 
Execute       rtl_gen_preprocess merge_sort 
INFO-FLOW: Model list for synthesis: entry_proc read_input read_input.3 merge_sort_iterative.1_Pipeline_buffer merge_sort_iterative.1_Pipeline_left_right merge_sort_iterative.1_Pipeline_merge merge_sort_iterative.1_Pipeline_buffer_write merge_sort_iterative.1_Pipeline_output merge_sort_iterative.1 merge_sort_iterative.2_Pipeline_buffer merge_sort_iterative.2_Pipeline_left_right merge_sort_iterative.2_Pipeline_merge merge_sort_iterative.2_Pipeline_buffer_write merge_sort_iterative.2_Pipeline_output merge_sort_iterative.2 write_tmp_Pipeline_VITIS_LOOP_108_1 write_tmp_Pipeline_VITIS_LOOP_113_2 write_tmp merge_sort_iterative_Pipeline_buffer merge_sort_iterative_Pipeline_left_right merge_sort_iterative_Pipeline_merge merge_sort_iterative_Pipeline_buffer_write merge_sort_iterative_Pipeline_output merge_sort_iterative write_output merge_sort
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.732 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.732 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input 
Execute       schedule -model read_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'read'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.733 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.sched.adb -f 
INFO-FLOW: Finish scheduling read_input.
Execute       set_default_model read_input 
Execute       bind -model read_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.733 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.bind.adb -f 
INFO-FLOW: Finish binding read_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input.3 
Execute       schedule -model read_input.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'read'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.733 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.sched.adb -f 
INFO-FLOW: Finish scheduling read_input.3.
Execute       set_default_model read_input.3 
Execute       bind -model read_input.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.733 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.bind.adb -f 
INFO-FLOW: Finish binding read_input.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_1_Pipeline_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer 
Execute       schedule -model merge_sort_iterative.1_Pipeline_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.752 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.1_Pipeline_buffer.
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer 
Execute       bind -model merge_sort_iterative.1_Pipeline_buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.752 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.1_Pipeline_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_1_Pipeline_left_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.1_Pipeline_left_right 
Execute       schedule -model merge_sort_iterative.1_Pipeline_left_right 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'left_right'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'left_right'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.755 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.1_Pipeline_left_right.
Execute       set_default_model merge_sort_iterative.1_Pipeline_left_right 
Execute       bind -model merge_sort_iterative.1_Pipeline_left_right 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.1_Pipeline_left_right.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.1_Pipeline_merge 
Execute       schedule -model merge_sort_iterative.1_Pipeline_merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.758 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.1_Pipeline_merge.
Execute       set_default_model merge_sort_iterative.1_Pipeline_merge 
Execute       bind -model merge_sort_iterative.1_Pipeline_merge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.758 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.1_Pipeline_merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_1_Pipeline_buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer_write 
Execute       schedule -model merge_sort_iterative.1_Pipeline_buffer_write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buffer_write'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'buffer_write'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.55 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling merge_sort_iterative.1_Pipeline_buffer_write.
Execute       set_default_model merge_sort_iterative.1_Pipeline_buffer_write 
Execute       bind -model merge_sort_iterative.1_Pipeline_buffer_write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.796 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding merge_sort_iterative.1_Pipeline_buffer_write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_1_Pipeline_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.1_Pipeline_output 
Execute       schedule -model merge_sort_iterative.1_Pipeline_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.796 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.1_Pipeline_output.
Execute       set_default_model merge_sort_iterative.1_Pipeline_output 
Execute       bind -model merge_sort_iterative.1_Pipeline_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.796 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.1_Pipeline_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.1 
Execute       schedule -model merge_sort_iterative.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.812 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.1.
Execute       set_default_model merge_sort_iterative.1 
Execute       bind -model merge_sort_iterative.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.94 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.812 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_2_Pipeline_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer 
Execute       schedule -model merge_sort_iterative.2_Pipeline_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.2_Pipeline_buffer.
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer 
Execute       bind -model merge_sort_iterative.2_Pipeline_buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.2_Pipeline_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_2_Pipeline_left_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.2_Pipeline_left_right 
Execute       schedule -model merge_sort_iterative.2_Pipeline_left_right 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'left_right'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'left_right'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.83 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.2_Pipeline_left_right.
Execute       set_default_model merge_sort_iterative.2_Pipeline_left_right 
Execute       bind -model merge_sort_iterative.2_Pipeline_left_right 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.831 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.2_Pipeline_left_right.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.2_Pipeline_merge 
Execute       schedule -model merge_sort_iterative.2_Pipeline_merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.833 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.2_Pipeline_merge.
Execute       set_default_model merge_sort_iterative.2_Pipeline_merge 
Execute       bind -model merge_sort_iterative.2_Pipeline_merge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.833 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.2_Pipeline_merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_2_Pipeline_buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer_write 
Execute       schedule -model merge_sort_iterative.2_Pipeline_buffer_write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buffer_write'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'buffer_write'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.74 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling merge_sort_iterative.2_Pipeline_buffer_write.
Execute       set_default_model merge_sort_iterative.2_Pipeline_buffer_write 
Execute       bind -model merge_sort_iterative.2_Pipeline_buffer_write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding merge_sort_iterative.2_Pipeline_buffer_write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_2_Pipeline_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.2_Pipeline_output 
Execute       schedule -model merge_sort_iterative.2_Pipeline_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.2_Pipeline_output.
Execute       set_default_model merge_sort_iterative.2_Pipeline_output 
Execute       bind -model merge_sort_iterative.2_Pipeline_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.2_Pipeline_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative.2 
Execute       schedule -model merge_sort_iterative.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.2.
Execute       set_default_model merge_sort_iterative.2 
Execute       bind -model merge_sort_iterative.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.97 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       schedule -model write_tmp_Pipeline_VITIS_LOOP_108_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_tmp_Pipeline_VITIS_LOOP_108_1.
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       bind -model write_tmp_Pipeline_VITIS_LOOP_108_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.bind.adb -f 
INFO-FLOW: Finish binding write_tmp_Pipeline_VITIS_LOOP_108_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       schedule -model write_tmp_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling write_tmp_Pipeline_VITIS_LOOP_113_2.
Execute       set_default_model write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       bind -model write_tmp_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding write_tmp_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_tmp 
Execute       schedule -model write_tmp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.sched.adb -f 
INFO-FLOW: Finish scheduling write_tmp.
Execute       set_default_model write_tmp 
Execute       bind -model write_tmp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.bind.adb -f 
INFO-FLOW: Finish binding write_tmp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_buffer 
Execute       schedule -model merge_sort_iterative_Pipeline_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.48 seconds; current allocated memory: 1.907 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_buffer.
Execute       set_default_model merge_sort_iterative_Pipeline_buffer 
Execute       bind -model merge_sort_iterative_Pipeline_buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.914 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.bind.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_left_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_left_right 
Execute       schedule -model merge_sort_iterative_Pipeline_left_right 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'left_right'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'left_right'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.08 seconds; current allocated memory: 1.914 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_left_right.
Execute       set_default_model merge_sort_iterative_Pipeline_left_right 
Execute       bind -model merge_sort_iterative_Pipeline_left_right 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.914 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_left_right.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_merge 
Execute       schedule -model merge_sort_iterative_Pipeline_merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_merge.
Execute       set_default_model merge_sort_iterative_Pipeline_merge 
Execute       bind -model merge_sort_iterative_Pipeline_merge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.914 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_buffer_write 
Execute       schedule -model merge_sort_iterative_Pipeline_buffer_write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buffer_write'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'buffer_write'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.7 seconds; current allocated memory: 1.940 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_buffer_write.
Execute       set_default_model merge_sort_iterative_Pipeline_buffer_write 
Execute       bind -model merge_sort_iterative_Pipeline_buffer_write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.951 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_buffer_write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_output 
Execute       schedule -model merge_sort_iterative_Pipeline_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 1.951 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_output.
Execute       set_default_model merge_sort_iterative_Pipeline_output 
Execute       bind -model merge_sort_iterative_Pipeline_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.951 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative 
Execute       schedule -model merge_sort_iterative 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.
Execute       set_default_model merge_sort_iterative 
Execute       bind -model merge_sort_iterative 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output 
Execute       schedule -model write_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'write'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.sched.adb -f 
INFO-FLOW: Finish scheduling write_output.
Execute       set_default_model write_output 
Execute       bind -model write_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.bind.adb -f 
INFO-FLOW: Finish binding write_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort 
Execute       schedule -model merge_sort 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_output_U0 (from entry_proc_U0 to write_output_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort.
Execute       set_default_model merge_sort 
Execute       bind -model merge_sort 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.bind.adb -f 
INFO-FLOW: Finish binding merge_sort.
Execute       get_model_list merge_sort -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_input 
Execute       rtl_gen_preprocess read_input.3 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_buffer 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_left_right 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_merge 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_buffer_write 
Execute       rtl_gen_preprocess merge_sort_iterative.1_Pipeline_output 
Execute       rtl_gen_preprocess merge_sort_iterative.1 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_buffer 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_left_right 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_merge 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_buffer_write 
Execute       rtl_gen_preprocess merge_sort_iterative.2_Pipeline_output 
Execute       rtl_gen_preprocess merge_sort_iterative.2 
Execute       rtl_gen_preprocess write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       rtl_gen_preprocess write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess write_tmp 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_buffer 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_left_right 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_merge 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_buffer_write 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_output 
Execute       rtl_gen_preprocess merge_sort_iterative 
Execute       rtl_gen_preprocess write_output 
Execute       rtl_gen_preprocess merge_sort 
INFO-FLOW: Model list for RTL generation: entry_proc read_input read_input.3 merge_sort_iterative.1_Pipeline_buffer merge_sort_iterative.1_Pipeline_left_right merge_sort_iterative.1_Pipeline_merge merge_sort_iterative.1_Pipeline_buffer_write merge_sort_iterative.1_Pipeline_output merge_sort_iterative.1 merge_sort_iterative.2_Pipeline_buffer merge_sort_iterative.2_Pipeline_left_right merge_sort_iterative.2_Pipeline_merge merge_sort_iterative.2_Pipeline_buffer_write merge_sort_iterative.2_Pipeline_output merge_sort_iterative.2 write_tmp_Pipeline_VITIS_LOOP_108_1 write_tmp_Pipeline_VITIS_LOOP_113_2 write_tmp merge_sort_iterative_Pipeline_buffer merge_sort_iterative_Pipeline_left_right merge_sort_iterative_Pipeline_merge merge_sort_iterative_Pipeline_buffer_write merge_sort_iterative_Pipeline_output merge_sort_iterative write_output merge_sort
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.979 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_input -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input' pipeline 'read' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.979 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_read_input 
Execute       gen_rtl read_input -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_read_input 
Execute       syn_report -csynth -model read_input -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/read_input_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model read_input -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/read_input_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model read_input -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model read_input -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.adb 
Execute       db_write -model read_input -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_input.3 -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input_3' pipeline 'read' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.979 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input.3 -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_read_input_3 
Execute       gen_rtl read_input.3 -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_read_input_3 
Execute       syn_report -csynth -model read_input.3 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/read_input_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model read_input.3 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/read_input_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model read_input.3 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model read_input.3 -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.adb 
Execute       db_write -model read_input.3 -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input.3 -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_1_Pipeline_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.1_Pipeline_buffer -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_1_Pipeline_buffer' pipeline 'buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_1_Pipeline_buffer'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.011 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_buffer -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_1_Pipeline_buffer 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_buffer -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer 
Execute       syn_report -csynth -model merge_sort_iterative.1_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_buffer_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.1_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_buffer_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.1_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.1_Pipeline_buffer -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.adb 
Execute       db_write -model merge_sort_iterative.1_Pipeline_buffer -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.1_Pipeline_buffer -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_1_Pipeline_left_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.1_Pipeline_left_right -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_1_Pipeline_left_right' pipeline 'left_right' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'left_right' in module 'merge_sort_iterative_1_Pipeline_left_right'. Estimated max control fanout for pipeline is 16781.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2049_10_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_1_Pipeline_left_right'.
Command       create_rtl_model done; 1.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.054 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_left_right -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_1_Pipeline_left_right 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_left_right -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_1_Pipeline_left_right 
Execute       syn_report -csynth -model merge_sort_iterative.1_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_left_right_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.1_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_left_right_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.1_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.1_Pipeline_left_right -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.adb 
Execute       db_write -model merge_sort_iterative.1_Pipeline_left_right -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.1_Pipeline_left_right -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.1_Pipeline_merge -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_1_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_1_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.082 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_merge -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_1_Pipeline_merge 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_merge -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_1_Pipeline_merge 
Execute       syn_report -csynth -model merge_sort_iterative.1_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_merge_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.1_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_merge_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.1_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.1_Pipeline_merge -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.adb 
Execute       db_write -model merge_sort_iterative.1_Pipeline_merge -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.1_Pipeline_merge -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_1_Pipeline_buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.1_Pipeline_buffer_write -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_1_Pipeline_buffer_write' pipeline 'buffer_write' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_1_Pipeline_buffer_write'.
Command       create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.161 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_buffer_write -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_1_Pipeline_buffer_write 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_buffer_write -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer_write 
Execute       syn_report -csynth -model merge_sort_iterative.1_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_buffer_write_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.1_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_buffer_write_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.1_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model merge_sort_iterative.1_Pipeline_buffer_write -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model merge_sort_iterative.1_Pipeline_buffer_write -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.1_Pipeline_buffer_write -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_1_Pipeline_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.1_Pipeline_output -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_1_Pipeline_output' pipeline 'output' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1025_9_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_1_Pipeline_output'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.207 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_output -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_1_Pipeline_output 
Execute       gen_rtl merge_sort_iterative.1_Pipeline_output -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_1_Pipeline_output 
Execute       syn_report -csynth -model merge_sort_iterative.1_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_output_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.1_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_Pipeline_output_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.1_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.1_Pipeline_output -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.adb 
Execute       db_write -model merge_sort_iterative.1_Pipeline_output -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.1_Pipeline_output -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.1 -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_1'.
INFO: [RTMG 210-285] Implementing FIFO 'left_stream_1_U(merge_sort_fifo_w8_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'right_stream_U(merge_sort_fifo_w8_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_stream_U(merge_sort_fifo_w8_d1024_A)' using Vivado Default RAMs.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.248 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.1 -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_1 
Execute       gen_rtl merge_sort_iterative.1 -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_1 
Execute       syn_report -csynth -model merge_sort_iterative.1 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.1 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.1 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_sort_iterative.1 -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model merge_sort_iterative.1 -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.1 -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_2_Pipeline_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.2_Pipeline_buffer -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_2_Pipeline_buffer' pipeline 'buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_2_Pipeline_buffer'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.318 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_buffer -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_2_Pipeline_buffer 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_buffer -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer 
Execute       syn_report -csynth -model merge_sort_iterative.2_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_buffer_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.2_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_buffer_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.2_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.2_Pipeline_buffer -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.adb 
Execute       db_write -model merge_sort_iterative.2_Pipeline_buffer -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.2_Pipeline_buffer -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_2_Pipeline_left_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.2_Pipeline_left_right -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_2_Pipeline_left_right' pipeline 'left_right' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'left_right' in module 'merge_sort_iterative_2_Pipeline_left_right'. Estimated max control fanout for pipeline is 16781.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2049_10_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_2_Pipeline_left_right'.
Command       create_rtl_model done; 1.58 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.361 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_left_right -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_2_Pipeline_left_right 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_left_right -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_2_Pipeline_left_right 
Execute       syn_report -csynth -model merge_sort_iterative.2_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_left_right_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.2_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_left_right_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.2_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.2_Pipeline_left_right -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.adb 
Execute       db_write -model merge_sort_iterative.2_Pipeline_left_right -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.2_Pipeline_left_right -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.2_Pipeline_merge -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_2_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_2_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.383 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_merge -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_2_Pipeline_merge 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_merge -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_2_Pipeline_merge 
Execute       syn_report -csynth -model merge_sort_iterative.2_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_merge_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.2_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_merge_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.2_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.2_Pipeline_merge -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.adb 
Execute       db_write -model merge_sort_iterative.2_Pipeline_merge -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.2_Pipeline_merge -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_2_Pipeline_buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.2_Pipeline_buffer_write -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_2_Pipeline_buffer_write' pipeline 'buffer_write' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_2_Pipeline_buffer_write'.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.467 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_buffer_write -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_2_Pipeline_buffer_write 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_buffer_write -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer_write 
Execute       syn_report -csynth -model merge_sort_iterative.2_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_buffer_write_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.2_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_buffer_write_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.2_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model merge_sort_iterative.2_Pipeline_buffer_write -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model merge_sort_iterative.2_Pipeline_buffer_write -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.2_Pipeline_buffer_write -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_2_Pipeline_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.2_Pipeline_output -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_2_Pipeline_output' pipeline 'output' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1025_9_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_2_Pipeline_output'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.514 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_output -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_2_Pipeline_output 
Execute       gen_rtl merge_sort_iterative.2_Pipeline_output -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_2_Pipeline_output 
Execute       syn_report -csynth -model merge_sort_iterative.2_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_output_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.2_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_Pipeline_output_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.2_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative.2_Pipeline_output -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.adb 
Execute       db_write -model merge_sort_iterative.2_Pipeline_output -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.2_Pipeline_output -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative.2 -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d1024_A' is changed to 'fifo_w8_d1024_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_2'.
INFO: [RTMG 210-285] Implementing FIFO 'left_stream_U(merge_sort_fifo_w8_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'right_stream_1_U(merge_sort_fifo_w8_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_stream_U(merge_sort_fifo_w8_d1024_A_x)' using Vivado Default RAMs.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.555 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative.2 -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_2 
Execute       gen_rtl merge_sort_iterative.2 -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_2 
Execute       syn_report -csynth -model merge_sort_iterative.2 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative.2 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative.2 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model merge_sort_iterative.2 -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model merge_sort_iterative.2 -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative.2 -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_tmp_Pipeline_VITIS_LOOP_108_1 -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_tmp_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.598 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_tmp_Pipeline_VITIS_LOOP_108_1 -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       gen_rtl write_tmp_Pipeline_VITIS_LOOP_108_1 -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1 
Execute       syn_report -csynth -model write_tmp_Pipeline_VITIS_LOOP_108_1 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_tmp_Pipeline_VITIS_LOOP_108_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model write_tmp_Pipeline_VITIS_LOOP_108_1 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_tmp_Pipeline_VITIS_LOOP_108_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model write_tmp_Pipeline_VITIS_LOOP_108_1 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model write_tmp_Pipeline_VITIS_LOOP_108_1 -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.adb 
Execute       db_write -model write_tmp_Pipeline_VITIS_LOOP_108_1 -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_tmp_Pipeline_VITIS_LOOP_108_1 -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_tmp_Pipeline_VITIS_LOOP_113_2 -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_tmp_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.598 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_tmp_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       gen_rtl write_tmp_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2 
Execute       syn_report -csynth -model write_tmp_Pipeline_VITIS_LOOP_113_2 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_tmp_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model write_tmp_Pipeline_VITIS_LOOP_113_2 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_tmp_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model write_tmp_Pipeline_VITIS_LOOP_113_2 -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model write_tmp_Pipeline_VITIS_LOOP_113_2 -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.adb 
Execute       db_write -model write_tmp_Pipeline_VITIS_LOOP_113_2 -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_tmp_Pipeline_VITIS_LOOP_113_2 -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_tmp -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.598 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_tmp -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_write_tmp 
Execute       gen_rtl write_tmp -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_write_tmp 
Execute       syn_report -csynth -model write_tmp -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_tmp_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model write_tmp -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_tmp_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model write_tmp -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model write_tmp -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.adb 
Execute       db_write -model write_tmp -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_tmp -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_buffer -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_buffer' pipeline 'buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_sort_iterative_Pipeline_buffer' is 8203 from HDL expression: (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_buffer'.
Command       create_rtl_model done; 0.94 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.679 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_buffer -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_Pipeline_buffer 
Execute       gen_rtl merge_sort_iterative_Pipeline_buffer -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_buffer_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_buffer_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_buffer -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_buffer -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_buffer -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_buffer -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_left_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_left_right -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_left_right' pipeline 'left_right' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'left_right' in module 'merge_sort_iterative_Pipeline_left_right'. Estimated max control fanout for pipeline is 16781.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2049_10_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_left_right'.
Command       create_rtl_model done; 1.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.61 seconds; current allocated memory: 2.752 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_left_right -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_Pipeline_left_right 
Execute       gen_rtl merge_sort_iterative_Pipeline_left_right -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_Pipeline_left_right 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_left_right_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_left_right_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_left_right -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative_Pipeline_left_right -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_left_right -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_left_right -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_merge -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.779 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_merge -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_Pipeline_merge 
Execute       gen_rtl merge_sort_iterative_Pipeline_merge -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_Pipeline_merge 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_merge_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_merge_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_merge -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative_Pipeline_merge -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_merge -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_merge -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_buffer_write -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_buffer_write' pipeline 'buffer_write' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_buffer_write'.
Command       create_rtl_model done; 0.69 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.858 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_buffer_write -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_Pipeline_buffer_write 
Execute       gen_rtl merge_sort_iterative_Pipeline_buffer_write -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer_write 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_buffer_write_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_buffer_write_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_buffer_write -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_buffer_write -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_buffer_write -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_buffer_write -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_output -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_output' pipeline 'output' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'output' in module 'merge_sort_iterative_Pipeline_output', because the estimated Stream Port Number is 55, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2049_10_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_output'.
Command       create_rtl_model done; 1.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 2.912 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_output -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative_Pipeline_output 
Execute       gen_rtl merge_sort_iterative_Pipeline_output -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative_Pipeline_output 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_output_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_Pipeline_output_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model merge_sort_iterative_Pipeline_output -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_output -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_output -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d1024_A' is changed to 'fifo_w8_d1024_A_x0' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_sort_iterative' is 8192 from HDL expression: ((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6))
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative'.
INFO: [RTMG 210-285] Implementing FIFO 'left_stream_U(merge_sort_fifo_w8_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'right_stream_U(merge_sort_fifo_w8_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_stream_U(merge_sort_fifo_w8_d1024_A_x0)' using Vivado Default RAMs.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.974 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_merge_sort_iterative 
Execute       gen_rtl merge_sort_iterative -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_merge_sort_iterative 
Execute       syn_report -csynth -model merge_sort_iterative -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort_iterative -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_iterative_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort_iterative -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model merge_sort_iterative -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model merge_sort_iterative -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output -top_prefix merge_sort_ -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_output' pipeline 'write' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.017 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort_write_output 
Execute       gen_rtl write_output -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort_write_output 
Execute       syn_report -csynth -model write_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_output_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model write_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/write_output_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model write_output -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model write_output -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.adb 
Execute       db_write -model write_output -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort -top_prefix  -sub_prefix merge_sort_ -mg_file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort/left_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort/right_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'merge_sort' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'left_r', 'right_r', 'output_r' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process read_input is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process read_input.3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort'.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(merge_sort_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'left_stream_U(merge_sort_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'right_stream_U(merge_sort_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_left_U(merge_sort_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_right_U(merge_sort_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(merge_sort_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(merge_sort_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_output_U0_U(merge_sort_start_for_write_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_sort_iterative_1_U0_U(merge_sort_start_for_merge_sort_iterative_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_sort_iterative_2_U0_U(merge_sort_start_for_merge_sort_iterative_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_tmp_U0_U(merge_sort_start_for_write_tmp_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_sort_iterative_U0_U(merge_sort_start_for_merge_sort_iterative_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.019 GB.
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort -istop -style xilinx -f -lang vhdl -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/vhdl/merge_sort 
Execute       gen_rtl merge_sort -istop -style xilinx -f -lang vlog -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/verilog/merge_sort 
Execute       syn_report -csynth -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/merge_sort_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model merge_sort -f -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.adb 
Execute       db_write -model merge_sort -bindview -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort -p /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort 
Execute       export_constraint_db -f -tool general -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.constraint.tcl 
Execute       syn_report -designview -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.design.xml 
Command       syn_report done; 0.27 sec.
Execute       syn_report -csynthDesign -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth.rpt -MHOut /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model merge_sort -o /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.protoinst 
Execute       sc_get_clocks merge_sort 
Execute       sc_get_portdomain merge_sort 
INFO-FLOW: Model list for RTL component generation: entry_proc read_input read_input.3 merge_sort_iterative.1_Pipeline_buffer merge_sort_iterative.1_Pipeline_left_right merge_sort_iterative.1_Pipeline_merge merge_sort_iterative.1_Pipeline_buffer_write merge_sort_iterative.1_Pipeline_output merge_sort_iterative.1 merge_sort_iterative.2_Pipeline_buffer merge_sort_iterative.2_Pipeline_left_right merge_sort_iterative.2_Pipeline_merge merge_sort_iterative.2_Pipeline_buffer_write merge_sort_iterative.2_Pipeline_output merge_sort_iterative.2 write_tmp_Pipeline_VITIS_LOOP_108_1 write_tmp_Pipeline_VITIS_LOOP_113_2 write_tmp merge_sort_iterative_Pipeline_buffer merge_sort_iterative_Pipeline_left_right merge_sort_iterative_Pipeline_merge merge_sort_iterative_Pipeline_buffer_write merge_sort_iterative_Pipeline_output merge_sort_iterative write_output merge_sort
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_input] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe
INFO-FLOW: Handling components in module [read_input_3] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_iterative_1_Pipeline_buffer] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_1_Pipeline_left_right] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.compgen.tcl 
INFO-FLOW: Found component merge_sort_sparsemux_2049_10_8_1_1.
INFO-FLOW: Append model merge_sort_sparsemux_2049_10_8_1_1
INFO-FLOW: Found component merge_sort_frp_fifoout.
INFO-FLOW: Append model merge_sort_frp_fifoout
INFO-FLOW: Found component merge_sort_frp_pipeline_valid.
INFO-FLOW: Append model merge_sort_frp_pipeline_valid
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_1_Pipeline_merge] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_1_Pipeline_buffer_write] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_1_Pipeline_output] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.compgen.tcl 
INFO-FLOW: Found component merge_sort_sparsemux_1025_9_8_1_1.
INFO-FLOW: Append model merge_sort_sparsemux_1025_9_8_1_1
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_1] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.compgen.tcl 
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A
INFO-FLOW: Handling components in module [merge_sort_iterative_2_Pipeline_buffer] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_2_Pipeline_left_right] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.compgen.tcl 
INFO-FLOW: Found component merge_sort_frp_fifoout.
INFO-FLOW: Append model merge_sort_frp_fifoout
INFO-FLOW: Found component merge_sort_frp_pipeline_valid.
INFO-FLOW: Append model merge_sort_frp_pipeline_valid
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_2_Pipeline_merge] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_2_Pipeline_buffer_write] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_2_Pipeline_output] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_2] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.compgen.tcl 
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A_x.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A_x
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A_x.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A_x
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A_x.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A_x
INFO-FLOW: Handling components in module [write_tmp_Pipeline_VITIS_LOOP_108_1] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_tmp_Pipeline_VITIS_LOOP_113_2] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_tmp] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.compgen.tcl 
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_buffer] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_left_right] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.compgen.tcl 
INFO-FLOW: Found component merge_sort_frp_fifoout.
INFO-FLOW: Append model merge_sort_frp_fifoout
INFO-FLOW: Found component merge_sort_frp_pipeline_valid.
INFO-FLOW: Append model merge_sort_frp_pipeline_valid
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_merge] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_buffer_write] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_output] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.compgen.tcl 
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A_x0.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A_x0
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A_x0.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A_x0
INFO-FLOW: Found component merge_sort_fifo_w8_d1024_A_x0.
INFO-FLOW: Append model merge_sort_fifo_w8_d1024_A_x0
INFO-FLOW: Handling components in module [write_output] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.compgen.tcl 
INFO-FLOW: Found component merge_sort_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort] ... 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.tcl 
INFO-FLOW: Found component merge_sort_fifo_w64_d6_S.
INFO-FLOW: Append model merge_sort_fifo_w64_d6_S
INFO-FLOW: Found component merge_sort_fifo_w8_d2_S.
INFO-FLOW: Append model merge_sort_fifo_w8_d2_S
INFO-FLOW: Found component merge_sort_fifo_w8_d2_S.
INFO-FLOW: Append model merge_sort_fifo_w8_d2_S
INFO-FLOW: Found component merge_sort_fifo_w8_d2_S.
INFO-FLOW: Append model merge_sort_fifo_w8_d2_S
INFO-FLOW: Found component merge_sort_fifo_w8_d2_S.
INFO-FLOW: Append model merge_sort_fifo_w8_d2_S
INFO-FLOW: Found component merge_sort_fifo_w8_d2_S.
INFO-FLOW: Append model merge_sort_fifo_w8_d2_S
INFO-FLOW: Found component merge_sort_fifo_w8_d2_S.
INFO-FLOW: Append model merge_sort_fifo_w8_d2_S
INFO-FLOW: Found component merge_sort_start_for_write_output_U0.
INFO-FLOW: Append model merge_sort_start_for_write_output_U0
INFO-FLOW: Found component merge_sort_start_for_merge_sort_iterative_1_U0.
INFO-FLOW: Append model merge_sort_start_for_merge_sort_iterative_1_U0
INFO-FLOW: Found component merge_sort_start_for_merge_sort_iterative_2_U0.
INFO-FLOW: Append model merge_sort_start_for_merge_sort_iterative_2_U0
INFO-FLOW: Found component merge_sort_start_for_write_tmp_U0.
INFO-FLOW: Append model merge_sort_start_for_write_tmp_U0
INFO-FLOW: Found component merge_sort_start_for_merge_sort_iterative_U0.
INFO-FLOW: Append model merge_sort_start_for_merge_sort_iterative_U0
INFO-FLOW: Found component merge_sort_gmem1_m_axi.
INFO-FLOW: Append model merge_sort_gmem1_m_axi
INFO-FLOW: Found component merge_sort_gmem2_m_axi.
INFO-FLOW: Append model merge_sort_gmem2_m_axi
INFO-FLOW: Found component merge_sort_gmem0_m_axi.
INFO-FLOW: Append model merge_sort_gmem0_m_axi
INFO-FLOW: Found component merge_sort_control_s_axi.
INFO-FLOW: Append model merge_sort_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_input
INFO-FLOW: Append model read_input_3
INFO-FLOW: Append model merge_sort_iterative_1_Pipeline_buffer
INFO-FLOW: Append model merge_sort_iterative_1_Pipeline_left_right
INFO-FLOW: Append model merge_sort_iterative_1_Pipeline_merge
INFO-FLOW: Append model merge_sort_iterative_1_Pipeline_buffer_write
INFO-FLOW: Append model merge_sort_iterative_1_Pipeline_output
INFO-FLOW: Append model merge_sort_iterative_1
INFO-FLOW: Append model merge_sort_iterative_2_Pipeline_buffer
INFO-FLOW: Append model merge_sort_iterative_2_Pipeline_left_right
INFO-FLOW: Append model merge_sort_iterative_2_Pipeline_merge
INFO-FLOW: Append model merge_sort_iterative_2_Pipeline_buffer_write
INFO-FLOW: Append model merge_sort_iterative_2_Pipeline_output
INFO-FLOW: Append model merge_sort_iterative_2
INFO-FLOW: Append model write_tmp_Pipeline_VITIS_LOOP_108_1
INFO-FLOW: Append model write_tmp_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model write_tmp
INFO-FLOW: Append model merge_sort_iterative_Pipeline_buffer
INFO-FLOW: Append model merge_sort_iterative_Pipeline_left_right
INFO-FLOW: Append model merge_sort_iterative_Pipeline_merge
INFO-FLOW: Append model merge_sort_iterative_Pipeline_buffer_write
INFO-FLOW: Append model merge_sort_iterative_Pipeline_output
INFO-FLOW: Append model merge_sort_iterative
INFO-FLOW: Append model write_output
INFO-FLOW: Append model merge_sort
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: merge_sort_flow_control_loop_pipe merge_sort_flow_control_loop_pipe merge_sort_flow_control_loop_pipe_sequential_init merge_sort_sparsemux_2049_10_8_1_1 merge_sort_frp_fifoout merge_sort_frp_pipeline_valid merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_sparsemux_1025_9_8_1_1 merge_sort_flow_control_loop_pipe_sequential_init merge_sort_fifo_w8_d1024_A merge_sort_fifo_w8_d1024_A merge_sort_fifo_w8_d1024_A merge_sort_flow_control_loop_pipe_sequential_init merge_sort_frp_fifoout merge_sort_frp_pipeline_valid merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_fifo_w8_d1024_A_x merge_sort_fifo_w8_d1024_A_x merge_sort_fifo_w8_d1024_A_x merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_frp_fifoout merge_sort_frp_pipeline_valid merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_flow_control_loop_pipe_sequential_init merge_sort_fifo_w8_d1024_A_x0 merge_sort_fifo_w8_d1024_A_x0 merge_sort_fifo_w8_d1024_A_x0 merge_sort_flow_control_loop_pipe merge_sort_fifo_w64_d6_S merge_sort_fifo_w8_d2_S merge_sort_fifo_w8_d2_S merge_sort_fifo_w8_d2_S merge_sort_fifo_w8_d2_S merge_sort_fifo_w8_d2_S merge_sort_fifo_w8_d2_S merge_sort_start_for_write_output_U0 merge_sort_start_for_merge_sort_iterative_1_U0 merge_sort_start_for_merge_sort_iterative_2_U0 merge_sort_start_for_write_tmp_U0 merge_sort_start_for_merge_sort_iterative_U0 merge_sort_gmem1_m_axi merge_sort_gmem2_m_axi merge_sort_gmem0_m_axi merge_sort_control_s_axi entry_proc read_input read_input_3 merge_sort_iterative_1_Pipeline_buffer merge_sort_iterative_1_Pipeline_left_right merge_sort_iterative_1_Pipeline_merge merge_sort_iterative_1_Pipeline_buffer_write merge_sort_iterative_1_Pipeline_output merge_sort_iterative_1 merge_sort_iterative_2_Pipeline_buffer merge_sort_iterative_2_Pipeline_left_right merge_sort_iterative_2_Pipeline_merge merge_sort_iterative_2_Pipeline_buffer_write merge_sort_iterative_2_Pipeline_output merge_sort_iterative_2 write_tmp_Pipeline_VITIS_LOOP_108_1 write_tmp_Pipeline_VITIS_LOOP_113_2 write_tmp merge_sort_iterative_Pipeline_buffer merge_sort_iterative_Pipeline_left_right merge_sort_iterative_Pipeline_merge merge_sort_iterative_Pipeline_buffer_write merge_sort_iterative_Pipeline_output merge_sort_iterative write_output merge_sort
INFO-FLOW: Generating /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_sparsemux_2049_10_8_1_1
INFO-FLOW: To file: write model merge_sort_frp_fifoout
INFO-FLOW: To file: write model merge_sort_frp_pipeline_valid
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_sparsemux_1025_9_8_1_1
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_frp_fifoout
INFO-FLOW: To file: write model merge_sort_frp_pipeline_valid
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A_x
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A_x
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A_x
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_frp_fifoout
INFO-FLOW: To file: write model merge_sort_frp_pipeline_valid
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A_x0
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A_x0
INFO-FLOW: To file: write model merge_sort_fifo_w8_d1024_A_x0
INFO-FLOW: To file: write model merge_sort_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_fifo_w64_d6_S
INFO-FLOW: To file: write model merge_sort_fifo_w8_d2_S
INFO-FLOW: To file: write model merge_sort_fifo_w8_d2_S
INFO-FLOW: To file: write model merge_sort_fifo_w8_d2_S
INFO-FLOW: To file: write model merge_sort_fifo_w8_d2_S
INFO-FLOW: To file: write model merge_sort_fifo_w8_d2_S
INFO-FLOW: To file: write model merge_sort_fifo_w8_d2_S
INFO-FLOW: To file: write model merge_sort_start_for_write_output_U0
INFO-FLOW: To file: write model merge_sort_start_for_merge_sort_iterative_1_U0
INFO-FLOW: To file: write model merge_sort_start_for_merge_sort_iterative_2_U0
INFO-FLOW: To file: write model merge_sort_start_for_write_tmp_U0
INFO-FLOW: To file: write model merge_sort_start_for_merge_sort_iterative_U0
INFO-FLOW: To file: write model merge_sort_gmem1_m_axi
INFO-FLOW: To file: write model merge_sort_gmem2_m_axi
INFO-FLOW: To file: write model merge_sort_gmem0_m_axi
INFO-FLOW: To file: write model merge_sort_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_input
INFO-FLOW: To file: write model read_input_3
INFO-FLOW: To file: write model merge_sort_iterative_1_Pipeline_buffer
INFO-FLOW: To file: write model merge_sort_iterative_1_Pipeline_left_right
INFO-FLOW: To file: write model merge_sort_iterative_1_Pipeline_merge
INFO-FLOW: To file: write model merge_sort_iterative_1_Pipeline_buffer_write
INFO-FLOW: To file: write model merge_sort_iterative_1_Pipeline_output
INFO-FLOW: To file: write model merge_sort_iterative_1
INFO-FLOW: To file: write model merge_sort_iterative_2_Pipeline_buffer
INFO-FLOW: To file: write model merge_sort_iterative_2_Pipeline_left_right
INFO-FLOW: To file: write model merge_sort_iterative_2_Pipeline_merge
INFO-FLOW: To file: write model merge_sort_iterative_2_Pipeline_buffer_write
INFO-FLOW: To file: write model merge_sort_iterative_2_Pipeline_output
INFO-FLOW: To file: write model merge_sort_iterative_2
INFO-FLOW: To file: write model write_tmp_Pipeline_VITIS_LOOP_108_1
INFO-FLOW: To file: write model write_tmp_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model write_tmp
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_buffer
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_left_right
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_merge
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_buffer_write
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_output
INFO-FLOW: To file: write model merge_sort_iterative
INFO-FLOW: To file: write model write_output
INFO-FLOW: To file: write model merge_sort
INFO-FLOW: Generating /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/vhdl' dstVlogDir='/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/vlog' tclDir='/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db' modelList='merge_sort_flow_control_loop_pipe
merge_sort_flow_control_loop_pipe
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_sparsemux_2049_10_8_1_1
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_sparsemux_1025_9_8_1_1
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A
merge_sort_fifo_w8_d1024_A
merge_sort_fifo_w8_d1024_A
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A_x
merge_sort_fifo_w8_d1024_A_x
merge_sort_fifo_w8_d1024_A_x
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A_x0
merge_sort_fifo_w8_d1024_A_x0
merge_sort_fifo_w8_d1024_A_x0
merge_sort_flow_control_loop_pipe
merge_sort_fifo_w64_d6_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_start_for_write_output_U0
merge_sort_start_for_merge_sort_iterative_1_U0
merge_sort_start_for_merge_sort_iterative_2_U0
merge_sort_start_for_write_tmp_U0
merge_sort_start_for_merge_sort_iterative_U0
merge_sort_gmem1_m_axi
merge_sort_gmem2_m_axi
merge_sort_gmem0_m_axi
merge_sort_control_s_axi
entry_proc
read_input
read_input_3
merge_sort_iterative_1_Pipeline_buffer
merge_sort_iterative_1_Pipeline_left_right
merge_sort_iterative_1_Pipeline_merge
merge_sort_iterative_1_Pipeline_buffer_write
merge_sort_iterative_1_Pipeline_output
merge_sort_iterative_1
merge_sort_iterative_2_Pipeline_buffer
merge_sort_iterative_2_Pipeline_left_right
merge_sort_iterative_2_Pipeline_merge
merge_sort_iterative_2_Pipeline_buffer_write
merge_sort_iterative_2_Pipeline_output
merge_sort_iterative_2
write_tmp_Pipeline_VITIS_LOOP_108_1
write_tmp_Pipeline_VITIS_LOOP_113_2
write_tmp
merge_sort_iterative_Pipeline_buffer
merge_sort_iterative_Pipeline_left_right
merge_sort_iterative_Pipeline_merge
merge_sort_iterative_Pipeline_buffer_write
merge_sort_iterative_Pipeline_output
merge_sort_iterative
write_output
merge_sort
' expOnly='0'
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.compgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.048 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='merge_sort_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name merge_sort_iterative_1_Pipeline_merge
INFO-FLOW: No bind nodes found for module_name merge_sort_iterative_2_Pipeline_merge
INFO-FLOW: No bind nodes found for module_name write_tmp
INFO-FLOW: No bind nodes found for module_name merge_sort_iterative_Pipeline_merge
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='merge_sort_flow_control_loop_pipe
merge_sort_flow_control_loop_pipe
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_sparsemux_2049_10_8_1_1
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_sparsemux_1025_9_8_1_1
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A
merge_sort_fifo_w8_d1024_A
merge_sort_fifo_w8_d1024_A
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A_x
merge_sort_fifo_w8_d1024_A_x
merge_sort_fifo_w8_d1024_A_x
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A_x0
merge_sort_fifo_w8_d1024_A_x0
merge_sort_fifo_w8_d1024_A_x0
merge_sort_flow_control_loop_pipe
merge_sort_fifo_w64_d6_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_start_for_write_output_U0
merge_sort_start_for_merge_sort_iterative_1_U0
merge_sort_start_for_merge_sort_iterative_2_U0
merge_sort_start_for_write_tmp_U0
merge_sort_start_for_merge_sort_iterative_U0
merge_sort_gmem1_m_axi
merge_sort_gmem2_m_axi
merge_sort_gmem0_m_axi
merge_sort_control_s_axi
entry_proc
read_input
read_input_3
merge_sort_iterative_1_Pipeline_buffer
merge_sort_iterative_1_Pipeline_left_right
merge_sort_iterative_1_Pipeline_merge
merge_sort_iterative_1_Pipeline_buffer_write
merge_sort_iterative_1_Pipeline_output
merge_sort_iterative_1
merge_sort_iterative_2_Pipeline_buffer
merge_sort_iterative_2_Pipeline_left_right
merge_sort_iterative_2_Pipeline_merge
merge_sort_iterative_2_Pipeline_buffer_write
merge_sort_iterative_2_Pipeline_output
merge_sort_iterative_2
write_tmp_Pipeline_VITIS_LOOP_108_1
write_tmp_Pipeline_VITIS_LOOP_113_2
write_tmp
merge_sort_iterative_Pipeline_buffer
merge_sort_iterative_Pipeline_left_right
merge_sort_iterative_Pipeline_merge
merge_sort_iterative_Pipeline_buffer_write
merge_sort_iterative_Pipeline_output
merge_sort_iterative
write_output
merge_sort
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.constraint.tcl 
Execute       sc_get_clocks merge_sort 
Execute       source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST merge_sort MODULE2INSTS {merge_sort merge_sort entry_proc entry_proc_U0 read_input read_input_U0 read_input_3 read_input_3_U0 merge_sort_iterative_1 merge_sort_iterative_1_U0 merge_sort_iterative_1_Pipeline_buffer grp_merge_sort_iterative_1_Pipeline_buffer_fu_4200 merge_sort_iterative_1_Pipeline_left_right grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718 merge_sort_iterative_1_Pipeline_merge grp_merge_sort_iterative_1_Pipeline_merge_fu_5752 merge_sort_iterative_1_Pipeline_buffer_write grp_merge_sort_iterative_1_Pipeline_buffer_write_fu_5759 merge_sort_iterative_1_Pipeline_output grp_merge_sort_iterative_1_Pipeline_output_fu_6791 merge_sort_iterative_2 merge_sort_iterative_2_U0 merge_sort_iterative_2_Pipeline_buffer grp_merge_sort_iterative_2_Pipeline_buffer_fu_4200 merge_sort_iterative_2_Pipeline_left_right grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718 merge_sort_iterative_2_Pipeline_merge grp_merge_sort_iterative_2_Pipeline_merge_fu_5752 merge_sort_iterative_2_Pipeline_buffer_write grp_merge_sort_iterative_2_Pipeline_buffer_write_fu_5759 merge_sort_iterative_2_Pipeline_output grp_merge_sort_iterative_2_Pipeline_output_fu_6791 write_tmp write_tmp_U0 write_tmp_Pipeline_VITIS_LOOP_108_1 grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22 write_tmp_Pipeline_VITIS_LOOP_113_2 grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30 merge_sort_iterative merge_sort_iterative_U0 merge_sort_iterative_Pipeline_buffer grp_merge_sort_iterative_Pipeline_buffer_fu_4198 merge_sort_iterative_Pipeline_left_right grp_merge_sort_iterative_Pipeline_left_right_fu_5228 merge_sort_iterative_Pipeline_merge grp_merge_sort_iterative_Pipeline_merge_fu_6262 merge_sort_iterative_Pipeline_buffer_write grp_merge_sort_iterative_Pipeline_buffer_write_fu_6269 merge_sort_iterative_Pipeline_output grp_merge_sort_iterative_Pipeline_output_fu_7301 write_output write_output_U0} INST2MODULE {merge_sort merge_sort entry_proc_U0 entry_proc read_input_U0 read_input read_input_3_U0 read_input_3 merge_sort_iterative_1_U0 merge_sort_iterative_1 grp_merge_sort_iterative_1_Pipeline_buffer_fu_4200 merge_sort_iterative_1_Pipeline_buffer grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718 merge_sort_iterative_1_Pipeline_left_right grp_merge_sort_iterative_1_Pipeline_merge_fu_5752 merge_sort_iterative_1_Pipeline_merge grp_merge_sort_iterative_1_Pipeline_buffer_write_fu_5759 merge_sort_iterative_1_Pipeline_buffer_write grp_merge_sort_iterative_1_Pipeline_output_fu_6791 merge_sort_iterative_1_Pipeline_output merge_sort_iterative_2_U0 merge_sort_iterative_2 grp_merge_sort_iterative_2_Pipeline_buffer_fu_4200 merge_sort_iterative_2_Pipeline_buffer grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718 merge_sort_iterative_2_Pipeline_left_right grp_merge_sort_iterative_2_Pipeline_merge_fu_5752 merge_sort_iterative_2_Pipeline_merge grp_merge_sort_iterative_2_Pipeline_buffer_write_fu_5759 merge_sort_iterative_2_Pipeline_buffer_write grp_merge_sort_iterative_2_Pipeline_output_fu_6791 merge_sort_iterative_2_Pipeline_output write_tmp_U0 write_tmp grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22 write_tmp_Pipeline_VITIS_LOOP_108_1 grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30 write_tmp_Pipeline_VITIS_LOOP_113_2 merge_sort_iterative_U0 merge_sort_iterative grp_merge_sort_iterative_Pipeline_buffer_fu_4198 merge_sort_iterative_Pipeline_buffer grp_merge_sort_iterative_Pipeline_left_right_fu_5228 merge_sort_iterative_Pipeline_left_right grp_merge_sort_iterative_Pipeline_merge_fu_6262 merge_sort_iterative_Pipeline_merge grp_merge_sort_iterative_Pipeline_buffer_write_fu_6269 merge_sort_iterative_Pipeline_buffer_write grp_merge_sort_iterative_Pipeline_output_fu_7301 merge_sort_iterative_Pipeline_output write_output_U0 write_output} INSTDATA {merge_sort {DEPTH 1 CHILDREN {entry_proc_U0 read_input_U0 read_input_3_U0 merge_sort_iterative_1_U0 merge_sort_iterative_2_U0 write_tmp_U0 merge_sort_iterative_U0 write_output_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_input_U0 {DEPTH 2 CHILDREN {}} read_input_3_U0 {DEPTH 2 CHILDREN {}} merge_sort_iterative_1_U0 {DEPTH 2 CHILDREN {grp_merge_sort_iterative_1_Pipeline_buffer_fu_4200 grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718 grp_merge_sort_iterative_1_Pipeline_merge_fu_5752 grp_merge_sort_iterative_1_Pipeline_buffer_write_fu_5759 grp_merge_sort_iterative_1_Pipeline_output_fu_6791}} grp_merge_sort_iterative_1_Pipeline_buffer_fu_4200 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_1_Pipeline_merge_fu_5752 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_1_Pipeline_buffer_write_fu_5759 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_1_Pipeline_output_fu_6791 {DEPTH 3 CHILDREN {}} merge_sort_iterative_2_U0 {DEPTH 2 CHILDREN {grp_merge_sort_iterative_2_Pipeline_buffer_fu_4200 grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718 grp_merge_sort_iterative_2_Pipeline_merge_fu_5752 grp_merge_sort_iterative_2_Pipeline_buffer_write_fu_5759 grp_merge_sort_iterative_2_Pipeline_output_fu_6791}} grp_merge_sort_iterative_2_Pipeline_buffer_fu_4200 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_2_Pipeline_merge_fu_5752 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_2_Pipeline_buffer_write_fu_5759 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_2_Pipeline_output_fu_6791 {DEPTH 3 CHILDREN {}} write_tmp_U0 {DEPTH 2 CHILDREN {grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22 grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30}} grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22 {DEPTH 3 CHILDREN {}} grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30 {DEPTH 3 CHILDREN {}} merge_sort_iterative_U0 {DEPTH 2 CHILDREN {grp_merge_sort_iterative_Pipeline_buffer_fu_4198 grp_merge_sort_iterative_Pipeline_left_right_fu_5228 grp_merge_sort_iterative_Pipeline_merge_fu_6262 grp_merge_sort_iterative_Pipeline_buffer_write_fu_6269 grp_merge_sort_iterative_Pipeline_output_fu_7301}} grp_merge_sort_iterative_Pipeline_buffer_fu_4198 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_Pipeline_left_right_fu_5228 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_Pipeline_merge_fu_6262 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_Pipeline_buffer_write_fu_6269 {DEPTH 3 CHILDREN {}} grp_merge_sort_iterative_Pipeline_output_fu_7301 {DEPTH 3 CHILDREN {}} write_output_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_111_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40 VARIABLE add_ln40 LOOP read BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_input_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_111_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40 VARIABLE add_ln40 LOOP read BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_1_Pipeline_buffer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_5176_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:70 VARIABLE add_ln70 LOOP buffer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_1_Pipeline_left_right {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_13428_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:82 VARIABLE add_ln82 LOOP left_right BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_1_Pipeline_buffer_write {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_4169_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:92 VARIABLE add_ln92 LOOP buffer_write BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_1_Pipeline_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_5183_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:100 VARIABLE add_ln100 LOOP output BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME left_stream_1_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:55 VARIABLE left_stream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME right_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:56 VARIABLE right_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:57 VARIABLE temp_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_12991_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_12996_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:80 VARIABLE i LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_15133_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} merge_sort_iterative_2_Pipeline_buffer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_5176_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:70 VARIABLE add_ln70 LOOP buffer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_2_Pipeline_left_right {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_13428_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:82 VARIABLE add_ln82 LOOP left_right BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_2_Pipeline_buffer_write {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_4169_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:92 VARIABLE add_ln92 LOOP buffer_write BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_2_Pipeline_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_5183_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:100 VARIABLE add_ln100 LOOP output BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_2 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME left_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:55 VARIABLE left_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME right_stream_1_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:56 VARIABLE right_stream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:57 VARIABLE temp_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_12991_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_12996_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:80 VARIABLE i LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_15133_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} write_tmp_Pipeline_VITIS_LOOP_108_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_68_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108 VARIABLE i_4 LOOP VITIS_LOOP_108_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_tmp_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_68_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:113 VARIABLE i_2 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_buffer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_10296_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:70 VARIABLE add_ln70 LOOP buffer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_left_right {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_13428_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:82 VARIABLE add_ln82 LOOP left_right BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_buffer_write {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_4169_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:92 VARIABLE add_ln92 LOOP buffer_write BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_10303_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:100 VARIABLE add_ln100 LOOP output BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME left_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:55 VARIABLE left_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME right_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:56 VARIABLE right_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_stream_fifo_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:57 VARIABLE temp_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_19645_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_19650_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:80 VARIABLE i LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_19739_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} write_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_132_p2 SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:48 VARIABLE add_ln48 LOOP write BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_r_c_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:133 VARIABLE output_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 6 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME left_stream_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:135 VARIABLE left_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME right_stream_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:137 VARIABLE right_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_left_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:136 VARIABLE tmp_left LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_right_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:138 VARIABLE tmp_right LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:139 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_stream_U SOURCE /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:140 VARIABLE output_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 15 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_1_Pipeline_merge {AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_2_Pipeline_merge {AREA {DSP 0 BRAM 0 URAM 0}} write_tmp {AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_merge {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.58 seconds; current allocated memory: 3.065 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for merge_sort.
INFO: [VLOG 209-307] Generating Verilog RTL for merge_sort.
Execute       syn_report -model merge_sort -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 86.97 sec.
Command   csynth_design done; 2021.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2007.99 seconds. CPU system time: 6.61 seconds. Elapsed time: 2021.22 seconds; current allocated memory: 2.802 GB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.46 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls opened at Sat Jun 08 18:00:30 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg
Execute     send_msg_by_id WARNING @200-2001@%s%s /home/claxl/Documents/merge_sort_double.hpp see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
WARNING: [HLS 200-2001] file not found '/home/claxl/Documents/merge_sort_double.hpp' see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     add_files /home/claxl/Documents/merge_sort_double.hpp 
WARNING: [HLS 200-40] Cannot find design file '/home/claxl/Documents/merge_sort_double.hpp'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7)
Execute     add_files -tb /home/claxl/Documents/Double/merge_sort_double/test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/claxl/Documents/Double/merge_sort_double/test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11)
Execute     set_top merge_sort 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.42 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.51 sec.
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/claxl/Documents/Double/merge_sort_double/test.cpp /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.37 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/merge_sort.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/merge_sort.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/merge_sort.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.51 sec.
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.DependenceCheck.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 57.81 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 81.85 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 207.51 seconds. CPU system time: 3.55 seconds. Elapsed time: 81.85 seconds; current allocated memory: 32.383 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls opened at Sat Jun 08 18:03:26 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg
Execute     send_msg_by_id WARNING @200-2001@%s%s /home/claxl/Documents/merge_sort_double.hpp see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
WARNING: [HLS 200-2001] file not found '/home/claxl/Documents/merge_sort_double.hpp' see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     add_files /home/claxl/Documents/merge_sort_double.hpp 
WARNING: [HLS 200-40] Cannot find design file '/home/claxl/Documents/merge_sort_double.hpp'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7)
Execute     add_files -tb /home/claxl/Documents/Double/merge_sort_double/test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/claxl/Documents/Double/merge_sort_double/test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11)
Execute     set_top merge_sort 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.43 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.53 sec.
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline
Execute   export_design -flow none 
INFO: [HLS 200-1510] Running: export_design -flow none 
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=merge_sort xml_exists=0
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to merge_sort
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=79 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='merge_sort_flow_control_loop_pipe
merge_sort_flow_control_loop_pipe
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_sparsemux_2049_10_8_1_1
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_sparsemux_1025_9_8_1_1
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A
merge_sort_fifo_w8_d1024_A
merge_sort_fifo_w8_d1024_A
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A_x
merge_sort_fifo_w8_d1024_A_x
merge_sort_fifo_w8_d1024_A_x
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_frp_fifoout
merge_sort_frp_pipeline_valid
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_flow_control_loop_pipe_sequential_init
merge_sort_fifo_w8_d1024_A_x0
merge_sort_fifo_w8_d1024_A_x0
merge_sort_fifo_w8_d1024_A_x0
merge_sort_flow_control_loop_pipe
merge_sort_fifo_w64_d6_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_fifo_w8_d2_S
merge_sort_start_for_write_output_U0
merge_sort_start_for_merge_sort_iterative_1_U0
merge_sort_start_for_merge_sort_iterative_2_U0
merge_sort_start_for_write_tmp_U0
merge_sort_start_for_merge_sort_iterative_U0
merge_sort_gmem1_m_axi
merge_sort_gmem2_m_axi
merge_sort_gmem0_m_axi
merge_sort_control_s_axi
entry_proc
read_input
read_input_3
merge_sort_iterative_1_Pipeline_buffer
merge_sort_iterative_1_Pipeline_left_right
merge_sort_iterative_1_Pipeline_merge
merge_sort_iterative_1_Pipeline_buffer_write
merge_sort_iterative_1_Pipeline_output
merge_sort_iterative_1
merge_sort_iterative_2_Pipeline_buffer
merge_sort_iterative_2_Pipeline_left_right
merge_sort_iterative_2_Pipeline_merge
merge_sort_iterative_2_Pipeline_buffer_write
merge_sort_iterative_2_Pipeline_output
merge_sort_iterative_2
write_tmp_Pipeline_VITIS_LOOP_108_1
write_tmp_Pipeline_VITIS_LOOP_113_2
write_tmp
merge_sort_iterative_Pipeline_buffer
merge_sort_iterative_Pipeline_left_right
merge_sort_iterative_Pipeline_merge
merge_sort_iterative_Pipeline_buffer_write
merge_sort_iterative_Pipeline_output
merge_sort_iterative
write_output
merge_sort
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/read_input_3.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_left_right.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_merge.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_buffer_write.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1_Pipeline_output.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_1.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_left_right.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_merge.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_buffer_write.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2_Pipeline_output.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_2.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_108_1.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_tmp.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_left_right.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_merge.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_buffer_write.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative_Pipeline_output.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort_iterative.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/write_output.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.constraint.tcl 
Execute     sc_get_clocks merge_sort 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to merge_sort
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.compgen.dataonly.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=merge_sort
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.constraint.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s merge_sort_double/merge_sort.zip 
INFO: [HLS 200-802] Generated output file merge_sort_double/merge_sort.zip
Command   export_design done; 49.38 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 39.82 seconds. CPU system time: 0.45 seconds. Elapsed time: 49.38 seconds; current allocated memory: 37.016 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls opened at Sun Jun 09 11:46:18 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg
Execute     send_msg_by_id WARNING @200-2001@%s%s /home/claxl/Documents/merge_sort_double.hpp see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
WARNING: [HLS 200-2001] file not found '/home/claxl/Documents/merge_sort_double.hpp' see [hls] at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/claxl/Documents/merge_sort_double.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(8)
Execute     add_files /home/claxl/Documents/merge_sort_double.hpp 
WARNING: [HLS 200-40] Cannot find design file '/home/claxl/Documents/merge_sort_double.hpp'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(9)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=merge_sort.hpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(10)
Execute     add_files /home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp 
INFO: [HLS 200-10] Adding design file '/home/claxl/Documents/Double/merge_sort_double/merge_sort.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test.cpp' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(7)
Execute     add_files -tb /home/claxl/Documents/Double/merge_sort_double/test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/claxl/Documents/Double/merge_sort_double/test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=merge_sort' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(11)
Execute     set_top merge_sort 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.42 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/claxl/Documents/Double/merge_sort_double/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.52 sec.
Execute   apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/claxl/Documents/Double/merge_sort_double/test.cpp /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.27 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/merge_sort.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/merge_sort.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/merge_sort.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.17 sec.
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.rtl_wrap.cfg.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.DependenceCheck.tcl 
Execute     source /home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/.autopilot/db/merge_sort.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 54.58 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 77.4 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 196.91 seconds. CPU system time: 2.8 seconds. Elapsed time: 77.4 seconds; current allocated memory: 32.305 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
