# 2021 iThome 鐵人賽 自我挑戰組
## Verilog 寫不好就 very lag
#### 從零開始學習Verilog
## 文章
- [[Day01] 概述](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay1%5D%20%E6%A6%82%E8%BF%B0.md)
- [[Day02] Verilog 基本簡介](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay2%5D%20Verilog%20%E5%9F%BA%E6%9C%AC%E7%B0%A1%E4%BB%8B.md)
- [[Day03] Verilog 資料型態(上)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay3%5D%20Verilog%20%E8%B3%87%E6%96%99%E5%9E%8B%E6%85%8B(%E4%B8%8A).md)
- [[Day04] Verilog 資料型態(下)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay4%5D%20Verilog%20%E8%B3%87%E6%96%99%E5%9E%8B%E6%85%8B(%E4%B8%8B).md)
- [[Day05] Gate Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay5%5D%20Gate%20Level.md)
- [[Day06] Dataflow Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay6%5D%20Dataflow%20Level.md)
- [[Day07] Behavior Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay7%5D%20Behavior%20Level.md)
- [[Day08] for迴圈在硬體的使用及該注意的那些事](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay8%5D%20for%E8%BF%B4%E5%9C%88%E5%9C%A8%E7%A1%AC%E9%AB%94%E7%9A%84%E4%BD%BF%E7%94%A8%E5%8F%8A%E8%A9%B2%E6%B3%A8%E6%84%8F%E7%9A%84%E9%82%A3%E4%BA%9B%E4%BA%8B.md)
- [[Day09] Blocking & Non-Blocking的差異](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay9%5D%20Blocking%20%26%20Non-Blocking%E7%9A%84%E5%B7%AE%E7%95%B0.md)
