```
module sub_64bit (
    input signed [63:0] A,
    input signed [63:0] B,
    output signed [63:0] result,
    output overflow
);

    wire signed [63:0] sub_result;
    assign sub_result = A - B;
    assign result = sub_result;

    // Overflow detection logic
    assign overflow = (A[63] && !B[63] && !result[63]) || 
                     (!A[63] && B[63] && result[63]);

endmodule
```