// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module ila_1 (
  clk,
  probe0,
  probe1,
  probe2,
  probe3,
  probe4,
  probe5,
  probe6,
  probe7,
  probe8,
  probe9,
  probe10,
  probe11,
  probe12,
  probe13,
  probe14,
  probe15,
  probe16,
  probe17,
  probe18,
  probe19,
  probe20,
  probe21,
  probe22,
  probe23,
  probe24,
  probe25,
  probe26,
  probe27,
  probe28,
  probe29,
  probe30,
  probe31,
  probe32,
  probe33,
  probe34,
  probe35,
  probe36,
  probe37,
  probe38,
  probe39,
  probe40,
  probe41,
  probe42,
  probe43
);

  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 signal_clock CLK" *)
  (* X_INTERFACE_MODE = "slave signal_clock" *)
  (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME signal_clock, ASSOCIATED_BUSIF SLOT_0_AXI:SLOT_0_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_PORT , ASSOCIATED_RESET , INSERT_VIP 0" *)
  input clk;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe0;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe1;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe2;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe3;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe4;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe5;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe6;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe7;
  (* X_INTERFACE_IGNORE = "true" *)
  input [4:0]probe8;
  (* X_INTERFACE_IGNORE = "true" *)
  input [4:0]probe9;
  (* X_INTERFACE_IGNORE = "true" *)
  input [4:0]probe10;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe11;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe12;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe13;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe14;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe15;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe16;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe17;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe18;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe19;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe20;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe21;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe22;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe23;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe24;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe25;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe26;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe27;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe28;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe29;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe30;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe31;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe32;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe33;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe34;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe35;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe36;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]probe37;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe38;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe39;
  (* X_INTERFACE_IGNORE = "true" *)
  input [4:0]probe40;
  (* X_INTERFACE_IGNORE = "true" *)
  input [4:0]probe41;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe42;
  (* X_INTERFACE_IGNORE = "true" *)
  input [31:0]probe43;

  // stub module has no contents

endmodule
