<root><simulation><result_generated_time />2023-05-13 01:17:43<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 112, 'OX': 112, 'IY': 114, 'IX': 114, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 288, 'I': 415872, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 8.686980609418283, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'FY_3', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [84, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 28)]], [[('C', 1), ('FY', 3), ('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[('C', 1), ('FY', 3)], [('C', 1), ('OY', 28)]], [], []]<O />[[[('C', 1), ('FY', 3)], [('C', 1)]], [[('K', 1)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 2), ('OY', 2), ('OX', 2), ('OX', 2), ('OY', 2), ('FX', 3), ('OX', 7)], [], []]<I />[[('OX', 2), ('OX', 2), ('OY', 2), ('OX', 2), ('OX', 2), ('OY', 2)], [('FX', 3), ('OX', 7)], []]<O />[[('OX', 2), ('OX', 2), ('OY', 2), ('OX', 2), ('OX', 2), ('OY', 2), ('FX', 3)], [('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 448, 1, 1], 'I': [2.8, 3.1, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [512, 103968, 103968], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [1.0, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.01, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [1.0, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [512, 103968, 103968], 'O': [512, 14336, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 14336, 100352]}<total_unit_count />{'W': [84, 3, 1, 1], 'I': [84, 84, 1, 1], 'O': [84, 28, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [30, 30, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [2.8, 2.8, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2016, 288], [288, 288], [288, 0]]<I />[[3612672, 1164416], [415872, 415872], [415872, 0]]<O />[[(802816, 1204224), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(802816, 1204224), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[252, 36], [4, 4], [1, 0]]<I />[[451584, 145552], [6498, 6498], [1624, 0]]<O />[[(100352, 150528), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([100352, 150528], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />40427520</mac_count></basic_info><energy><total_energy />9925772.5<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[204.8, 1286.4, 2163.2]<O />[105.6, 1241.6, 2089.6]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />2021376.0<total />9918677.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0711<utilization_without_data_loading />0.082<utilization_spatial />0.082<utilization_temporal_with_data_loading />0.8671<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />49600<latency_cycle_without_data_loading />43008<ideal_computing_cycle />43008<data_loading><load_cycle_total />6592<load_cycle_individual />{'W': [32, 32, 0], 'I': [960, 6528, 0]}<load_cycle_combined />{'W': 64, 'I': 6528}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-42976], [-43008, -43008], [-43008, -43008]], 'I': [[-42976], [-35840, -21760], [-43008, -43008]], 'O': [[-43008], [-12544, -8064], [-36736, -41440]]}<mem_stall_cycle_shared />{'W': [[-42976], [-43008, 0], [0, 0]], 'I': [[-42976], [-35840, 0], [0, 0]], 'O': [[-43008], [-12544, -8064], [-36736, -41440]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [512, 103968, 103968], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [15360, 103968, 103968], 'O': [14336, 100352, 100352]}<loop_cycles_each_level />{'W': [1344, 1344, 1344], 'I': [64, 1344, 1344], 'O': [192, 1344, 1344]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [240.0, 77.4], [77.4, 77.4]], 'O': [[8.0, 2.7], [74.7, 74.7], [74.7, 74.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [0.4, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [240.0, 77.4], [77.4, 77.4]], 'O': [[8.0, 8.0], [224.0, 74.7], [74.7, 74.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [240.0, 77.4], [77.4, 0]], 'O': [[8.0, 8.0], [224.0, 74.7], [74.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [314.7, 301.4], [77.4, 74.7]], 'I': [[8.0, 8.0], [314.7, 301.4], [77.4, 74.7]], 'O': [[8.0, 8.0], [314.7, 301.4], [77.4, 74.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1344], [1344, 1344, 1], [1344, 1344, 1]], 'I': [[1, 1, 1344], [64, 64, 21], [1344, 1344, 1]], 'O': [[1, 1, 1344], [64, 192, 7], [1344, 1344, 1]]}<trans_time_real />{'W': [[0, 1, 1344], [[0, 1344, 1], [0, 1344, 1]], [[0, 1344, 1], [0, 1344, 1]]], 'I': [[0, 1, 1344], [[8, 64, 21], [30, 64, 21]], [[203, 1344, 1], [51, 1344, 1]]], 'O': [[0, 1, 1344], [[8, 192, 7], [28, 192, 7]], [[196, 1344, 1], [49, 1344, 1]]]}<single_stall_cycle />{'W': [[-1], [-1344, -1344], [-1344, -1344]], 'I': [[-1], [-56, -34], [-1141, -1293]], 'O': [[-1], [-56, -36], [-1148, -1295]]}<single_stall_count />{'W': [1343, 0, 0], 'I': [1343, 20, 0], 'O': [1344, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [0, 0], 'I': [600, 0], 'O': [196, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1344, -1344], [-1148, -1344]], 1: [[-744, -1344], [-1148, -1148]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>