#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c955eb3000 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o000001c955f26a98 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001c955f06100_0 .net "input0", 9 0, o000001c955f26a98;  0 drivers
o000001c955f26ac8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001c955f05a20_0 .net "input1", 9 0, o000001c955f26ac8;  0 drivers
v000001c955f062e0_0 .var "output_y", 9 0;
o000001c955f26b28 .functor BUFZ 1, C4<z>; HiZ drive
v000001c955f06380_0 .net "selectLine", 0 0, o000001c955f26b28;  0 drivers
E_000001c955ef9e50 .event anyedge, v000001c955f06380_0, v000001c955f05a20_0, v000001c955f06100_0;
S_000001c955e046c0 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001c955f7a650_0 .net "ALU_Result", 31 0, v000001c955f061a0_0;  1 drivers
v000001c955f7b410_0 .net "EX_branchTarget", 31 0, v000001c955f775d0_0;  1 drivers
v000001c955f79f70_0 .net "EX_op2", 31 0, v000001c955f6ad10_0;  1 drivers
v000001c955f79d90_0 .net "IR", 31 0, v000001c955f74510_0;  1 drivers
v000001c955f7a1f0_0 .net "Input_EX_controlBus", 21 0, v000001c955f766d0_0;  1 drivers
v000001c955f7a150_0 .net "Input_OF_IR", 31 0, v000001c955f74330_0;  1 drivers
v000001c955f79e30_0 .net "Input_OF_controlBus", 21 0, v000001c955f70d40_0;  1 drivers
v000001c955f7aa10_0 .net "MA_Ld_Result", 31 0, v000001c955f6c890_0;  1 drivers
v000001c955f7b370_0 .net "MA_writeEnable", 0 0, v000001c955f6af90_0;  1 drivers
v000001c955f79ed0_0 .net "MDR", 31 0, v000001c955f6b030_0;  1 drivers
v000001c955f7a0b0_0 .net "Operand_2", 31 0, v000001c955f70450_0;  1 drivers
v000001c955f7a290_0 .net "Operand_A", 31 0, v000001c955f70770_0;  1 drivers
v000001c955f7aab0_0 .net "Operand_B", 31 0, v000001c955f6f4b0_0;  1 drivers
v000001c955f7b2d0_0 .net "Operand_EX_2", 31 0, v000001c955f77710_0;  1 drivers
v000001c955f7a330_0 .net "Operand_EX_A", 31 0, v000001c955f773f0_0;  1 drivers
v000001c955f7a6f0_0 .net "Operand_EX_B", 31 0, v000001c955f763b0_0;  1 drivers
v000001c955f7ab50_0 .net "Output_OF_controlBus", 21 0, v000001c955f6f9b0_0;  1 drivers
v000001c955f7b0f0_0 .net "PC", 31 0, v000001c955f77e20_0;  1 drivers
v000001c955f7b190_0 .net "RW_Data_value", 31 0, v000001c955f78fa0_0;  1 drivers
v000001c955f7b230_0 .net "RW_isWb", 0 0, v000001c955f77ce0_0;  1 drivers
v000001c955f7cbd0_0 .net "RW_rd", 3 0, v000001c955f76ef0_0;  1 drivers
v000001c955f7d990_0 .net "branchPC", 31 0, v000001c955f6c1b0_0;  1 drivers
v000001c955f7e610_0 .net "branchTarget", 31 0, v000001c955f6fff0_0;  1 drivers
v000001c955f7da30_0 .var "clk", 0 0;
v000001c955f7e6b0_0 .net "input_EX_IR", 31 0, v000001c955f77670_0;  1 drivers
v000001c955f7e430_0 .net "input_EX_PC", 31 0, v000001c955f76810_0;  1 drivers
v000001c955f7e750_0 .net "input_MA_ALU_Result", 31 0, v000001c955f716a0_0;  1 drivers
v000001c955f7cd10_0 .net "input_MA_IR", 31 0, v000001c955f71740_0;  1 drivers
v000001c955f7d8f0_0 .net "input_MA_PC", 31 0, v000001c955f717e0_0;  1 drivers
v000001c955f7ea70_0 .net "input_MA_controlBus", 21 0, v000001c955f71920_0;  1 drivers
v000001c955f7d530_0 .net "input_MA_op2", 31 0, v000001c955f71a60_0;  1 drivers
v000001c955f7d5d0_0 .net "input_OF_PC", 31 0, v000001c955f74290_0;  1 drivers
v000001c955f7e110_0 .net "input_RW_ALU_Result", 31 0, v000001c955f76b30_0;  1 drivers
v000001c955f7e4d0_0 .net "input_RW_IR", 31 0, v000001c955f761d0_0;  1 drivers
v000001c955f7d3f0_0 .net "input_RW_Ld_Result", 31 0, v000001c955f764f0_0;  1 drivers
v000001c955f7e7f0_0 .net "input_RW_PC", 31 0, v000001c955f76590_0;  1 drivers
v000001c955f7dcb0_0 .net "input_RW_controlBus", 21 0, v000001c955f75f50_0;  1 drivers
v000001c955f7d490_0 .net "isDataInterLock", 0 0, v000001c955f732f0_0;  1 drivers
v000001c955f7d670_0 .net "isReturn_result", 3 0, v000001c955f6fe10_0;  1 drivers
v000001c955f7cf90_0 .net "isStore_result", 3 0, v000001c955f6f230_0;  1 drivers
v000001c955f7e1b0_0 .net "is_Branch_Taken", 0 0, v000001c955f6bcb0_0;  1 drivers
v000001c955f7e890_0 .net "op1", 31 0, v000001c955f77210_0;  1 drivers
v000001c955f7e070_0 .net "op2", 31 0, v000001c955f75c30_0;  1 drivers
v000001c955f7e930_0 .net "outputPC", 31 0, v000001c955f748d0_0;  1 drivers
v000001c955f7d350_0 .net "output_EX_IR", 31 0, v000001c955f6c250_0;  1 drivers
v000001c955f7dfd0_0 .net "output_EX_PC", 31 0, v000001c955f6b2b0_0;  1 drivers
v000001c955f7d710_0 .net "output_EX_controlBus", 21 0, v000001c955f6c2f0_0;  1 drivers
v000001c955f7e250_0 .net "output_MA_ALU_Result", 31 0, v000001c955f6f550_0;  1 drivers
v000001c955f7e2f0_0 .net "output_MA_IR", 31 0, v000001c955f70590_0;  1 drivers
v000001c955f7de90_0 .net "output_MA_PC", 31 0, v000001c955f6efb0_0;  1 drivers
v000001c955f7cc70_0 .net "output_MA_controlBus", 21 0, v000001c955f70630_0;  1 drivers
v000001c955f7d210_0 .net "output_OF_IR", 31 0, v000001c955f6edd0_0;  1 drivers
v000001c955f7e9d0_0 .net "output_OF_PC", 31 0, v000001c955f6feb0_0;  1 drivers
v000001c955f7e570_0 .net "output_register_file", 31 0, v000001c955f76310_0;  1 drivers
v000001c955f7df30_0 .net "reset", 0 0, v000001c955f79c50_0;  1 drivers
S_000001c955e1cdd0 .scope module, "processor" "pipeline_top_module" 3 69, 4 40 0, S_000001c955e046c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_OF_A";
    .port_info 14 /OUTPUT 32 "Operand_OF_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
    .port_info 51 /OUTPUT 32 "input_RW_PC";
    .port_info 52 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 53 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 54 /OUTPUT 32 "input_RW_IR";
    .port_info 55 /OUTPUT 22 "input_RW_controlBus";
    .port_info 56 /OUTPUT 32 "RW_Data_value";
    .port_info 57 /OUTPUT 4 "RW_rd";
    .port_info 58 /OUTPUT 1 "RW_isWb";
    .port_info 59 /OUTPUT 32 "output_register_file";
    .port_info 60 /OUTPUT 32 "rdData1";
    .port_info 61 /OUTPUT 32 "rdData2";
    .port_info 62 /OUTPUT 1 "isDataInterLock";
v000001c955f78500_0 .net "ALU_Result", 31 0, v000001c955f061a0_0;  alias, 1 drivers
o000001c955f2ac08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c955f79180_0 .net "EX_branchPC", 31 0, o000001c955f2ac08;  0 drivers
v000001c955f780a0_0 .net "EX_branchTarget", 31 0, v000001c955f775d0_0;  alias, 1 drivers
o000001c955f2ac38 .functor BUFZ 1, C4<z>; HiZ drive
v000001c955f783c0_0 .net "EX_is_Branch_Taken", 0 0, o000001c955f2ac38;  0 drivers
v000001c955f788c0_0 .net "EX_op2", 31 0, v000001c955f6ad10_0;  alias, 1 drivers
v000001c955f78320_0 .net "IR", 31 0, v000001c955f74510_0;  alias, 1 drivers
v000001c955f785a0_0 .net "Input_EX_controlBus", 21 0, v000001c955f766d0_0;  alias, 1 drivers
v000001c955f78000_0 .net "Input_OF_IR", 31 0, v000001c955f74330_0;  alias, 1 drivers
v000001c955f77c40_0 .net "Input_OF_controlBus", 21 0, v000001c955f70d40_0;  alias, 1 drivers
v000001c955f78780_0 .net "MA_Ld_Result", 31 0, v000001c955f6c890_0;  alias, 1 drivers
v000001c955f78640_0 .net "MA_writeEnable", 0 0, v000001c955f6af90_0;  alias, 1 drivers
v000001c955f78aa0_0 .net "MDR", 31 0, v000001c955f6b030_0;  alias, 1 drivers
v000001c955f797c0_0 .net "Operand_2", 31 0, v000001c955f70450_0;  alias, 1 drivers
v000001c955f786e0_0 .net "Operand_EX_2", 31 0, v000001c955f77710_0;  alias, 1 drivers
v000001c955f77d80_0 .net "Operand_EX_A", 31 0, v000001c955f773f0_0;  alias, 1 drivers
v000001c955f78820_0 .net "Operand_EX_B", 31 0, v000001c955f763b0_0;  alias, 1 drivers
v000001c955f78d20_0 .net "Operand_OF_A", 31 0, v000001c955f70770_0;  alias, 1 drivers
v000001c955f792c0_0 .net "Operand_OF_B", 31 0, v000001c955f6f4b0_0;  alias, 1 drivers
v000001c955f78a00_0 .net "Output_OF_controlBus", 21 0, v000001c955f6f9b0_0;  alias, 1 drivers
v000001c955f77e20_0 .var "PC", 31 0;
v000001c955f78b40_0 .net "RW_Data_value", 31 0, v000001c955f78fa0_0;  alias, 1 drivers
v000001c955f799a0_0 .net "RW_isWb", 0 0, v000001c955f77ce0_0;  alias, 1 drivers
v000001c955f78be0_0 .net "RW_rd", 3 0, v000001c955f76ef0_0;  alias, 1 drivers
o000001c955f2ac68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c955f79220_0 .net "address", 31 0, o000001c955f2ac68;  0 drivers
v000001c955f79360_0 .net "branchPC", 31 0, v000001c955f6c1b0_0;  alias, 1 drivers
v000001c955f794a0_0 .net "branchTarget", 31 0, v000001c955f6fff0_0;  alias, 1 drivers
v000001c955f77ec0_0 .net "clk", 0 0, v000001c955f7da30_0;  1 drivers
v000001c955f79400_0 .net "input_EX_IR", 31 0, v000001c955f77670_0;  alias, 1 drivers
v000001c955f79540_0 .net "input_EX_PC", 31 0, v000001c955f76810_0;  alias, 1 drivers
v000001c955f79860_0 .net "input_MA_ALU_Result", 31 0, v000001c955f716a0_0;  alias, 1 drivers
v000001c955f79900_0 .net "input_MA_IR", 31 0, v000001c955f71740_0;  alias, 1 drivers
v000001c955f79a40_0 .net "input_MA_PC", 31 0, v000001c955f717e0_0;  alias, 1 drivers
v000001c955f77f60_0 .net "input_MA_controlBus", 21 0, v000001c955f71920_0;  alias, 1 drivers
v000001c955f7add0_0 .net "input_MA_op2", 31 0, v000001c955f71a60_0;  alias, 1 drivers
v000001c955f7a3d0_0 .net "input_OF_PC", 31 0, v000001c955f74290_0;  alias, 1 drivers
v000001c955f7b870_0 .net "input_RW_ALU_Result", 31 0, v000001c955f76b30_0;  alias, 1 drivers
v000001c955f7ad30_0 .net "input_RW_IR", 31 0, v000001c955f761d0_0;  alias, 1 drivers
v000001c955f7a470_0 .net "input_RW_Ld_Result", 31 0, v000001c955f764f0_0;  alias, 1 drivers
v000001c955f7ac90_0 .net "input_RW_PC", 31 0, v000001c955f76590_0;  alias, 1 drivers
v000001c955f7b910_0 .net "input_RW_controlBus", 21 0, v000001c955f75f50_0;  alias, 1 drivers
v000001c955f7b4b0_0 .net "isDataInterLock", 0 0, v000001c955f732f0_0;  alias, 1 drivers
v000001c955f7a790_0 .net "isReturn_result", 3 0, v000001c955f6fe10_0;  alias, 1 drivers
v000001c955f79cf0_0 .net "isStore_result", 3 0, v000001c955f6f230_0;  alias, 1 drivers
v000001c955f7b050_0 .net "is_Branch_Taken", 0 0, v000001c955f6bcb0_0;  alias, 1 drivers
v000001c955f7b730_0 .net "op1", 31 0, v000001c955f77210_0;  alias, 1 drivers
v000001c955f7a5b0_0 .net "op2", 31 0, v000001c955f75c30_0;  alias, 1 drivers
v000001c955f7b690_0 .net "output_EX_IR", 31 0, v000001c955f6c250_0;  alias, 1 drivers
v000001c955f7a010_0 .net "output_EX_PC", 31 0, v000001c955f6b2b0_0;  alias, 1 drivers
v000001c955f7b5f0_0 .net "output_EX_controlBus", 21 0, v000001c955f6c2f0_0;  alias, 1 drivers
v000001c955f7b9b0_0 .net "output_IF_PC", 31 0, v000001c955f748d0_0;  alias, 1 drivers
v000001c955f7ba50_0 .net "output_MA_ALU_Result", 31 0, v000001c955f6f550_0;  alias, 1 drivers
v000001c955f7a510_0 .net "output_MA_IR", 31 0, v000001c955f70590_0;  alias, 1 drivers
v000001c955f7a830_0 .net "output_MA_PC", 31 0, v000001c955f6efb0_0;  alias, 1 drivers
v000001c955f7ae70_0 .net "output_MA_controlBus", 21 0, v000001c955f70630_0;  alias, 1 drivers
v000001c955f7b7d0_0 .net "output_OF_IR", 31 0, v000001c955f6edd0_0;  alias, 1 drivers
v000001c955f7a8d0_0 .net "output_OF_PC", 31 0, v000001c955f6feb0_0;  alias, 1 drivers
v000001c955f7abf0_0 .net "output_register_file", 31 0, v000001c955f76310_0;  alias, 1 drivers
o000001c955f2ac98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c955f79bb0_0 .net "rdData1", 31 0, o000001c955f2ac98;  0 drivers
o000001c955f2acc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c955f7af10_0 .net "rdData2", 31 0, o000001c955f2acc8;  0 drivers
v000001c955f7b550_0 .net "readData", 31 0, v000001c955f70e80_0;  1 drivers
v000001c955f79c50_0 .var "reset", 0 0;
o000001c955f2acf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c955f7afb0_0 .net "writeData", 31 0, o000001c955f2acf8;  0 drivers
o000001c955f2ad28 .functor BUFZ 1, C4<z>; HiZ drive
v000001c955f7a970_0 .net "writeEnable", 0 0, o000001c955f2ad28;  0 drivers
S_000001c955e17f00 .scope module, "ALU_cycle" "ALU_Stage" 4 206, 5 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v000001c955f6b850_0 .net "ALU_Result", 31 0, v000001c955f061a0_0;  alias, 1 drivers
v000001c955f6b990_0 .net "EX_branchPC", 31 0, v000001c955f6c1b0_0;  alias, 1 drivers
v000001c955f6b490_0 .net "EX_branchTarget", 31 0, v000001c955f775d0_0;  alias, 1 drivers
v000001c955f6c430_0 .net "EX_is_Branch_Taken", 0 0, v000001c955f6bcb0_0;  alias, 1 drivers
v000001c955f6ad10_0 .var "EX_op2", 31 0;
v000001c955f6aef0_0 .net "Input_EX_controlBus", 21 0, v000001c955f766d0_0;  alias, 1 drivers
v000001c955f6ba30_0 .net "Operand_EX_2", 31 0, v000001c955f77710_0;  alias, 1 drivers
v000001c955f6bb70_0 .net "Operand_EX_A", 31 0, v000001c955f773f0_0;  alias, 1 drivers
v000001c955f6adb0_0 .net "Operand_EX_B", 31 0, v000001c955f763b0_0;  alias, 1 drivers
v000001c955f6bd50_0 .net "flags", 1 0, v000001c955f6b530_0;  1 drivers
v000001c955f6be90_0 .net "input_EX_IR", 31 0, v000001c955f77670_0;  alias, 1 drivers
v000001c955f6b3f0_0 .net "input_EX_PC", 31 0, v000001c955f76810_0;  alias, 1 drivers
v000001c955f6c250_0 .var "output_EX_IR", 31 0;
v000001c955f6b2b0_0 .var "output_EX_PC", 31 0;
v000001c955f6c2f0_0 .var "output_EX_controlBus", 21 0;
E_000001c955ef9810 .event anyedge, v000001c955f6b3f0_0, v000001c955f6be90_0, v000001c955f6abd0_0, v000001c955f6ba30_0;
L_000001c955f7dad0 .part v000001c955f766d0_0, 9, 13;
S_000001c955e18090 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_000001c955e17f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v000001c955f06560_0 .net "ALU_Signals", 21 9, L_000001c955f7dad0;  1 drivers
v000001c955f061a0_0 .var "EX_ALU_Result", 31 0;
v000001c955f06740_0 .net "Operand_EX_A", 31 0, v000001c955f773f0_0;  alias, 1 drivers
v000001c955f6c570_0 .net "Operand_EX_B", 31 0, v000001c955f763b0_0;  alias, 1 drivers
v000001c955f6b530_0 .var "flags", 1 0;
v000001c955f6bad0_0 .var "isAdd", 0 0;
v000001c955f6c610_0 .var "isAnd", 0 0;
v000001c955f6c6b0_0 .var "isAsr", 0 0;
v000001c955f6c4d0_0 .var "isCmp", 0 0;
v000001c955f6c9d0_0 .var "isDiv", 0 0;
v000001c955f6b350_0 .var "isLsl", 0 0;
v000001c955f6ab30_0 .var "isLsr", 0 0;
v000001c955f6b210_0 .var "isMod", 0 0;
v000001c955f6bdf0_0 .var "isMov", 0 0;
v000001c955f6c110_0 .var "isMul", 0 0;
v000001c955f6c750_0 .var "isNot", 0 0;
v000001c955f6ae50_0 .var "isOr", 0 0;
v000001c955f6b5d0_0 .var "isSub", 0 0;
E_000001c955ef9a10/0 .event anyedge, v000001c955f06560_0, v000001c955f6bad0_0, v000001c955f06740_0, v000001c955f6c570_0;
E_000001c955ef9a10/1 .event anyedge, v000001c955f6b5d0_0, v000001c955f6c4d0_0, v000001c955f061a0_0, v000001c955f6b530_0;
E_000001c955ef9a10/2 .event anyedge, v000001c955f6c110_0, v000001c955f6c9d0_0, v000001c955f6b210_0, v000001c955f6b350_0;
E_000001c955ef9a10/3 .event anyedge, v000001c955f6ab30_0, v000001c955f6c6b0_0, v000001c955f6ae50_0, v000001c955f6c610_0;
E_000001c955ef9a10/4 .event anyedge, v000001c955f6c750_0, v000001c955f6bdf0_0;
E_000001c955ef9a10 .event/or E_000001c955ef9a10/0, E_000001c955ef9a10/1, E_000001c955ef9a10/2, E_000001c955ef9a10/3, E_000001c955ef9a10/4;
S_000001c955e20e30 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_000001c955e17f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v000001c955f6bf30_0 .net "EX_branchPC", 31 0, v000001c955f6c1b0_0;  alias, 1 drivers
v000001c955f6c390_0 .net "EX_branchTarget", 31 0, v000001c955f775d0_0;  alias, 1 drivers
v000001c955f6bcb0_0 .var "EX_is_Branch_Taken", 0 0;
v000001c955f6abd0_0 .net "Input_EX_controlBus", 21 0, v000001c955f766d0_0;  alias, 1 drivers
v000001c955f6c930_0 .net "Operand_EX_A", 31 0, v000001c955f773f0_0;  alias, 1 drivers
v000001c955f6b710_0 .net "flags", 1 0, v000001c955f6b530_0;  alias, 1 drivers
v000001c955f6b7b0_0 .var "isBeq", 0 0;
v000001c955f6ac70_0 .var "isBgt", 0 0;
v000001c955f6c070_0 .var "isRet", 0 0;
v000001c955f6b8f0_0 .var "isUbranch", 0 0;
E_000001c955efc050/0 .event anyedge, v000001c955f6abd0_0, v000001c955f6b7b0_0, v000001c955f6b530_0, v000001c955f6ac70_0;
E_000001c955efc050/1 .event anyedge, v000001c955f6b8f0_0;
E_000001c955efc050 .event/or E_000001c955efc050/0, E_000001c955efc050/1;
S_000001c955e20fc0 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_000001c955e20e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001c955efb810 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001c955f6bc10_0 .net "input0", 31 0, v000001c955f775d0_0;  alias, 1 drivers
v000001c955f6b670_0 .net "input1", 31 0, v000001c955f773f0_0;  alias, 1 drivers
v000001c955f6c1b0_0 .var "output_y", 31 0;
v000001c955f6bfd0_0 .net "selectLine", 0 0, v000001c955f6c070_0;  1 drivers
E_000001c955efca90 .event anyedge, v000001c955f6bfd0_0, v000001c955f06740_0, v000001c955f6bc10_0;
S_000001c955e32ff0 .scope module, "MA_cycle" "MA_stage" 4 238, 9 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /INPUT 32 "readData";
    .port_info 6 /OUTPUT 32 "output_MA_PC";
    .port_info 7 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "output_MA_IR";
    .port_info 9 /OUTPUT 22 "output_MA_controlBus";
    .port_info 10 /OUTPUT 32 "MA_Ld_Result";
    .port_info 11 /OUTPUT 32 "MDR";
    .port_info 12 /OUTPUT 1 "MA_writeEnable";
v000001c955f6c7f0_0 .var "MAR", 31 0;
v000001c955f6c890_0 .var "MA_Ld_Result", 31 0;
v000001c955f6af90_0 .var "MA_writeEnable", 0 0;
v000001c955f6b030_0 .var "MDR", 31 0;
v000001c955f6b0d0_0 .net "input_MA_ALU_Result", 31 0, v000001c955f716a0_0;  alias, 1 drivers
v000001c955f6b170_0 .net "input_MA_IR", 31 0, v000001c955f71740_0;  alias, 1 drivers
v000001c955f6ef10_0 .net "input_MA_PC", 31 0, v000001c955f717e0_0;  alias, 1 drivers
v000001c955f6ee70_0 .net "input_MA_controlBus", 21 0, v000001c955f71920_0;  alias, 1 drivers
v000001c955f6f870_0 .net "input_MA_op2", 31 0, v000001c955f71a60_0;  alias, 1 drivers
v000001c955f6ff50_0 .var "isLd", 0 0;
v000001c955f6ed30_0 .var "isSt", 0 0;
v000001c955f6f550_0 .var "output_MA_ALU_Result", 31 0;
v000001c955f70590_0 .var "output_MA_IR", 31 0;
v000001c955f6efb0_0 .var "output_MA_PC", 31 0;
v000001c955f70630_0 .var "output_MA_controlBus", 21 0;
v000001c955f6f5f0_0 .net "readData", 31 0, v000001c955f70e80_0;  alias, 1 drivers
E_000001c955efa890/0 .event anyedge, v000001c955f6ee70_0, v000001c955f6ed30_0, v000001c955f6b0d0_0, v000001c955f6f870_0;
E_000001c955efa890/1 .event anyedge, v000001c955f6ef10_0, v000001c955f6b170_0, v000001c955f6f5f0_0;
E_000001c955efa890 .event/or E_000001c955efa890/0, E_000001c955efa890/1;
S_000001c955e33180 .scope module, "OperandFetch" "OF_stage" 4 167, 10 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_PC";
    .port_info 1 /INPUT 32 "Input_OF_IR";
    .port_info 2 /INPUT 22 "Input_OF_controlBus";
    .port_info 3 /INPUT 32 "op1";
    .port_info 4 /INPUT 32 "op2";
    .port_info 5 /OUTPUT 32 "output_OF_PC";
    .port_info 6 /OUTPUT 32 "branchTarget";
    .port_info 7 /OUTPUT 32 "Operand_A";
    .port_info 8 /OUTPUT 32 "Operand_B";
    .port_info 9 /OUTPUT 32 "Operand_2";
    .port_info 10 /OUTPUT 32 "output_OF_IR";
    .port_info 11 /OUTPUT 4 "isStore_result";
    .port_info 12 /OUTPUT 4 "isReturn_result";
    .port_info 13 /OUTPUT 22 "Output_OF_controlBus";
v000001c955f6f910_0 .net "Input_OF_IR", 31 0, v000001c955f74330_0;  alias, 1 drivers
v000001c955f6f730_0 .net "Input_OF_PC", 31 0, v000001c955f74290_0;  alias, 1 drivers
v000001c955f6f2d0_0 .net "Input_OF_controlBus", 21 0, v000001c955f70d40_0;  alias, 1 drivers
v000001c955f70450_0 .var "Operand_2", 31 0;
v000001c955f70770_0 .var "Operand_A", 31 0;
v000001c955f6f7d0_0 .net "Operand_B", 31 0, v000001c955f6f4b0_0;  alias, 1 drivers
v000001c955f6f9b0_0 .var "Output_OF_controlBus", 21 0;
v000001c955f6faf0_0 .net "branchTarget", 31 0, v000001c955f6fff0_0;  alias, 1 drivers
v000001c955f6fb90_0 .net "immediateVlaue", 31 0, v000001c955f6f050_0;  1 drivers
v000001c955f6fc30_0 .var "isImmediate", 0 0;
v000001c955f708b0_0 .var "isReturn", 0 0;
v000001c955f70950_0 .net "isReturn_result", 3 0, v000001c955f6fe10_0;  alias, 1 drivers
v000001c955f701d0_0 .var "isStore", 0 0;
v000001c955f6fcd0_0 .net "isStore_result", 3 0, v000001c955f6f230_0;  alias, 1 drivers
v000001c955f6fd70_0 .net "op1", 31 0, v000001c955f77210_0;  alias, 1 drivers
v000001c955f6ebf0_0 .net "op2", 31 0, v000001c955f75c30_0;  alias, 1 drivers
v000001c955f6edd0_0 .var "output_OF_IR", 31 0;
v000001c955f6feb0_0 .var "output_OF_PC", 31 0;
v000001c955f704f0_0 .var "ra", 3 0;
v000001c955f70270_0 .var "rd", 3 0;
v000001c955f703b0_0 .var "rs1", 3 0;
v000001c955f71ba0_0 .var "rs2", 3 0;
E_000001c955efd090/0 .event anyedge, v000001c955f6eb50_0, v000001c955f6f2d0_0, v000001c955f6f370_0, v000001c955f6f0f0_0;
E_000001c955efd090/1 .event anyedge, v000001c955f6fd70_0;
E_000001c955efd090 .event/or E_000001c955efd090/0, E_000001c955efd090/1;
S_000001c955e56490 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 43, 11 1 0, S_000001c955e33180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v000001c955f6f050_0 .var "Immx", 31 0;
v000001c955f6fff0_0 .var "branchTarget", 31 0;
v000001c955f706d0_0 .net "hModifier", 0 0, L_000001c955f7e390;  1 drivers
v000001c955f6f370_0 .net "input_OF_PC", 31 0, v000001c955f74290_0;  alias, 1 drivers
v000001c955f6eb50_0 .net "instruction", 31 0, v000001c955f74330_0;  alias, 1 drivers
v000001c955f6fa50_0 .var "tempBranchTarget", 31 0;
v000001c955f70090_0 .net "uModifier", 0 0, L_000001c955f7d7b0;  1 drivers
E_000001c955efd310 .event anyedge, v000001c955f70090_0, v000001c955f706d0_0, v000001c955f6eb50_0;
E_000001c955efcd50 .event anyedge, v000001c955f6eb50_0, v000001c955f6fa50_0, v000001c955f6f370_0;
L_000001c955f7d7b0 .part v000001c955f74330_0, 16, 1;
L_000001c955f7e390 .part v000001c955f74330_0, 17, 1;
S_000001c955e56620 .scope module, "isImmediate_mux" "mux_2x1" 10 51, 8 1 0, S_000001c955e33180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001c955efcad0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001c955f6f0f0_0 .net "input0", 31 0, v000001c955f75c30_0;  alias, 1 drivers
v000001c955f70810_0 .net "input1", 31 0, v000001c955f6f050_0;  alias, 1 drivers
v000001c955f6f4b0_0 .var "output_y", 31 0;
v000001c955f6ec90_0 .net "selectLine", 0 0, v000001c955f6fc30_0;  1 drivers
E_000001c955efc890 .event anyedge, v000001c955f6ec90_0, v000001c955f6f050_0, v000001c955f6f0f0_0;
S_000001c955e2c2a0 .scope module, "isRet_Mux" "mux_2x1" 10 36, 8 1 0, S_000001c955e33180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001c955efccd0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001c955f70310_0 .net "input0", 3 0, v000001c955f703b0_0;  1 drivers
v000001c955f6f690_0 .net "input1", 3 0, v000001c955f704f0_0;  1 drivers
v000001c955f6fe10_0 .var "output_y", 3 0;
v000001c955f70130_0 .net "selectLine", 0 0, v000001c955f708b0_0;  1 drivers
E_000001c955efd290 .event anyedge, v000001c955f70130_0, v000001c955f6f690_0, v000001c955f70310_0;
S_000001c955e2c430 .scope module, "isStore_mux" "mux_2x1" 10 29, 8 1 0, S_000001c955e33180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001c955efc990 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001c955f6f190_0 .net "input0", 3 0, v000001c955f71ba0_0;  1 drivers
v000001c955f709f0_0 .net "input1", 3 0, v000001c955f70270_0;  1 drivers
v000001c955f6f230_0 .var "output_y", 3 0;
v000001c955f6f410_0 .net "selectLine", 0 0, v000001c955f701d0_0;  1 drivers
E_000001c955efd0d0 .event anyedge, v000001c955f6f410_0, v000001c955f709f0_0, v000001c955f6f190_0;
S_000001c955e3be20 .scope module, "controlUnit" "Control_Unit" 4 161, 12 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v000001c955f70f20_0 .var "I", 0 0;
v000001c955f719c0_0 .net "Input_OF_IR", 31 0, v000001c955f74330_0;  alias, 1 drivers
v000001c955f70d40_0 .var "controlBus", 21 0;
v000001c955f725a0_0 .var "isAdd", 0 0;
v000001c955f70fc0_0 .var "isAnd", 0 0;
v000001c955f72780_0 .var "isAsr", 0 0;
v000001c955f72640_0 .var "isBeq", 0 0;
v000001c955f720a0_0 .var "isBgt", 0 0;
v000001c955f70ca0_0 .var "isCall", 0 0;
v000001c955f70b60_0 .var "isCmp", 0 0;
v000001c955f726e0_0 .var "isDiv", 0 0;
v000001c955f72000_0 .var "isImmediate", 0 0;
v000001c955f71060_0 .var "isLd", 0 0;
v000001c955f72280_0 .var "isLsl", 0 0;
v000001c955f71c40_0 .var "isLsr", 0 0;
v000001c955f72140_0 .var "isMod", 0 0;
v000001c955f721e0_0 .var "isMov", 0 0;
v000001c955f71d80_0 .var "isMul", 0 0;
v000001c955f72820_0 .var "isNot", 0 0;
v000001c955f714c0_0 .var "isOr", 0 0;
v000001c955f72a00_0 .var "isRet", 0 0;
v000001c955f71100_0 .var "isSt", 0 0;
v000001c955f71600_0 .var "isSub", 0 0;
v000001c955f711a0_0 .var "isUbranch", 0 0;
v000001c955f71240_0 .var "isWb", 0 0;
v000001c955f72320_0 .var "op1", 0 0;
v000001c955f723c0_0 .var "op2", 0 0;
v000001c955f728c0_0 .var "op3", 0 0;
v000001c955f70de0_0 .var "op4", 0 0;
v000001c955f71e20_0 .var "op5", 0 0;
v000001c955f70c00_0 .net "reset", 0 0, v000001c955f79c50_0;  alias, 1 drivers
E_000001c955efc690/0 .event anyedge, v000001c955f6eb50_0, v000001c955f71e20_0, v000001c955f70de0_0, v000001c955f728c0_0;
E_000001c955efc690/1 .event anyedge, v000001c955f723c0_0, v000001c955f72320_0, v000001c955f70f20_0, v000001c955f721e0_0;
E_000001c955efc690/2 .event anyedge, v000001c955f72820_0, v000001c955f70fc0_0, v000001c955f714c0_0, v000001c955f72780_0;
E_000001c955efc690/3 .event anyedge, v000001c955f71c40_0, v000001c955f72280_0, v000001c955f72140_0, v000001c955f726e0_0;
E_000001c955efc690/4 .event anyedge, v000001c955f71d80_0, v000001c955f70b60_0, v000001c955f71600_0, v000001c955f725a0_0;
E_000001c955efc690/5 .event anyedge, v000001c955f70ca0_0, v000001c955f711a0_0, v000001c955f71240_0, v000001c955f72000_0;
E_000001c955efc690/6 .event anyedge, v000001c955f72a00_0, v000001c955f720a0_0, v000001c955f72640_0, v000001c955f71060_0;
E_000001c955efc690/7 .event anyedge, v000001c955f71100_0;
E_000001c955efc690 .event/or E_000001c955efc690/0, E_000001c955efc690/1, E_000001c955efc690/2, E_000001c955efc690/3, E_000001c955efc690/4, E_000001c955efc690/5, E_000001c955efc690/6, E_000001c955efc690/7;
E_000001c955efcfd0 .event posedge, v000001c955f70c00_0;
S_000001c955e3bfb0 .scope module, "data_memory" "memory" 4 129, 13 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v000001c955f71b00_0 .net "address", 31 0, v000001c955f6f550_0;  alias, 1 drivers
v000001c955f71380_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f71880_0 .var/i "i", 31 0;
v000001c955f72460 .array "memory", 536870912 0, 7 0;
v000001c955f70e80_0 .var "readData", 31 0;
v000001c955f71ce0_0 .net "reset", 0 0, v000001c955f79c50_0;  alias, 1 drivers
v000001c955f71420_0 .net "writeData", 31 0, v000001c955f6b030_0;  alias, 1 drivers
v000001c955f72960_0 .net "writeEnable", 0 0, v000001c955f6af90_0;  alias, 1 drivers
E_000001c955efc6d0 .event negedge, v000001c955f71380_0;
E_000001c955efd350 .event anyedge, v000001c955f6f550_0;
S_000001c955e7c4e0 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 224, 14 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v000001c955f712e0_0 .net "ALU_Result", 31 0, v000001c955f061a0_0;  alias, 1 drivers
v000001c955f71560_0 .net "EX_op2", 31 0, v000001c955f6ad10_0;  alias, 1 drivers
v000001c955f72500_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f716a0_0 .var "input_MA_ALU_Result", 31 0;
v000001c955f71740_0 .var "input_MA_IR", 31 0;
v000001c955f717e0_0 .var "input_MA_PC", 31 0;
v000001c955f71920_0 .var "input_MA_controlBus", 21 0;
v000001c955f71a60_0 .var "input_MA_op2", 31 0;
v000001c955f71ec0_0 .net "output_EX_IR", 31 0, v000001c955f6c250_0;  alias, 1 drivers
v000001c955f71f60_0 .net "output_EX_PC", 31 0, v000001c955f6b2b0_0;  alias, 1 drivers
v000001c955f73bb0_0 .net "output_EX_controlBus", 21 0, v000001c955f6c2f0_0;  alias, 1 drivers
S_000001c955e7c670 .scope module, "iFetch" "IF_cycle" 4 140, 15 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /INPUT 1 "isDataInterLock";
    .port_info 6 /OUTPUT 32 "IR";
    .port_info 7 /OUTPUT 32 "outputPC";
v000001c955f73430_0 .net "IR", 31 0, v000001c955f74510_0;  alias, 1 drivers
v000001c955f73ed0_0 .var "PC", 31 0;
L_000001c955f7eb98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c955f743d0_0 .net/2u *"_ivl_0", 31 0, L_000001c955f7eb98;  1 drivers
v000001c955f73570_0 .var "address", 31 0;
v000001c955f74650_0 .net "branchPC", 31 0, v000001c955f6c1b0_0;  alias, 1 drivers
v000001c955f73390_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f72f30_0 .net "inputPC", 31 0, v000001c955f77e20_0;  alias, 1 drivers
v000001c955f741f0_0 .net "isDataInterLock", 0 0, v000001c955f732f0_0;  alias, 1 drivers
v000001c955f74830_0 .net "is_Branch_Taken", 0 0, v000001c955f6bcb0_0;  alias, 1 drivers
v000001c955f73f70_0 .net "mux_nextPC", 31 0, v000001c955f72d50_0;  1 drivers
v000001c955f748d0_0 .var "outputPC", 31 0;
v000001c955f72c10_0 .net "reset", 0 0, v000001c955f79c50_0;  alias, 1 drivers
E_000001c955efca10/0 .event negedge, v000001c955f71380_0;
E_000001c955efca10/1 .event posedge, v000001c955f70c00_0;
E_000001c955efca10 .event/or E_000001c955efca10/0, E_000001c955efca10/1;
L_000001c955f7d850 .arith/sum 32, v000001c955f73ed0_0, L_000001c955f7eb98;
S_000001c955f75350 .scope module, "iMemory" "InstructionMemory" 15 28, 16 2 0, S_000001c955e7c670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001c955f72fd0_0 .net "address", 31 0, v000001c955f73570_0;  1 drivers
v000001c955f746f0_0 .var/i "file", 31 0;
v000001c955f734d0_0 .var/i "i", 31 0;
v000001c955f74510_0 .var "instruction", 31 0;
v000001c955f73b10 .array "instructionMemory", 4095 0, 7 0;
v000001c955f74150_0 .var/i "readResult", 31 0;
v000001c955f739d0_0 .var "temp", 31 0;
E_000001c955efc610 .event anyedge, v000001c955f72fd0_0;
S_000001c955f751c0 .scope module, "pc_mux" "mux_2x1" 15 16, 8 1 0, S_000001c955e7c670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001c955efcb10 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001c955f74790_0 .net "input0", 31 0, L_000001c955f7d850;  1 drivers
v000001c955f73890_0 .net "input1", 31 0, v000001c955f6c1b0_0;  alias, 1 drivers
v000001c955f72d50_0 .var "output_y", 31 0;
v000001c955f74010_0 .net "selectLine", 0 0, v000001c955f6bcb0_0;  alias, 1 drivers
E_000001c955efd190 .event anyedge, v000001c955f6bcb0_0, v000001c955f6c1b0_0, v000001c955f74790_0;
S_000001c955f754e0 .scope module, "is_data_interlock" "data_interlock" 4 280, 17 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "OF_instruction";
    .port_info 1 /INPUT 32 "input_EX_IR";
    .port_info 2 /INPUT 32 "input_MA_IR";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /OUTPUT 1 "isDataInterLock";
v000001c955f73a70_0 .var "EX_dest", 3 0;
v000001c955f74970_0 .var "EX_opcode", 4 0;
v000001c955f73930_0 .var "MA_dest", 3 0;
v000001c955f73c50_0 .var "MA_opcode", 4 0;
v000001c955f74a10_0 .var "OF_hasSrc1", 0 0;
v000001c955f73610_0 .var "OF_hasSrc2", 0 0;
v000001c955f72b70_0 .net "OF_instruction", 31 0, v000001c955f74330_0;  alias, 1 drivers
v000001c955f736b0_0 .var "OF_opcode", 4 0;
v000001c955f73250_0 .var "RW_dest", 3 0;
v000001c955f72cb0_0 .var "RW_opcode", 4 0;
v000001c955f72df0_0 .net "input_EX_IR", 31 0, v000001c955f77670_0;  alias, 1 drivers
v000001c955f73110_0 .net "input_MA_IR", 31 0, v000001c955f71740_0;  alias, 1 drivers
v000001c955f740b0_0 .net "input_RW_IR", 31 0, v000001c955f761d0_0;  alias, 1 drivers
v000001c955f732f0_0 .var "isDataInterLock", 0 0;
v000001c955f72e90_0 .var "is_EX_write", 0 0;
v000001c955f73cf0_0 .var "is_MA_write", 0 0;
v000001c955f73070_0 .var "is_OF_read", 0 0;
v000001c955f73750_0 .var "is_RW_write", 0 0;
v000001c955f731b0_0 .var "ra", 3 0;
v000001c955f737f0_0 .var "src1", 3 0;
v000001c955f73d90_0 .var "src2", 3 0;
E_000001c955efd2d0/0 .event anyedge, v000001c955f73070_0, v000001c955f6eb50_0, v000001c955f736b0_0, v000001c955f731b0_0;
E_000001c955efd2d0/1 .event anyedge, v000001c955f72e90_0, v000001c955f6be90_0, v000001c955f74970_0, v000001c955f74a10_0;
E_000001c955efd2d0/2 .event anyedge, v000001c955f737f0_0, v000001c955f73a70_0, v000001c955f73610_0, v000001c955f73d90_0;
E_000001c955efd2d0/3 .event anyedge, v000001c955f73cf0_0, v000001c955f6b170_0, v000001c955f73c50_0, v000001c955f73930_0;
E_000001c955efd2d0/4 .event anyedge, v000001c955f73750_0, v000001c955f740b0_0, v000001c955f72cb0_0, v000001c955f73250_0;
E_000001c955efd2d0 .event/or E_000001c955efd2d0/0, E_000001c955efd2d0/1, E_000001c955efd2d0/2, E_000001c955efd2d0/3, E_000001c955efd2d0/4;
E_000001c955efcd10/0 .event anyedge, v000001c955f6eb50_0, v000001c955f6be90_0, v000001c955f6b170_0, v000001c955f740b0_0;
E_000001c955efcd10/1 .event anyedge, v000001c955f736b0_0, v000001c955f74970_0, v000001c955f73c50_0, v000001c955f72cb0_0;
E_000001c955efcd10 .event/or E_000001c955efcd10/0, E_000001c955efcd10/1;
S_000001c955f75670 .scope module, "latch_if_of" "IF_OF_Latch" 4 151, 18 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /INPUT 1 "isDataInterLock";
    .port_info 4 /INPUT 1 "isBranchInterLock";
    .port_info 5 /OUTPUT 32 "Input_OF_PC";
    .port_info 6 /OUTPUT 32 "OF_instruction";
v000001c955f73e30_0 .net "IF_instruction", 31 0, v000001c955f74510_0;  alias, 1 drivers
v000001c955f74290_0 .var "Input_OF_PC", 31 0;
v000001c955f74330_0 .var "OF_instruction", 31 0;
v000001c955f74470_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f745b0_0 .net "isBranchInterLock", 0 0, v000001c955f6bcb0_0;  alias, 1 drivers
v000001c955f76630_0 .net "isDataInterLock", 0 0, v000001c955f732f0_0;  alias, 1 drivers
v000001c955f76090_0 .net "output_IF_PC", 31 0, v000001c955f748d0_0;  alias, 1 drivers
S_000001c955f75800 .scope module, "ma_ra_latch" "MA_RW_Latch" 4 255, 19 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_MA_PC";
    .port_info 2 /INPUT 32 "output_MA_ALU_Result";
    .port_info 3 /INPUT 32 "output_MA_IR";
    .port_info 4 /INPUT 22 "output_MA_controlBus";
    .port_info 5 /INPUT 32 "MA_Ld_Result";
    .port_info 6 /OUTPUT 32 "input_RW_PC";
    .port_info 7 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 8 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 9 /OUTPUT 32 "input_RW_IR";
    .port_info 10 /OUTPUT 22 "input_RW_controlBus";
v000001c955f76450_0 .net "MA_Ld_Result", 31 0, v000001c955f6c890_0;  alias, 1 drivers
v000001c955f76130_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f76b30_0 .var "input_RW_ALU_Result", 31 0;
v000001c955f761d0_0 .var "input_RW_IR", 31 0;
v000001c955f764f0_0 .var "input_RW_Ld_Result", 31 0;
v000001c955f76590_0 .var "input_RW_PC", 31 0;
v000001c955f75f50_0 .var "input_RW_controlBus", 21 0;
v000001c955f75eb0_0 .net "output_MA_ALU_Result", 31 0, v000001c955f6f550_0;  alias, 1 drivers
v000001c955f768b0_0 .net "output_MA_IR", 31 0, v000001c955f70590_0;  alias, 1 drivers
v000001c955f76f90_0 .net "output_MA_PC", 31 0, v000001c955f6efb0_0;  alias, 1 drivers
v000001c955f76270_0 .net "output_MA_controlBus", 21 0, v000001c955f70630_0;  alias, 1 drivers
S_000001c955f75990 .scope module, "of_ex_latch" "OF_EX_Latch" 4 185, 20 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /INPUT 1 "isDataInterLock";
    .port_info 9 /INPUT 1 "isBranchInterLock";
    .port_info 10 /OUTPUT 32 "input_EX_PC";
    .port_info 11 /OUTPUT 32 "EX_branchTarget";
    .port_info 12 /OUTPUT 32 "Operand_EX_A";
    .port_info 13 /OUTPUT 32 "Operand_EX_B";
    .port_info 14 /OUTPUT 32 "Operand_EX_2";
    .port_info 15 /OUTPUT 32 "input_EX_IR";
    .port_info 16 /OUTPUT 22 "Input_EX_controlBus";
v000001c955f775d0_0 .var "EX_branchTarget", 31 0;
v000001c955f766d0_0 .var "Input_EX_controlBus", 21 0;
v000001c955f76bd0_0 .net "OF_branchTarget", 31 0, v000001c955f6fff0_0;  alias, 1 drivers
v000001c955f77710_0 .var "Operand_EX_2", 31 0;
v000001c955f773f0_0 .var "Operand_EX_A", 31 0;
v000001c955f763b0_0 .var "Operand_EX_B", 31 0;
v000001c955f77990_0 .net "Operand_OF_2", 31 0, v000001c955f70450_0;  alias, 1 drivers
v000001c955f76db0_0 .net "Operand_OF_A", 31 0, v000001c955f70770_0;  alias, 1 drivers
v000001c955f75ff0_0 .net "Operand_OF_B", 31 0, v000001c955f6f4b0_0;  alias, 1 drivers
v000001c955f77030_0 .net "Output_OF_controlBus", 21 0, v000001c955f6f9b0_0;  alias, 1 drivers
v000001c955f76770_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f77670_0 .var "input_EX_IR", 31 0;
v000001c955f76810_0 .var "input_EX_PC", 31 0;
v000001c955f75b90_0 .net "isBranchInterLock", 0 0, v000001c955f6bcb0_0;  alias, 1 drivers
v000001c955f77a30_0 .net "isDataInterLock", 0 0, v000001c955f732f0_0;  alias, 1 drivers
v000001c955f777b0_0 .net "output_OF_IR", 31 0, v000001c955f6edd0_0;  alias, 1 drivers
v000001c955f75cd0_0 .net "output_OF_PC", 31 0, v000001c955f6feb0_0;  alias, 1 drivers
S_000001c955f74ea0 .scope module, "r_File_processor" "registerFile" 4 115, 21 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "operand1";
    .port_info 4 /INPUT 4 "operand2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "output_register_file";
v000001c955f769f0_0 .net "clk", 0 0, v000001c955f7da30_0;  alias, 1 drivers
v000001c955f770d0_0 .net "dReg", 3 0, v000001c955f76ef0_0;  alias, 1 drivers
v000001c955f75d70_0 .var/i "k", 31 0;
v000001c955f76950_0 .net "operand1", 3 0, v000001c955f6fe10_0;  alias, 1 drivers
v000001c955f75e10_0 .net "operand2", 3 0, v000001c955f6f230_0;  alias, 1 drivers
v000001c955f76310_0 .var "output_register_file", 31 0;
v000001c955f77210_0 .var "rdData1", 31 0;
v000001c955f75c30_0 .var "rdData2", 31 0;
v000001c955f77490 .array "registerfile", 15 0, 31 0;
v000001c955f76e50_0 .net "reset", 0 0, v000001c955f79c50_0;  alias, 1 drivers
v000001c955f76a90_0 .var "temp", 0 0;
v000001c955f77170_0 .net "wrData", 31 0, v000001c955f78fa0_0;  alias, 1 drivers
v000001c955f772b0_0 .net "writeEnable", 0 0, v000001c955f77ce0_0;  alias, 1 drivers
v000001c955f77490_0 .array/port v000001c955f77490, 0;
v000001c955f77490_1 .array/port v000001c955f77490, 1;
v000001c955f77490_2 .array/port v000001c955f77490, 2;
E_000001c955efcb50/0 .event anyedge, v000001c955f6fe10_0, v000001c955f77490_0, v000001c955f77490_1, v000001c955f77490_2;
v000001c955f77490_3 .array/port v000001c955f77490, 3;
v000001c955f77490_4 .array/port v000001c955f77490, 4;
v000001c955f77490_5 .array/port v000001c955f77490, 5;
v000001c955f77490_6 .array/port v000001c955f77490, 6;
E_000001c955efcb50/1 .event anyedge, v000001c955f77490_3, v000001c955f77490_4, v000001c955f77490_5, v000001c955f77490_6;
v000001c955f77490_7 .array/port v000001c955f77490, 7;
v000001c955f77490_8 .array/port v000001c955f77490, 8;
v000001c955f77490_9 .array/port v000001c955f77490, 9;
v000001c955f77490_10 .array/port v000001c955f77490, 10;
E_000001c955efcb50/2 .event anyedge, v000001c955f77490_7, v000001c955f77490_8, v000001c955f77490_9, v000001c955f77490_10;
v000001c955f77490_11 .array/port v000001c955f77490, 11;
v000001c955f77490_12 .array/port v000001c955f77490, 12;
v000001c955f77490_13 .array/port v000001c955f77490, 13;
v000001c955f77490_14 .array/port v000001c955f77490, 14;
E_000001c955efcb50/3 .event anyedge, v000001c955f77490_11, v000001c955f77490_12, v000001c955f77490_13, v000001c955f77490_14;
v000001c955f77490_15 .array/port v000001c955f77490, 15;
E_000001c955efcb50/4 .event anyedge, v000001c955f77490_15, v000001c955f6f230_0;
E_000001c955efcb50 .event/or E_000001c955efcb50/0, E_000001c955efcb50/1, E_000001c955efcb50/2, E_000001c955efcb50/3, E_000001c955efcb50/4;
S_000001c955f75030 .scope module, "rw_stage" "RW_stage" 4 269, 22 1 0, S_000001c955e1cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_RW_PC";
    .port_info 1 /INPUT 32 "input_RW_Ld_Result";
    .port_info 2 /INPUT 32 "input_RW_ALU_Result";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /INPUT 22 "input_RW_controlBus";
    .port_info 5 /OUTPUT 32 "RW_Data_value";
    .port_info 6 /OUTPUT 4 "RW_rd";
    .port_info 7 /OUTPUT 1 "RW_isWb";
v000001c955f795e0_0 .net "RW_Data_value", 31 0, v000001c955f78fa0_0;  alias, 1 drivers
v000001c955f77ce0_0 .var "RW_isWb", 0 0;
v000001c955f77ba0_0 .net "RW_rd", 3 0, v000001c955f76ef0_0;  alias, 1 drivers
L_000001c955f7ebe0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c955f79040_0 .net/2u *"_ivl_0", 31 0, L_000001c955f7ebe0;  1 drivers
v000001c955f79720_0 .net "input_RW_ALU_Result", 31 0, v000001c955f76b30_0;  alias, 1 drivers
v000001c955f79680_0 .net "input_RW_IR", 31 0, v000001c955f761d0_0;  alias, 1 drivers
v000001c955f790e0_0 .net "input_RW_Ld_Result", 31 0, v000001c955f764f0_0;  alias, 1 drivers
v000001c955f78dc0_0 .net "input_RW_PC", 31 0, v000001c955f76590_0;  alias, 1 drivers
v000001c955f78460_0 .net "input_RW_controlBus", 21 0, v000001c955f75f50_0;  alias, 1 drivers
v000001c955f78280_0 .var "isCall", 0 0;
v000001c955f78e60_0 .var "isLd", 0 0;
v000001c955f78f00_0 .var "mux_selectLines", 1 0;
v000001c955f781e0_0 .var "ra", 3 0;
v000001c955f78960_0 .var "rd", 3 0;
E_000001c955efd110 .event anyedge, v000001c955f75f50_0, v000001c955f740b0_0, v000001c955f77350_0, v000001c955f78e60_0;
L_000001c955f7d2b0 .arith/sum 32, v000001c955f76590_0, L_000001c955f7ebe0;
S_000001c955f74b80 .scope module, "isCall_mux" "mux_2x1" 22 28, 8 1 0, S_000001c955f75030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001c955efd250 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001c955f76c70_0 .net "input0", 3 0, v000001c955f78960_0;  1 drivers
v000001c955f76d10_0 .net "input1", 3 0, v000001c955f781e0_0;  1 drivers
v000001c955f76ef0_0 .var "output_y", 3 0;
v000001c955f77350_0 .net "selectLine", 0 0, v000001c955f78280_0;  1 drivers
E_000001c955efcb90 .event anyedge, v000001c955f77350_0, v000001c955f76d10_0, v000001c955f76c70_0;
S_000001c955f74d10 .scope module, "isLD_or_isCall_MUX" "mux_3x1" 22 20, 23 1 0, S_000001c955f75030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 32 "input2";
    .port_info 4 /INPUT 2 "selectLine";
P_000001c955efcc10 .param/l "regSize" 0 23 1, +C4<00000000000000000000000000100000>;
v000001c955f77850_0 .net "input0", 31 0, v000001c955f76b30_0;  alias, 1 drivers
v000001c955f778f0_0 .net "input1", 31 0, v000001c955f764f0_0;  alias, 1 drivers
v000001c955f78c80_0 .net "input2", 31 0, L_000001c955f7d2b0;  1 drivers
v000001c955f78fa0_0 .var "output_y", 31 0;
v000001c955f78140_0 .net "selectLine", 1 0, v000001c955f78f00_0;  1 drivers
E_000001c955efcbd0 .event anyedge, v000001c955f78140_0, v000001c955f76b30_0, v000001c955f764f0_0, v000001c955f78c80_0;
    .scope S_000001c955eb3000;
T_0 ;
    %wait E_000001c955ef9e50;
    %load/vec4 v000001c955f06380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001c955f05a20_0;
    %store/vec4 v000001c955f062e0_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c955f06100_0;
    %store/vec4 v000001c955f062e0_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c955f74ea0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c955f76a90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001c955f74ea0;
T_2 ;
    %wait E_000001c955efcb50;
    %load/vec4 v000001c955f76950_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001c955f77490, 4;
    %store/vec4 v000001c955f77210_0, 0, 32;
    %load/vec4 v000001c955f75e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001c955f77490, 4;
    %store/vec4 v000001c955f75c30_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c955f74ea0;
T_3 ;
    %wait E_000001c955efc6d0;
    %load/vec4 v000001c955f76e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c955f75d70_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c955f75d70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v000001c955f75d70_0;
    %ix/getv/s 3, v000001c955f75d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f77490, 0, 4;
    %load/vec4 v000001c955f75d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c955f75d70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c955f772b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v000001c955f770d0_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001c955f770d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c955f77170_0;
    %load/vec4 v000001c955f770d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f77490, 0, 4;
T_3.4 ;
T_3.1 ;
    %load/vec4 v000001c955f770d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001c955f77490, 4;
    %assign/vec4 v000001c955f76310_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c955e3bfb0;
T_4 ;
    %wait E_000001c955efd350;
    %load/vec4 v000001c955f71b00_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c955f72460, 4;
    %load/vec4 v000001c955f71b00_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c955f72460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71b00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c955f72460, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001c955f71b00_0;
    %load/vec4a v000001c955f72460, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c955f70e80_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c955e3bfb0;
T_5 ;
    %wait E_000001c955efc6d0;
    %load/vec4 v000001c955f72960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c955f71420_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001c955f71b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f72460, 0, 4;
    %load/vec4 v000001c955f71420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001c955f71b00_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f72460, 0, 4;
    %load/vec4 v000001c955f71420_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001c955f71b00_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f72460, 0, 4;
    %load/vec4 v000001c955f71420_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001c955f71b00_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f72460, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c955e3bfb0;
T_6 ;
    %wait E_000001c955efcfd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c955f71880_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c955f71880_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001c955f71880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c955f72460, 0, 4;
    %load/vec4 v000001c955f71880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c955f71880_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c955f751c0;
T_7 ;
    %wait E_000001c955efd190;
    %load/vec4 v000001c955f74010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c955f73890_0;
    %store/vec4 v000001c955f72d50_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c955f74790_0;
    %store/vec4 v000001c955f72d50_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c955f75350;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001c955f746f0_0, 0, 32;
    %load/vec4 v000001c955f746f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c955f734d0_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v000001c955f746f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v000001c955f746f0_0, "%h\012", v000001c955f739d0_0 {0 0 0};
    %store/vec4 v000001c955f74150_0, 0, 32;
    %load/vec4 v000001c955f74150_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f739d0_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v000001c955f734d0_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v000001c955f739d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001c955f734d0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001c955f73b10, 4, 0;
    %load/vec4 v000001c955f739d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001c955f734d0_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001c955f73b10, 4, 0;
    %load/vec4 v000001c955f739d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001c955f734d0_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001c955f73b10, 4, 0;
    %load/vec4 v000001c955f739d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001c955f734d0_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001c955f73b10, 4, 0;
    %load/vec4 v000001c955f734d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c955f734d0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v000001c955f746f0_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c955f73b10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c955f73b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c955f73b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c955f73b10, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_000001c955f75350;
T_9 ;
    %wait E_000001c955efc610;
    %load/vec4 v000001c955f72fd0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c955f73b10, 4;
    %load/vec4 v000001c955f72fd0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c955f73b10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72fd0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c955f73b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001c955f72fd0_0;
    %load/vec4a v000001c955f73b10, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c955f74510_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c955e7c670;
T_10 ;
    %wait E_000001c955efca10;
    %load/vec4 v000001c955f72c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c955f73ed0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 15 43 "$display", "PC: %d  %h", v000001c955f73ed0_0, v000001c955f73430_0 {0 0 0};
    %load/vec4 v000001c955f741f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001c955f73ed0_0;
    %assign/vec4 v000001c955f73570_0, 0;
    %load/vec4 v000001c955f73ed0_0;
    %assign/vec4 v000001c955f748d0_0, 0;
    %load/vec4 v000001c955f73f70_0;
    %assign/vec4 v000001c955f73ed0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c955f75670;
T_11 ;
    %wait E_000001c955efc6d0;
    %load/vec4 v000001c955f76630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001c955f76090_0;
    %assign/vec4 v000001c955f74290_0, 0;
    %load/vec4 v000001c955f73e30_0;
    %assign/vec4 v000001c955f74330_0, 0;
T_11.0 ;
    %load/vec4 v000001c955f745b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c955f74290_0, 0;
    %pushi/vec4 1744830464, 0, 32;
    %assign/vec4 v000001c955f74330_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c955e3be20;
T_12 ;
    %wait E_000001c955efcfd0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001c955f70d40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c955e3be20;
T_13 ;
    %wait E_000001c955efc690;
    %load/vec4 v000001c955f719c0_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v000001c955f70f20_0, 0;
    %load/vec4 v000001c955f719c0_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v000001c955f72320_0, 0;
    %load/vec4 v000001c955f719c0_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v000001c955f723c0_0, 0;
    %load/vec4 v000001c955f719c0_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v000001c955f728c0_0, 0;
    %load/vec4 v000001c955f719c0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000001c955f70de0_0, 0;
    %load/vec4 v000001c955f719c0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001c955f71e20_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f71100_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f71060_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f72640_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f720a0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f72a00_0, 0;
    %load/vec4 v000001c955f70f20_0;
    %assign/vec4 v000001c955f72000_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %load/vec4 v000001c955f70de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v000001c955f71e20_0;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v000001c955f71240_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v000001c955f728c0_0;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v000001c955f711a0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f70ca0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v000001c955f725a0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f71600_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f70b60_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f71d80_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f726e0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f72140_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f72280_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f71c40_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f72780_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f714c0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f70fc0_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %inv;
    %and;
    %assign/vec4 v000001c955f72820_0, 0;
    %load/vec4 v000001c955f71e20_0;
    %inv;
    %load/vec4 v000001c955f70de0_0;
    %and;
    %load/vec4 v000001c955f728c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f723c0_0;
    %inv;
    %and;
    %load/vec4 v000001c955f72320_0;
    %and;
    %assign/vec4 v000001c955f721e0_0, 0;
    %load/vec4 v000001c955f721e0_0;
    %load/vec4 v000001c955f72820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f70fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f714c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71c40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f726e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f70b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f725a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f70ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f711a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f720a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f72640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c955f71100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c955f70d40_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c955e2c430;
T_14 ;
    %wait E_000001c955efd0d0;
    %load/vec4 v000001c955f6f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001c955f709f0_0;
    %store/vec4 v000001c955f6f230_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001c955f6f190_0;
    %store/vec4 v000001c955f6f230_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c955e2c2a0;
T_15 ;
    %wait E_000001c955efd290;
    %load/vec4 v000001c955f70130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001c955f6f690_0;
    %store/vec4 v000001c955f6fe10_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c955f70310_0;
    %store/vec4 v000001c955f6fe10_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001c955e56490;
T_16 ;
    %wait E_000001c955efcd50;
    %load/vec4 v000001c955f6eb50_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c955f6fa50_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001c955f6fa50_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c955f6fa50_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c955f6fa50_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001c955f6fa50_0;
    %load/vec4 v000001c955f6f370_0;
    %add;
    %assign/vec4 v000001c955f6fff0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c955e56490;
T_17 ;
    %wait E_000001c955efd310;
    %load/vec4 v000001c955f70090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v000001c955f706d0_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001c955f6eb50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001c955f6eb50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c955f6f050_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c955f70090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001c955f6eb50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c955f6f050_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001c955f706d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v000001c955f6eb50_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000001c955f6f050_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001c955e56620;
T_18 ;
    %wait E_000001c955efc890;
    %load/vec4 v000001c955f6ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001c955f70810_0;
    %store/vec4 v000001c955f6f4b0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c955f6f0f0_0;
    %store/vec4 v000001c955f6f4b0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001c955e33180;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c955f704f0_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000001c955e33180;
T_20 ;
    %wait E_000001c955efd090;
    %load/vec4 v000001c955f6f910_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001c955f70270_0, 0;
    %load/vec4 v000001c955f6f910_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001c955f703b0_0, 0;
    %load/vec4 v000001c955f6f910_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001c955f71ba0_0, 0;
    %load/vec4 v000001c955f6f2d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001c955f701d0_0, 0;
    %load/vec4 v000001c955f6f2d0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001c955f708b0_0, 0;
    %load/vec4 v000001c955f6f2d0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001c955f6fc30_0, 0;
    %load/vec4 v000001c955f6f730_0;
    %assign/vec4 v000001c955f6feb0_0, 0;
    %load/vec4 v000001c955f6f910_0;
    %assign/vec4 v000001c955f6edd0_0, 0;
    %load/vec4 v000001c955f6ebf0_0;
    %assign/vec4 v000001c955f70450_0, 0;
    %load/vec4 v000001c955f6fd70_0;
    %assign/vec4 v000001c955f70770_0, 0;
    %load/vec4 v000001c955f6f2d0_0;
    %assign/vec4 v000001c955f6f9b0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001c955f75990;
T_21 ;
    %wait E_000001c955efc6d0;
    %load/vec4 v000001c955f77a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f75b90_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1744830464, 0, 32;
    %assign/vec4 v000001c955f77670_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001c955f766d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c955f773f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c955f763b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c955f77710_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c955f75cd0_0;
    %assign/vec4 v000001c955f76810_0, 0;
    %load/vec4 v000001c955f76bd0_0;
    %assign/vec4 v000001c955f775d0_0, 0;
    %load/vec4 v000001c955f76db0_0;
    %assign/vec4 v000001c955f773f0_0, 0;
    %load/vec4 v000001c955f75ff0_0;
    %assign/vec4 v000001c955f763b0_0, 0;
    %load/vec4 v000001c955f77990_0;
    %assign/vec4 v000001c955f77710_0, 0;
    %load/vec4 v000001c955f777b0_0;
    %assign/vec4 v000001c955f77670_0, 0;
    %load/vec4 v000001c955f77030_0;
    %assign/vec4 v000001c955f766d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c955e20fc0;
T_22 ;
    %wait E_000001c955efca90;
    %load/vec4 v000001c955f6bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001c955f6b670_0;
    %store/vec4 v000001c955f6c1b0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001c955f6bc10_0;
    %store/vec4 v000001c955f6c1b0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001c955e20e30;
T_23 ;
    %wait E_000001c955efc050;
    %load/vec4 v000001c955f6abd0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001c955f6c070_0, 0;
    %load/vec4 v000001c955f6abd0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001c955f6b7b0_0, 0;
    %load/vec4 v000001c955f6abd0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001c955f6ac70_0, 0;
    %load/vec4 v000001c955f6abd0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001c955f6b8f0_0, 0;
    %load/vec4 v000001c955f6b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000001c955f6b710_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v000001c955f6ac70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v000001c955f6b710_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v000001c955f6b8f0_0;
    %or;
T_23.0;
    %assign/vec4 v000001c955f6bcb0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001c955e18090;
T_24 ;
    %wait E_000001c955ef9a10;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001c955f6bad0_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001c955f6b5d0_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001c955f6c4d0_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001c955f6c110_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001c955f6c9d0_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001c955f6b210_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001c955f6b350_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001c955f6ab30_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001c955f6c6b0_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001c955f6ae50_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 10, 5;
    %store/vec4 v000001c955f6c610_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 11, 5;
    %store/vec4 v000001c955f6c750_0, 0, 1;
    %load/vec4 v000001c955f06560_0;
    %parti/s 1, 12, 5;
    %store/vec4 v000001c955f6bdf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %load/vec4 v000001c955f6bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %add;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001c955f6b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %sub;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001c955f6c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %sub;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %load/vec4 v000001c955f061a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %load/vec4 v000001c955f6b530_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c955f6b530_0, 4, 1;
    %load/vec4 v000001c955f061a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %load/vec4 v000001c955f6b530_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c955f6b530_0, 4, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001c955f6c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %mul;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v000001c955f6c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %div;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v000001c955f6b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %mod;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001c955f6b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001c955f06740_0;
    %ix/getv 4, v000001c955f6c570_0;
    %shiftl 4;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000001c955f6ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v000001c955f06740_0;
    %ix/getv 4, v000001c955f6c570_0;
    %shiftr 4;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001c955f6c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v000001c955f06740_0;
    %ix/getv 4, v000001c955f6c570_0;
    %shiftr 4;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v000001c955f6ae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %or;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001c955f6c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v000001c955f06740_0;
    %load/vec4 v000001c955f6c570_0;
    %and;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v000001c955f6c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v000001c955f06740_0;
    %inv;
    %store/vec4 v000001c955f061a0_0, 0, 32;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v000001c955f6bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v000001c955f6c570_0;
    %store/vec4 v000001c955f061a0_0, 0, 32;
T_24.28 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001c955e17f00;
T_25 ;
    %wait E_000001c955ef9810;
    %load/vec4 v000001c955f6b3f0_0;
    %assign/vec4 v000001c955f6b2b0_0, 0;
    %load/vec4 v000001c955f6be90_0;
    %assign/vec4 v000001c955f6c250_0, 0;
    %load/vec4 v000001c955f6aef0_0;
    %assign/vec4 v000001c955f6c2f0_0, 0;
    %load/vec4 v000001c955f6ba30_0;
    %assign/vec4 v000001c955f6ad10_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001c955e7c4e0;
T_26 ;
    %wait E_000001c955efc6d0;
    %load/vec4 v000001c955f71f60_0;
    %assign/vec4 v000001c955f717e0_0, 0;
    %load/vec4 v000001c955f712e0_0;
    %assign/vec4 v000001c955f716a0_0, 0;
    %load/vec4 v000001c955f71560_0;
    %assign/vec4 v000001c955f71a60_0, 0;
    %load/vec4 v000001c955f71ec0_0;
    %assign/vec4 v000001c955f71740_0, 0;
    %load/vec4 v000001c955f73bb0_0;
    %assign/vec4 v000001c955f71920_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001c955e32ff0;
T_27 ;
    %wait E_000001c955efa890;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c955f6af90_0, 0;
    %load/vec4 v000001c955f6ee70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001c955f6ed30_0, 0;
    %load/vec4 v000001c955f6ee70_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001c955f6ff50_0, 0;
    %load/vec4 v000001c955f6ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c955f6af90_0, 0;
T_27.0 ;
    %load/vec4 v000001c955f6b0d0_0;
    %assign/vec4 v000001c955f6c7f0_0, 0;
    %load/vec4 v000001c955f6f870_0;
    %assign/vec4 v000001c955f6b030_0, 0;
    %load/vec4 v000001c955f6ef10_0;
    %assign/vec4 v000001c955f6efb0_0, 0;
    %load/vec4 v000001c955f6b0d0_0;
    %assign/vec4 v000001c955f6f550_0, 0;
    %load/vec4 v000001c955f6b170_0;
    %assign/vec4 v000001c955f70590_0, 0;
    %load/vec4 v000001c955f6ee70_0;
    %assign/vec4 v000001c955f70630_0, 0;
    %load/vec4 v000001c955f6f5f0_0;
    %assign/vec4 v000001c955f6c890_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001c955f75800;
T_28 ;
    %wait E_000001c955efc6d0;
    %load/vec4 v000001c955f76f90_0;
    %assign/vec4 v000001c955f76590_0, 0;
    %load/vec4 v000001c955f76450_0;
    %assign/vec4 v000001c955f764f0_0, 0;
    %load/vec4 v000001c955f75eb0_0;
    %assign/vec4 v000001c955f76b30_0, 0;
    %load/vec4 v000001c955f768b0_0;
    %assign/vec4 v000001c955f761d0_0, 0;
    %load/vec4 v000001c955f76270_0;
    %assign/vec4 v000001c955f75f50_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000001c955f74d10;
T_29 ;
    %wait E_000001c955efcbd0;
    %load/vec4 v000001c955f78140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %jmp T_29.3;
T_29.0 ;
    %load/vec4 v000001c955f77850_0;
    %store/vec4 v000001c955f78fa0_0, 0, 32;
    %jmp T_29.3;
T_29.1 ;
    %load/vec4 v000001c955f778f0_0;
    %store/vec4 v000001c955f78fa0_0, 0, 32;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000001c955f78c80_0;
    %store/vec4 v000001c955f78fa0_0, 0, 32;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001c955f74b80;
T_30 ;
    %wait E_000001c955efcb90;
    %load/vec4 v000001c955f77350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001c955f76d10_0;
    %store/vec4 v000001c955f76ef0_0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001c955f76c70_0;
    %store/vec4 v000001c955f76ef0_0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001c955f75030;
T_31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c955f781e0_0, 0, 4;
    %end;
    .thread T_31;
    .scope S_000001c955f75030;
T_32 ;
    %wait E_000001c955efd110;
    %load/vec4 v000001c955f78460_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001c955f78e60_0, 0;
    %load/vec4 v000001c955f78460_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v000001c955f78280_0, 0;
    %load/vec4 v000001c955f78460_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001c955f77ce0_0, 0;
    %load/vec4 v000001c955f79680_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001c955f78960_0, 0;
    %load/vec4 v000001c955f78280_0;
    %load/vec4 v000001c955f78e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c955f78f00_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001c955f754e0;
T_33 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c955f731b0_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_000001c955f754e0;
T_34 ;
    %wait E_000001c955efcd10;
    %load/vec4 v000001c955f72b70_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001c955f736b0_0, 0, 5;
    %load/vec4 v000001c955f72df0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001c955f74970_0, 0, 5;
    %load/vec4 v000001c955f73110_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001c955f73c50_0, 0, 5;
    %load/vec4 v000001c955f740b0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001c955f72cb0_0, 0, 5;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.3;
    %jmp/1 T_34.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.2;
    %jmp/1 T_34.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.1;
    %flag_get/vec4 4;
    %jmp/1 T_34.0, 4;
    %load/vec4 v000001c955f736b0_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.0;
    %inv;
    %store/vec4 v000001c955f73070_0, 0, 1;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.9;
    %jmp/1 T_34.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.8;
    %jmp/1 T_34.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.7;
    %jmp/1 T_34.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.6;
    %jmp/1 T_34.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.5;
    %flag_get/vec4 4;
    %jmp/1 T_34.4, 4;
    %load/vec4 v000001c955f74970_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.4;
    %inv;
    %store/vec4 v000001c955f72e90_0, 0, 1;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.15;
    %jmp/1 T_34.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.14;
    %jmp/1 T_34.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.13;
    %jmp/1 T_34.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.12;
    %jmp/1 T_34.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.11;
    %flag_get/vec4 4;
    %jmp/1 T_34.10, 4;
    %load/vec4 v000001c955f73c50_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.10;
    %inv;
    %store/vec4 v000001c955f73cf0_0, 0, 1;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.21;
    %jmp/1 T_34.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.20;
    %jmp/1 T_34.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.19;
    %jmp/1 T_34.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.18;
    %jmp/1 T_34.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.17;
    %flag_get/vec4 4;
    %jmp/1 T_34.16, 4;
    %load/vec4 v000001c955f72cb0_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.16;
    %inv;
    %store/vec4 v000001c955f73750_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001c955f754e0;
T_35 ;
    %wait E_000001c955efd2d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c955f732f0_0, 0, 1;
    %load/vec4 v000001c955f73070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001c955f72b70_0;
    %parti/s 4, 18, 6;
    %store/vec4 v000001c955f737f0_0, 0, 4;
    %load/vec4 v000001c955f72b70_0;
    %parti/s 4, 14, 5;
    %store/vec4 v000001c955f73d90_0, 0, 4;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v000001c955f72b70_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001c955f73d90_0, 0, 4;
T_35.2 ;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v000001c955f731b0_0;
    %store/vec4 v000001c955f737f0_0, 0, 4;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f74a10_0, 0, 1;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 8, 0, 5;
    %jmp/1 T_35.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
T_35.8;
    %jmp/0xz  T_35.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c955f74a10_0, 0, 1;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f73610_0, 0, 1;
    %load/vec4 v000001c955f736b0_0;
    %cmpi/ne 15, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_35.11, 4;
    %load/vec4 v000001c955f72b70_0;
    %parti/s 1, 26, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c955f73610_0, 0, 1;
T_35.9 ;
    %load/vec4 v000001c955f72e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v000001c955f72df0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001c955f73a70_0, 0, 4;
    %load/vec4 v000001c955f74970_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.14, 4;
    %load/vec4 v000001c955f731b0_0;
    %store/vec4 v000001c955f73a70_0, 0, 4;
T_35.14 ;
    %load/vec4 v000001c955f74a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.19, 9;
    %load/vec4 v000001c955f737f0_0;
    %load/vec4 v000001c955f73a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.19;
    %flag_set/vec4 8;
    %jmp/1 T_35.18, 8;
    %load/vec4 v000001c955f73610_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.20, 10;
    %load/vec4 v000001c955f73d90_0;
    %load/vec4 v000001c955f73a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.18;
    %jmp/0xz  T_35.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f732f0_0, 0, 1;
T_35.16 ;
T_35.12 ;
    %load/vec4 v000001c955f73cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %load/vec4 v000001c955f73110_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001c955f73930_0, 0, 4;
    %load/vec4 v000001c955f73c50_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v000001c955f731b0_0;
    %store/vec4 v000001c955f73930_0, 0, 4;
T_35.23 ;
    %load/vec4 v000001c955f74a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.28, 9;
    %load/vec4 v000001c955f737f0_0;
    %load/vec4 v000001c955f73930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.28;
    %flag_set/vec4 8;
    %jmp/1 T_35.27, 8;
    %load/vec4 v000001c955f73610_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.29, 10;
    %load/vec4 v000001c955f73d90_0;
    %load/vec4 v000001c955f73930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.29;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.27;
    %jmp/0xz  T_35.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f732f0_0, 0, 1;
T_35.25 ;
T_35.21 ;
    %load/vec4 v000001c955f73750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.30, 8;
    %load/vec4 v000001c955f740b0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001c955f73250_0, 0, 4;
    %load/vec4 v000001c955f72cb0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v000001c955f731b0_0;
    %store/vec4 v000001c955f73250_0, 0, 4;
T_35.32 ;
    %load/vec4 v000001c955f74a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.37, 9;
    %load/vec4 v000001c955f737f0_0;
    %load/vec4 v000001c955f73250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.37;
    %flag_set/vec4 8;
    %jmp/1 T_35.36, 8;
    %load/vec4 v000001c955f73610_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.38, 10;
    %load/vec4 v000001c955f73d90_0;
    %load/vec4 v000001c955f73250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.38;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.36;
    %jmp/0xz  T_35.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f732f0_0, 0, 1;
T_35.34 ;
T_35.30 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001c955e1cdd0;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f79c50_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c955f79c50_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_000001c955e046c0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c955f7da30_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c955f7da30_0;
    %inv;
    %store/vec4 v000001c955f7da30_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_000001c955e046c0;
T_38 ;
    %vpi_call 3 135 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c955e046c0 {0 0 0};
    %end;
    .thread T_38;
    .scope S_000001c955e046c0;
T_39 ;
    %delay 1000000, 0;
    %vpi_call 3 143 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./data_interlock.v";
    "./IF_OF_latch.v";
    "./MA_RW_latch.v";
    "./OF_EX_latch.v";
    "././registerFile.v";
    "./RW_Cycle.v";
    "./mux_3x1.v";
