A collection of completed assignments for UCI's EECS 31L course. Each assignment is separated into their distinctive folder.

XILINX was used for the creation and simulation of the designs.

Note on Lab 3: Lab 3 includes a pipelined version of the assignment that was considered extra credit. It is named respectively as 'pipelined.'
