
---------- Begin Simulation Statistics ----------
final_tick                                 4217471500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 694905                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710668                       # Number of bytes of host memory used
host_op_rate                                  1214893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.15                       # Real time elapsed on the host
host_tick_rate                             1336853077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2192201                       # Number of instructions simulated
sim_ops                                       3832693                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004217                       # Number of seconds simulated
sim_ticks                                  4217471500                       # Number of ticks simulated
system.cpu.Branches                            361113                       # Number of branches fetched
system.cpu.committedInsts                     2192201                       # Number of instructions committed
system.cpu.committedOps                       3832693                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          8434943                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               8434942.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              2261882                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1812913                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       316005                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  86161                       # Number of float alu accesses
system.cpu.num_fp_insts                         86161                       # number of float instructions
system.cpu.num_fp_register_reads               120126                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63955                       # number of times the floating registers were written
system.cpu.num_func_calls                       23109                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3762954                       # Number of integer alu accesses
system.cpu.num_int_insts                      3762954                       # number of integer instructions
system.cpu.num_int_register_reads             7557115                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3265163                       # number of times the integer registers were written
system.cpu.num_load_insts                      516260                       # Number of load instructions
system.cpu.num_mem_refs                        713590                       # number of memory refs
system.cpu.num_store_insts                     197330                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 25360      0.66%      0.66% # Class of executed instruction
system.cpu.op_class::IntAlu                   3005091     78.40%     79.06% # Class of executed instruction
system.cpu.op_class::IntMult                       34      0.00%     79.06% # Class of executed instruction
system.cpu.op_class::IntDiv                     36414      0.95%     80.01% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5605      0.15%     80.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1376      0.04%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6764      0.18%     80.37% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12194      0.32%     80.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13904      0.36%     81.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12185      0.32%     81.37% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.37% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.37% # Class of executed instruction
system.cpu.op_class::SimdShift                    483      0.01%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::MemRead                   498939     13.02%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  183645      4.79%     99.19% # Class of executed instruction
system.cpu.op_class::FloatMemRead               17321      0.45%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13685      0.36%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3833000                       # Class of executed instruction
system.cpu.workload.numSyscalls                    72                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13172                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            497                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       706357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           706357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       706357                       # number of overall hits
system.cpu.dcache.overall_hits::total          706357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7012                       # number of overall misses
system.cpu.dcache.overall_misses::total          7012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    507535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    507535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    507535500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    507535500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713369                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72380.989732                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72380.989732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72380.989732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72380.989732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          912                       # number of writebacks
system.cpu.dcache.writebacks::total               912                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         7012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    500523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    500523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    500523500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    500523500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009829                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71380.989732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71380.989732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71380.989732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71380.989732                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4969                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       509943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          509943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    439631500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    439631500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71811.744528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71811.744528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    433509500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    433509500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70811.744528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70811.744528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       196414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         196414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       197304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       197304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76296.629213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76296.629213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67014000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67014000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75296.629213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75296.629213                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1786.029857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              713369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.735454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1786.029857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.872085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.872085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2043                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          576                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.997559                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1433750                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1433750                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      516271                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      197334                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1361                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           101                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2905223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2905223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2905223                       # number of overall hits
system.cpu.icache.overall_hits::total         2905223                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1122                       # number of overall misses
system.cpu.icache.overall_misses::total          1122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96732500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96732500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96732500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96732500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2906345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2906345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2906345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2906345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86214.349376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86214.349376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86214.349376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86214.349376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           69                       # number of writebacks
system.cpu.icache.writebacks::total                69                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1122                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95610500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95610500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000386                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000386                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000386                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85214.349376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85214.349376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85214.349376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85214.349376                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2905223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2905223                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2906345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2906345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86214.349376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86214.349376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95610500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95610500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85214.349376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85214.349376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           465.908676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2906345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2590.325312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   465.908676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.227494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.227494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1053                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.514160                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5813812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5813812                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2906461                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           395                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4217471500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1627                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1630                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                1627                       # number of overall hits
system.l2.overall_hits::total                    1630                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5385                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6504                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1119                       # number of overall misses
system.l2.overall_misses::.cpu.data              5385                       # number of overall misses
system.l2.overall_misses::total                  6504                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    472918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        566806500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93888500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    472918000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       566806500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             7012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            7012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997326                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.767969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799607                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997326                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.767969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799607                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83903.932082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87821.355617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87147.370849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83903.932082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87821.355617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87147.370849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  82                       # number of writebacks
system.l2.writebacks::total                        82                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    419068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    501766500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    419068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    501766500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.767969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799607                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.767969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799607                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73903.932082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77821.355617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77147.370849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73903.932082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77821.355617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77147.370849                       # average overall mshr miss latency
system.l2.replacements                            767                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          912                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              912                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           69                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               69                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           69                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           69                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   109                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 781                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     64533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      64533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.877528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82629.321383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82629.321383                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     56723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.877528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.877528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72629.321383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72629.321383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93888500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93888500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83903.932082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83903.932082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73903.932082                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73903.932082                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    408384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    408384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.752042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88702.106864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88702.106864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    362344500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    362344500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.752042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78702.106864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78702.106864                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3609.221230                       # Cycle average of tags in use
system.l2.tags.total_refs                       13106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.005202                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.837442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       432.648325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3175.735463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.052814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.387663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.440579                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3976                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.704224                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     19708                       # Number of tag accesses
system.l2.tags.data_accesses                    19708                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000308921500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         82                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13008                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      164                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13008                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  164                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1586.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    213.286270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4033.029834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             7     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.875000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.857209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.834523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     12.50%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     75.00%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  832512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    197.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4217380500                       # Total gap between requests
system.mem_ctrls.avgGap                     640355.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       143232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       688896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         9152                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33961581.008905455470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 163343368.176880389452                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2170020.591721840668                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2238                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10770                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          164                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     68057250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    370466250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   6226886000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30409.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34397.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  37968817.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       143232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       689280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        832512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       143232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       143232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        10496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        10496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           82                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            82                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33961581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    163434418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        197395999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33961581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33961581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2488695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2488695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2488695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33961581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    163434418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       199884694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                13002                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 143                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               194736000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              65010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          438523500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14977.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33727.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9728                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                114                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.72                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   254.504854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   196.159948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.195155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            6      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2071     62.83%     63.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          553     16.78%     79.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          239      7.25%     87.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          108      3.28%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      2.34%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           39      1.18%     93.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           24      0.73%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          179      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                832128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               9152                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              197.304949                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.170021                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11324040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6003690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       48080760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        542880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 332520240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1328002530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    501191520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2227665660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.199339                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1289692750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    140660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2787118750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12259380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6504630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       44753520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 332520240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1449212460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    399120000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2244573810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.208412                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1023817750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    140660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3052993750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           82                       # Transaction distribution
system.membus.trans_dist::CleanEvict              254                       # Transaction distribution
system.membus.trans_dist::ReadExReq               781                       # Transaction distribution
system.membus.trans_dist::ReadExResp              781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5723                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        13344                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        13344                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13344                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       843008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       843008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  843008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6504                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7503000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61095000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           69                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1122                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2313                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        18993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 21306                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       152448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1014272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1166720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             767                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055836                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8404     94.42%     94.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    497      5.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8901                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4217471500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            8548000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2805000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17530000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
