

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
7 non-gated/non-generated clock tree(s) driving 1317 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 33386 clock pin(s) of sequential element(s)
0 instances converted, 33386 sequential instances remain driven by gated/generated clocks

============================================================================================================================ Non-Gated/Non-Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                                                                               Drive Element Type                   Fanout     Sample Instance                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0007       INBUF_DIFF_0_0                                                                                                INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                                                  
@K:CKID0012       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       436        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0013       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       436        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0014       FTDI_CLK                                                                                                      clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[25]                               
@K:CKID0015       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0016       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0017       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                                               clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD                                                       
=========================================================================================================================================================================================================================================================================================
======================================================================================================================================================================================= Gated/Generated Clocks ========================================================================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                               Drive Element Type                 Fanout     Sample Instance                                                                                                                  Explanation                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                              PLL                                21813      Clock_Reset_0.Clock_Controller_0.read_data_frame_1[1]                                                                            No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0002       Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0                                                                                              PLL                                10454      Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[0]                                                                No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0003       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                              PLL                                1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                                                            No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0004       Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                              PLL                                2          Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]                                                              No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0005       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0006       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0008       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                                                            clock definition on ICB_CLKDIV     2          Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0009       Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD                                                                                            clock definition on ICB_CLKDIV     2          Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                 No gated clock conversion method for cell cell:work.PLL 
@K:CKID0010       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.CTRL_CLK                                                          clock definition on port           32         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
@K:CKID0011       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.CTRL_CLK                                                          clock definition on port           32         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
=======================================================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

