###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       112747   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       154320   # Number of read requests issued
num_writes_done                =        20286   # Number of read requests issued
num_cycles                     =      5193397   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            3   # Number of epochs
num_read_cmds                  =       154320   # Number of READ/READP commands
num_act_cmds                   =        54150   # Number of ACT commands
num_write_row_hits             =         7820   # Number of write row buffer hits
num_pre_cmds                   =        54141   # Number of PRE commands
num_write_cmds                 =        20276   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        48156   # Number of ondemend PRE commands
num_ref_cmds                   =          998   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       245253   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       244336   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      4948144   # Cyles of rank active rank.0
rank_active_cycles.1           =      4949061   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        72873   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22119   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20228   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12896   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11042   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8384   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7056   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        10278   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2325   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          843   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6562   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       105932   # Read request latency (cycles)
read_latency[40-59]            =         3780   # Read request latency (cycles)
read_latency[60-79]            =        34384   # Read request latency (cycles)
read_latency[80-99]            =         1978   # Read request latency (cycles)
read_latency[100-119]          =         1815   # Read request latency (cycles)
read_latency[120-139]          =         1336   # Read request latency (cycles)
read_latency[140-159]          =          774   # Read request latency (cycles)
read_latency[160-179]          =          337   # Read request latency (cycles)
read_latency[180-199]          =          228   # Read request latency (cycles)
read_latency[200-]             =         3756   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =          793   # Write cmd latency (cycles)
write_latency[80-99]           =         1922   # Write cmd latency (cycles)
write_latency[100-119]         =         1102   # Write cmd latency (cycles)
write_latency[120-139]         =          976   # Write cmd latency (cycles)
write_latency[140-159]         =         1624   # Write cmd latency (cycles)
write_latency[160-179]         =         1143   # Write cmd latency (cycles)
write_latency[180-199]         =          867   # Write cmd latency (cycles)
write_latency[200-]            =        11849   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.87023e+09   # Refresh energy
write_energy                   =  1.10561e+08   # Write energy
act_energy                     =  4.40824e+08   # Activation energy
read_energy                    =  9.48142e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.89518e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8959e+09   # Active standby energy rank.1
pre_stb_energy.0               =   1.6481e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.64194e+08   # Precharge standby energy rank.1
average_interarrival           =      29.7435   # Average request interarrival latency (cycles)
average_read_latency           =      47.6562   # Average read request latency (cycles)
average_power                  =      2212.39   # Average power (mW)
average_bandwidth              =      2.86897   # Average bandwidth
total_energy                   =  1.14898e+10   # Total energy (pJ)
