/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _MBOX_INTR_H_
#define _MBOX_INTR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: mbox_intr                                 */
/* Source filename: mbox_intr.csr, line: 58                                */
/* Register: mbox_intr.ipi_trigger_set                                     */
#define MBOX_INTR_IPI_TRIGGER_SET_ADDRESS 0x0u
#define MBOX_INTR_IPI_TRIGGER_SET_BYTE_ADDRESS 0x0u
/* Register: mbox_intr.mmm_int_inc                                         */
#define MBOX_INTR_MMM_INT_INC_ADDRESS 0x4u
#define MBOX_INTR_MMM_INT_INC_BYTE_ADDRESS 0x4u
/* Register: mbox_intr.pci_int_dec                                         */
#define MBOX_INTR_PCI_INT_DEC_ADDRESS 0x8u
#define MBOX_INTR_PCI_INT_DEC_BYTE_ADDRESS 0x8u
/* Register: mbox_intr.pci_mmm_cnt                                         */
#define MBOX_INTR_PCI_MMM_CNT_ADDRESS 0xcu
#define MBOX_INTR_PCI_MMM_CNT_BYTE_ADDRESS 0xcu
/* Register: mbox_intr.ipi_trigger_clear                                   */
#define MBOX_INTR_IPI_TRIGGER_CLEAR_ADDRESS 0x2000u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_BYTE_ADDRESS 0x2000u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: mbox_intr                                              */
/* Addressmap template: mbox_intr                                          */
/* Source filename: mbox_intr.csr, line: 5                                 */
#define MBOX_INTR_SIZE 0x2004u
#define MBOX_INTR_BYTE_SIZE 0x2004u
/* Register member: mbox_intr.ipi_trigger_set                              */
/* Register type referenced: mbox_intr::ipi_trigger_set                    */
/* Register template referenced: mbox_intr::ipi_trigger_set                */
#define MBOX_INTR_IPI_TRIGGER_SET_OFFSET 0x0u
#define MBOX_INTR_IPI_TRIGGER_SET_BYTE_OFFSET 0x0u
#define MBOX_INTR_IPI_TRIGGER_SET_READ_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_SET_WRITE_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_SET_RESET_VALUE 0x00000000ul
#define MBOX_INTR_IPI_TRIGGER_SET_RESET_MASK 0xfffffffful
#define MBOX_INTR_IPI_TRIGGER_SET_READ_MASK 0xfffffffful
#define MBOX_INTR_IPI_TRIGGER_SET_WRITE_MASK 0xfffffffful
/* Register member: mbox_intr.mmm_int_inc                                  */
/* Register type referenced: mbox_intr::mmm_int_inc                        */
/* Register template referenced: mbox_intr::mmm_int_inc                    */
#define MBOX_INTR_MMM_INT_INC_OFFSET 0x4u
#define MBOX_INTR_MMM_INT_INC_BYTE_OFFSET 0x4u
#define MBOX_INTR_MMM_INT_INC_READ_ACCESS 1u
#define MBOX_INTR_MMM_INT_INC_WRITE_ACCESS 1u
#define MBOX_INTR_MMM_INT_INC_RESET_VALUE 0x00000000ul
#define MBOX_INTR_MMM_INT_INC_RESET_MASK 0xfffffffful
#define MBOX_INTR_MMM_INT_INC_READ_MASK 0xfffffffful
#define MBOX_INTR_MMM_INT_INC_WRITE_MASK 0x00000001ul
/* Register member: mbox_intr.pci_int_dec                                  */
/* Register type referenced: mbox_intr::pci_int_dec                        */
/* Register template referenced: mbox_intr::pci_int_dec                    */
#define MBOX_INTR_PCI_INT_DEC_OFFSET 0x8u
#define MBOX_INTR_PCI_INT_DEC_BYTE_OFFSET 0x8u
#define MBOX_INTR_PCI_INT_DEC_READ_ACCESS 1u
#define MBOX_INTR_PCI_INT_DEC_WRITE_ACCESS 1u
#define MBOX_INTR_PCI_INT_DEC_RESET_VALUE 0x00000000ul
#define MBOX_INTR_PCI_INT_DEC_RESET_MASK 0xfffffffful
#define MBOX_INTR_PCI_INT_DEC_READ_MASK 0xfffffffful
#define MBOX_INTR_PCI_INT_DEC_WRITE_MASK 0x00000001ul
/* Register member: mbox_intr.pci_mmm_cnt                                  */
/* Register type referenced: mbox_intr::pci_mmm_cnt                        */
/* Register template referenced: mbox_intr::pci_mmm_cnt                    */
#define MBOX_INTR_PCI_MMM_CNT_OFFSET 0xcu
#define MBOX_INTR_PCI_MMM_CNT_BYTE_OFFSET 0xcu
#define MBOX_INTR_PCI_MMM_CNT_READ_ACCESS 1u
#define MBOX_INTR_PCI_MMM_CNT_WRITE_ACCESS 0u
#define MBOX_INTR_PCI_MMM_CNT_RESET_VALUE 0x00000000ul
#define MBOX_INTR_PCI_MMM_CNT_RESET_MASK 0xfffffffful
#define MBOX_INTR_PCI_MMM_CNT_READ_MASK 0xfffffffful
#define MBOX_INTR_PCI_MMM_CNT_WRITE_MASK 0x00000000ul
/* Register member: mbox_intr.ipi_trigger_clear                            */
/* Register type referenced: mbox_intr::ipi_trigger_clear                  */
/* Register template referenced: mbox_intr::ipi_trigger_clear              */
#define MBOX_INTR_IPI_TRIGGER_CLEAR_OFFSET 0x2000u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_BYTE_OFFSET 0x2000u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_READ_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_WRITE_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_RESET_VALUE 0x00000000ul
#define MBOX_INTR_IPI_TRIGGER_CLEAR_RESET_MASK 0xfffffffful
#define MBOX_INTR_IPI_TRIGGER_CLEAR_READ_MASK 0xfffffffful
#define MBOX_INTR_IPI_TRIGGER_CLEAR_WRITE_MASK 0xfffffffful

/* Register type: mbox_intr::ipi_trigger_set                               */
/* Register template: mbox_intr::ipi_trigger_set                           */
/* Source filename: mbox_intr.csr, line: 8                                 */
/* Field member: mbox_intr::ipi_trigger_set.value                          */
/* Source filename: mbox_intr.csr, line: 9                                 */
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_MSB 31u
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_LSB 0u
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_WIDTH 32u
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_READ_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_WRITE_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_RESET 0x00000000ul
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_FIELD_MASK 0xfffffffful
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_GET(x) ((x) & 0xfffffffful)
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_SET(x) ((x) & 0xfffffffful)
#define MBOX_INTR_IPI_TRIGGER_SET_VALUE_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mbox_intr::mmm_int_inc                                   */
/* Register template: mbox_intr::mmm_int_inc                               */
/* Source filename: mbox_intr.csr, line: 18                                */
/* Field member: mbox_intr::mmm_int_inc.value                              */
/* Source filename: mbox_intr.csr, line: 19                                */
#define MBOX_INTR_MMM_INT_INC_VALUE_MSB 0u
#define MBOX_INTR_MMM_INT_INC_VALUE_LSB 0u
#define MBOX_INTR_MMM_INT_INC_VALUE_WIDTH 1u
#define MBOX_INTR_MMM_INT_INC_VALUE_READ_ACCESS 1u
#define MBOX_INTR_MMM_INT_INC_VALUE_WRITE_ACCESS 1u
#define MBOX_INTR_MMM_INT_INC_VALUE_RESET 0x0u
#define MBOX_INTR_MMM_INT_INC_VALUE_FIELD_MASK 0x00000001ul
#define MBOX_INTR_MMM_INT_INC_VALUE_GET(x) ((x) & 0x00000001ul)
#define MBOX_INTR_MMM_INT_INC_VALUE_SET(x) ((x) & 0x00000001ul)
#define MBOX_INTR_MMM_INT_INC_VALUE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mbox_intr::pci_int_dec                                   */
/* Register template: mbox_intr::pci_int_dec                               */
/* Source filename: mbox_intr.csr, line: 28                                */
/* Field member: mbox_intr::pci_int_dec.value                              */
/* Source filename: mbox_intr.csr, line: 29                                */
#define MBOX_INTR_PCI_INT_DEC_VALUE_MSB 0u
#define MBOX_INTR_PCI_INT_DEC_VALUE_LSB 0u
#define MBOX_INTR_PCI_INT_DEC_VALUE_WIDTH 1u
#define MBOX_INTR_PCI_INT_DEC_VALUE_READ_ACCESS 1u
#define MBOX_INTR_PCI_INT_DEC_VALUE_WRITE_ACCESS 1u
#define MBOX_INTR_PCI_INT_DEC_VALUE_RESET 0x0u
#define MBOX_INTR_PCI_INT_DEC_VALUE_FIELD_MASK 0x00000001ul
#define MBOX_INTR_PCI_INT_DEC_VALUE_GET(x) ((x) & 0x00000001ul)
#define MBOX_INTR_PCI_INT_DEC_VALUE_SET(x) ((x) & 0x00000001ul)
#define MBOX_INTR_PCI_INT_DEC_VALUE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mbox_intr::pci_mmm_cnt                                   */
/* Register template: mbox_intr::pci_mmm_cnt                               */
/* Source filename: mbox_intr.csr, line: 38                                */
/* Field member: mbox_intr::pci_mmm_cnt.value                              */
/* Source filename: mbox_intr.csr, line: 39                                */
#define MBOX_INTR_PCI_MMM_CNT_VALUE_MSB 31u
#define MBOX_INTR_PCI_MMM_CNT_VALUE_LSB 0u
#define MBOX_INTR_PCI_MMM_CNT_VALUE_WIDTH 32u
#define MBOX_INTR_PCI_MMM_CNT_VALUE_READ_ACCESS 1u
#define MBOX_INTR_PCI_MMM_CNT_VALUE_WRITE_ACCESS 0u
#define MBOX_INTR_PCI_MMM_CNT_VALUE_RESET 0x00000000ul
#define MBOX_INTR_PCI_MMM_CNT_VALUE_FIELD_MASK 0xfffffffful
#define MBOX_INTR_PCI_MMM_CNT_VALUE_GET(x) ((x) & 0xfffffffful)
#define MBOX_INTR_PCI_MMM_CNT_VALUE_SET(x) ((x) & 0xfffffffful)
#define MBOX_INTR_PCI_MMM_CNT_VALUE_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mbox_intr::ipi_trigger_clear                             */
/* Register template: mbox_intr::ipi_trigger_clear                         */
/* Source filename: mbox_intr.csr, line: 48                                */
/* Field member: mbox_intr::ipi_trigger_clear.value                        */
/* Source filename: mbox_intr.csr, line: 49                                */
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_MSB 31u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_LSB 0u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_WIDTH 32u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_READ_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_WRITE_ACCESS 1u
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_RESET 0x00000000ul
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_FIELD_MASK 0xfffffffful
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_GET(x) ((x) & 0xfffffffful)
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_SET(x) ((x) & 0xfffffffful)
#define MBOX_INTR_IPI_TRIGGER_CLEAR_VALUE_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: mbox_intr                                       */
/* Source filename: mbox_intr.csr, line: 58                                */
typedef struct {
   volatile uint32_t ipi_trigger_set; /**< Offset 0x0 (R/W) */
   volatile uint32_t mmm_int_inc; /**< Offset 0x4 (R/W) */
   volatile uint32_t pci_int_dec; /**< Offset 0x8 (R/W) */
   volatile uint32_t pci_mmm_cnt; /**< Offset 0xc (R) */
   uint8_t _pad0[0x1ff0];
   volatile uint32_t ipi_trigger_clear; /**< Offset 0x2000 (R/W) */
} Mbox_intr, *PTR_Mbox_intr;

#endif
