# Compile of driver.sv was successful.
# Compile of minilab3_tb.sv was successful.
# Compile of spart.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART_tx.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.minilab3_tb
# vsim -voptargs="+acc" work.minilab3_tb 
# Start time: 16:08:08 on Feb 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab3_tb(fast)
# Loading work.spart(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
do I:/ece554/Minilab3/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcobian  Hostname: WIN-8122  ProcessID: 1248
#           Attempting to use alternate WLF file "./wlftegd9ej".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftegd9ej
run -all
# ** Note: $stop    : I:/ece554/Minilab3/minilab3_tb.sv(126)
#    Time: 430185 ns  Iteration: 1  Instance: /minilab3_tb
# Break in Module minilab3_tb at I:/ece554/Minilab3/minilab3_tb.sv line 126
