// Seed: 1095879838
module module_0 ();
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5
);
  assign id_5 = id_2;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_12 = 32'd60,
    parameter id_14 = 32'd46
) (
    output tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input tri0 _id_12,
    output tri1 id_13,
    input supply1 _id_14,
    input tri1 id_15,
    input wire id_16,
    output wor id_17,
    input wor id_18,
    output tri0 id_19,
    output uwire id_20,
    output tri1 id_21
);
  struct packed {
    logic [!  1  -  id_14 : id_12  -  -1] id_23;
    id_24 id_25;
  }
      id_26, id_27;
  module_0 modCall_1 ();
endmodule
