{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:35:49 2009 " "Info: Processing started: Fri Jun 19 11:35:49 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Init_Module -c Init_Module " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Init_Module -c Init_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Init_Module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Init_Module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Init_Module " "Info: Found entity 1: Init_Module" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff21.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff21.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff21 " "Info: Found entity 1: lpm_dff21" {  } { { "lpm_dff21.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_dff21.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Init_Module " "Info: Elaborating entity \"Init_Module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter35.v 1 1 " "Warning: Using design file lpm_counter35.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter35 " "Info: Found entity 1: lpm_counter35" {  } { { "lpm_counter35.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter35.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter35 lpm_counter35:inst2 " "Info: Elaborating entity \"lpm_counter35\" for hierarchy \"lpm_counter35:inst2\"" {  } { { "Init_Module.bdf" "inst2" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { -32 864 1008 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter35:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter35:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter35.v" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter35.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter35:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter35:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter35.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter35.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter35:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter35:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter35.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter35.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_baj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_baj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_baj " "Info: Found entity 1: cntr_baj" {  } { { "db/cntr_baj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_baj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_baj lpm_counter35:inst2\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated " "Info: Elaborating entity \"cntr_baj\" for hierarchy \"lpm_counter35:inst2\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode6.v 1 1 " "Warning: Using design file lpm_decode6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode6 " "Info: Found entity 1: lpm_decode6" {  } { { "lpm_decode6.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode6.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode6 lpm_decode6:inst1 " "Info: Elaborating entity \"lpm_decode6\" for hierarchy \"lpm_decode6:inst1\"" {  } { { "Init_Module.bdf" "inst1" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 488 784 912 600 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode6:inst1\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode6:inst1\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode6.v" "lpm_decode_component" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode6.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode6:inst1\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode6:inst1\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode6.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode6.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode6:inst1\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode6:inst1\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info: Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode6.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode6.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vrh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_vrh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vrh " "Info: Found entity 1: decode_vrh" {  } { { "db/decode_vrh.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/decode_vrh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vrh lpm_decode6:inst1\|lpm_decode:lpm_decode_component\|decode_vrh:auto_generated " "Info: Elaborating entity \"decode_vrh\" for hierarchy \"lpm_decode6:inst1\|lpm_decode:lpm_decode_component\|decode_vrh:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter36.v 1 1 " "Warning: Using design file lpm_counter36.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter36 " "Info: Found entity 1: lpm_counter36" {  } { { "lpm_counter36.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter36.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter36 lpm_counter36:inst54 " "Info: Elaborating entity \"lpm_counter36\" for hierarchy \"lpm_counter36:inst54\"" {  } { { "Init_Module.bdf" "inst54" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 616 384 528 744 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter36:inst54\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter36.v" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter36.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter36.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter36.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter36.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_counter36.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 193 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ojk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ojk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ojk " "Info: Found entity 1: cntr_ojk" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ojk lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated " "Info: Elaborating entity \"cntr_ojk\" for hierarchy \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.v 1 1 " "Warning: Using design file lpm_decode1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 lpm_decode1:inst4 " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"lpm_decode1:inst4\"" {  } { { "Init_Module.bdf" "inst4" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 800 464 592 1104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode1:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.v" "lpm_decode_component" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode1.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode1:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode1.v" 122 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode1:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_decode1.v" 122 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_svf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_svf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_svf " "Info: Found entity 1: decode_svf" {  } { { "db/decode_svf.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/decode_svf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_svf lpm_decode1:inst4\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated " "Info: Elaborating entity \"decode_svf\" for hierarchy \"lpm_decode1:inst4\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff21 lpm_dff21:inst8 " "Info: Elaborating entity \"lpm_dff21\" for hierarchy \"lpm_dff21:inst8\"" {  } { { "Init_Module.bdf" "inst8" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 232 872 1016 328 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff21:inst8\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff21:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff21.v" "lpm_ff_component" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_dff21.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff21:inst8\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff21:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff21.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_dff21.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff21:inst8\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff21:inst8\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff21.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_dff21.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.v 1 1 " "Warning: Using design file lpm_rom0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst14 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst14\"" {  } { { "Init_Module.bdf" "inst14" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 392 784 944 472 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst14\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst14\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_rom0.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst14\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst14\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_rom0.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst14\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom0:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Init.mif " "Info: Parameter \"init_file\" = \"Init.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.v" "" { Text "C:/altera/90/qdesigns/Main_Test_01/lpm_rom0.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s631.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s631.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s631 " "Info: Found entity 1: altsyncram_s631" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s631 lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated " "Info: Elaborating entity \"altsyncram_s631\" for hierarchy \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 328 432 496 408 "inst39" "" } } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 328 296 360 408 "inst35" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Info: Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:35:54 2009 " "Info: Processing ended: Fri Jun 19 11:35:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:35:55 2009 " "Info: Processing started: Fri Jun 19 11:35:55 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Init_Module EP3C16F256C6 " "Info: Selected device EP3C16F256C6 for design \"Init_Module\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Info: Device EP3C5F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Wr_n " "Info: Pin Rg_Wr_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Wr_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 344 528 704 360 "Rg_Wr_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Wr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Cnt\[1\] " "Info: Pin M_Cnt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Cnt[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 304 1048 1224 320 "M_Cnt\[1..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 328 80 144 344 "M_Cnt\[0\]" "" } { 344 -56 8 360 "M_Cnt\[1\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Cnt\[0\] " "Info: Pin M_Cnt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Cnt[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 304 1048 1224 320 "M_Cnt\[1..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 328 80 144 344 "M_Cnt\[0\]" "" } { 344 -56 8 360 "M_Cnt\[1\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Init_Out_n " "Info: Pin Init_Out_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Init_Out_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 608 968 1144 624 "Init_Out_n" "" } { 48 72 136 64 "Init_Out_n" "" } { 456 472 544 472 "Init_Out_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init_Out_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock_Sel_n " "Info: Pin Clock_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clock_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 560 968 1144 576 "Clock_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[5\] " "Info: Pin M_Adr_Cnt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[5] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[4\] " "Info: Pin M_Adr_Cnt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[4] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[3\] " "Info: Pin M_Adr_Cnt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[2\] " "Info: Pin M_Adr_Cnt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[1\] " "Info: Pin M_Adr_Cnt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[0\] " "Info: Pin M_Adr_Cnt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acq_Sel_n " "Info: Pin Acq_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acq_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 544 968 1144 560 "Acq_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acq_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ser_Sel_n " "Info: Pin Ser_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Ser_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 512 968 1144 528 "Ser_Sel_n" "" } { 944 360 464 960 "Ser_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ser_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Par_Sel_n " "Info: Pin Par_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Par_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 528 968 1144 544 "Par_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Par_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "New_Cycle " "Info: Pin New_Cycle not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { New_Cycle } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 672 919 1095 688 "New_Cycle" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Cycle } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Cnt_Reset " "Info: Pin P_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_Cnt_Reset } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 632 968 1144 648 "P_Cnt_Reset" "" } { 624 695 783 640 "P_Cnt_Reset" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Cnt_Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z_Enbl_Cs_n " "Info: Pin Z_Enbl_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Z_Enbl_Cs_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 800 824 1000 816 "Z_Enbl_Cs_n" "" } { 816 592 672 832 "Z_Enbl_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z_Enbl_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[3\] " "Info: Pin Rg_Adr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[2\] " "Info: Pin Rg_Adr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[1\] " "Info: Pin Rg_Adr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[0\] " "Info: Pin Rg_Adr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z_Disbl_Cs_n " "Info: Pin Z_Disbl_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Z_Disbl_Cs_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 816 824 1000 832 "Z_Disbl_Cs_n" "" } { 832 592 672 848 "Z_Disbl_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z_Disbl_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Enbl_Cs_n " "Info: Pin D_Enbl_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { D_Enbl_Cs_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 840 824 1000 856 "D_Enbl_Cs_n" "" } { 848 592 672 864 "D_Enbl_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_Enbl_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[15\] " "Info: Pin ROM_Dat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[15] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[14\] " "Info: Pin ROM_Dat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[14] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[13\] " "Info: Pin ROM_Dat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[13] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[12\] " "Info: Pin ROM_Dat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[12] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[11\] " "Info: Pin ROM_Dat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[11] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[10\] " "Info: Pin ROM_Dat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[10] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[9\] " "Info: Pin ROM_Dat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[9] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[8\] " "Info: Pin ROM_Dat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[8] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[7\] " "Info: Pin ROM_Dat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[7] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[6\] " "Info: Pin ROM_Dat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[6] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[5\] " "Info: Pin ROM_Dat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[5] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[4\] " "Info: Pin ROM_Dat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[4] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[3\] " "Info: Pin ROM_Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[2\] " "Info: Pin ROM_Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[1\] " "Info: Pin ROM_Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[0\] " "Info: Pin ROM_Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_50 " "Info: Pin Clk_50 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_50 } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Locked " "Info: Pin Locked not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Locked } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 472 -56 112 488 "Locked" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Locked } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_1M " "Info: Pin Clk_1M not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_1M } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[11\] " "Info: Pin Cycle_Period\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[11] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[10\] " "Info: Pin Cycle_Period\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[10] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[9\] " "Info: Pin Cycle_Period\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[9] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[8\] " "Info: Pin Cycle_Period\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[8] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[7\] " "Info: Pin Cycle_Period\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[7] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[6\] " "Info: Pin Cycle_Period\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[6] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[5\] " "Info: Pin Cycle_Period\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[5] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[4\] " "Info: Pin Cycle_Period\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[4] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[3\] " "Info: Pin Cycle_Period\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[2\] " "Info: Pin Cycle_Period\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[1\] " "Info: Pin Cycle_Period\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[0\] " "Info: Pin Cycle_Period\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stop_Cycling " "Info: Pin Stop_Cycling not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Stop_Cycling } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 736 -56 112 752 "Stop_Cycling" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stop_Cycling } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Init_On_n " "Info: Pin Init_On_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Init_On_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 72 -56 112 88 "Init_On_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init_On_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_50~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_1M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clk_1M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 15 39 0 " "Info: Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 15 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] register lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] -2.703 ns " "Info: Slack time is -2.703 ns between source register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]\" and destination register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M destination 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_1M\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M destination 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_1M\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M source 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_1M\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M source 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_1M\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns   " "Info:   Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns   " "Info:   Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.519 ns - Longest register register " "Info: - Longest register to register delay is 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.130 ns) 0.788 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\] 2 COMB Unassigned 2 " "Info: 2: + IC(0.658 ns) + CELL(0.130 ns) = 0.788 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 131 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.436 ns) 1.839 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.615 ns) + CELL(0.436 ns) = 1.839 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.294 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1 4 COMB Unassigned 13 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 2.294 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.609 ns) 3.519 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 5 REG Unassigned 1 " "Info: 5: + IC(0.616 ns) + CELL(0.609 ns) = 3.519 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.32 % ) " "Info: Total cell delay = 1.630 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.889 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.519 ns register register " "Info: Estimated most critical path is register to register delay of 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 1 REG LAB_X27_Y16_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y16_N0; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.130 ns) 0.788 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\] 2 COMB LAB_X27_Y15_N0 2 " "Info: 2: + IC(0.658 ns) + CELL(0.130 ns) = 0.788 ns; Loc. = LAB_X27_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 131 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.436 ns) 1.839 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT 3 COMB LAB_X27_Y16_N0 1 " "Info: 3: + IC(0.615 ns) + CELL(0.436 ns) = 1.839 ns; Loc. = LAB_X27_Y16_N0; Fanout = 1; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.294 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1 4 COMB LAB_X27_Y16_N0 13 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 2.294 ns; Loc. = LAB_X27_Y16_N0; Fanout = 13; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.609 ns) 3.519 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 5 REG LAB_X29_Y16_N0 1 " "Info: 5: + IC(0.616 ns) + CELL(0.609 ns) = 3.519 ns; Loc. = LAB_X29_Y16_N0; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.32 % ) " "Info: Total cell delay = 1.630 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.889 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y0 X20_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Main_Test_01/Init_Module.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Main_Test_01/Init_Module.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:36:07 2009 " "Info: Processing ended: Fri Jun 19 11:36:07 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:36:08 2009 " "Info: Processing started: Fri Jun 19 11:36:08 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:36:14 2009 " "Info: Processing ended: Fri Jun 19 11:36:14 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:36:15 2009 " "Info: Processing started: Fri Jun 19 11:36:15 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2123_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2123_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 114 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2121_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2121_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 112 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2117_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2117_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 107 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2115_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2115_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 105 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2113_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2113_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 103 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2111_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2111_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 101 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux219_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux219_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 122 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux217_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux217_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 120 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux215_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux215_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 118 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux213_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux213_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 116 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux211_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux211_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 99 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50 " "Info: Assuming node \"Clk_50\" is an undefined clock" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_1M " "Info: Assuming node \"Clk_1M\" is an undefined clock" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_1M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reset_n " "Info: Assuming node \"Reset_n\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_50 memory memory lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\] 250.0 MHz Internal " "Info: Clock \"Clk_50\" Internal fmax is restricted to 250.0 MHz between source memory \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.390 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M9K_X13_Y3_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X13_Y3_N0; Fanout = 16; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.390 ns) 2.390 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\] 2 MEM M9K_X13_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.390 ns) = 2.390 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.390 ns ( 100.00 % ) " "Info: Total cell delay = 2.390 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.390ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.037 ns - Smallest " "Info: - Smallest clock skew is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 destination 2.878 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clk_50\" to destination memory is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.837 ns) 2.878 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\] 4 MEM M9K_X13_Y3_N0 1 " "Info: 4: + IC(0.972 ns) + CELL(0.837 ns) = 2.878 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 60.56 % ) " "Info: Total cell delay = 1.743 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.135 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 source 2.915 ns - Longest memory " "Info: - Longest clock path from clock \"Clk_50\" to source memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.874 ns) 2.915 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M9K_X13_Y3_N0 16 " "Info: 4: + IC(0.972 ns) + CELL(0.874 ns) = 2.915 ns; Loc. = M9K_X13_Y3_N0; Fanout = 16; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 61.06 % ) " "Info: Total cell delay = 1.780 ns ( 61.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 38.94 % ) " "Info: Total interconnect delay = 1.135 ns ( 38.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.874ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.226 ns + " "Info: + Micro clock to output delay of source is 0.226 ns" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.051 ns + " "Info: + Micro setup delay of destination is 0.051 ns" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.390ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.874ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns } { 0.046ns } "" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_1M register register lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\] lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 250.0 MHz Internal " "Info: Clock \"Clk_1M\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\]\" and destination register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.493 ns + Longest register register " "Info: + Longest register to register delay is 3.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\] 1 REG FF_X28_Y16_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y16_N11; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.130 ns) 0.414 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[1\] 2 COMB LCCOMB_X28_Y16_N6 2 " "Info: 2: + IC(0.284 ns) + CELL(0.130 ns) = 0.414 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 131 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.436 ns) 1.233 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y16_N8 2 " "Info: 3: + IC(0.383 ns) + CELL(0.436 ns) = 1.233 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.291 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X27_Y16_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.291 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.349 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X27_Y16_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.349 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.407 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X27_Y16_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.407 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.465 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X27_Y16_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.465 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.523 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X27_Y16_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.523 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.581 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X27_Y16_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.581 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.639 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X27_Y16_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.639 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.697 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X27_Y16_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.697 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.755 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X27_Y16_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.755 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.813 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X27_Y16_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.813 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 1; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.268 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1 14 COMB LCCOMB_X27_Y16_N30 13 " "Info: 14: + IC(0.000 ns) + CELL(0.455 ns) = 2.268 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 13; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.609 ns) 3.493 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 15 REG FF_X29_Y16_N25 1 " "Info: 15: + IC(0.616 ns) + CELL(0.609 ns) = 3.493 ns; Loc. = FF_X29_Y16_N25; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.210 ns ( 63.27 % ) " "Info: Total cell delay = 2.210 ns ( 63.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 36.73 % ) " "Info: Total interconnect delay = 1.283 ns ( 36.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.284ns 0.383ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.616ns } { 0.000ns 0.130ns 0.436ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.609ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M destination 2.574 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_1M\" to destination register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_1M~input 2 COMB IOIBUF_X0_Y14_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_1M~inputclkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.534 ns) 2.574 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 4 REG FF_X29_Y16_N25 1 " "Info: 4: + IC(0.971 ns) + CELL(0.534 ns) = 2.574 ns; Loc. = FF_X29_Y16_N25; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.94 % ) " "Info: Total cell delay = 1.440 ns ( 55.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 44.06 % ) " "Info: Total interconnect delay = 1.134 ns ( 44.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M source 2.575 ns - Longest register " "Info: - Longest clock path from clock \"Clk_1M\" to source register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_1M~input 2 COMB IOIBUF_X0_Y14_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_1M~inputclkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.575 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\] 4 REG FF_X28_Y16_N11 1 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X28_Y16_N11; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.92 % ) " "Info: Total cell delay = 1.440 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.135 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.284ns 0.383ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.616ns } { 0.000ns 0.130ns 0.436ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.609ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } {  } {  } "" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 Cycle_Period\[9\] Reset_n 3.706 ns register " "Info: tsu for register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2\" (data pin = \"Cycle_Period\[9\]\", clock pin = \"Reset_n\") is 3.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.524 ns + Longest pin register " "Info: + Longest pin to register delay is 5.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cycle_Period\[9\] 1 PIN PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'Cycle_Period\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[9] } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.876 ns) 0.876 ns Cycle_Period\[9\]~input 2 COMB IOIBUF_X0_Y21_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.876 ns) = 0.876 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'Cycle_Period\[9\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Cycle_Period[9] Cycle_Period[9]~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.407 ns) + CELL(0.241 ns) 5.524 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 3 REG LCCOMB_X29_Y16_N20 3 " "Info: 3: + IC(4.407 ns) + CELL(0.241 ns) = 5.524 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { Cycle_Period[9]~input lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 20.22 % ) " "Info: Total cell delay = 1.117 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 79.78 % ) " "Info: Total interconnect delay = 4.407 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { Cycle_Period[9] Cycle_Period[9]~input lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { Cycle_Period[9] {} Cycle_Period[9]~input {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 4.407ns } { 0.000ns 0.876ns 0.241ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.716 ns + " "Info: + Micro setup delay of destination is 0.716 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reset_n destination 2.534 ns - Shortest register " "Info: - Shortest clock path from clock \"Reset_n\" to destination register is 2.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_n 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reset_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Reset_n~input 2 COMB IOIBUF_X0_Y14_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N15; Fanout = 1; COMB Node = 'Reset_n~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Reset_n Reset_n~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Reset_n~inputclkctrl 3 COMB CLKCTRL_G3 40 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Reset_n~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Reset_n~input Reset_n~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.130 ns) 2.534 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 4 REG LCCOMB_X29_Y16_N20 3 " "Info: 4: + IC(1.335 ns) + CELL(0.130 ns) = 2.534 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { Reset_n~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.036 ns ( 40.88 % ) " "Info: Total cell delay = 1.036 ns ( 40.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 59.12 % ) " "Info: Total interconnect delay = 1.498 ns ( 59.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { Reset_n Reset_n~input Reset_n~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { Reset_n {} Reset_n~input {} Reset_n~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 0.163ns 1.335ns } { 0.000ns 0.906ns 0.000ns 0.130ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { Cycle_Period[9] Cycle_Period[9]~input lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { Cycle_Period[9] {} Cycle_Period[9]~input {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 4.407ns } { 0.000ns 0.876ns 0.241ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { Reset_n Reset_n~input Reset_n~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { Reset_n {} Reset_n~input {} Reset_n~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 0.163ns 1.335ns } { 0.000ns 0.906ns 0.000ns 0.130ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50 ROM_Dat\[10\] lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\] 8.793 ns memory " "Info: tco from clock \"Clk_50\" to destination pin \"ROM_Dat\[10\]\" through memory \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\]\" is 8.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 source 2.878 ns + Longest memory " "Info: + Longest clock path from clock \"Clk_50\" to source memory is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.837 ns) 2.878 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\] 4 MEM M9K_X13_Y3_N0 1 " "Info: 4: + IC(0.972 ns) + CELL(0.837 ns) = 2.878 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 60.56 % ) " "Info: Total cell delay = 1.743 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.135 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns + " "Info: + Micro clock to output delay of source is 0.255 ns" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.660 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.046 ns) 0.046 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\] 1 MEM M9K_X13_Y3_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.046 ns) = 0.046 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(3.507 ns) 5.660 ns ROM_Dat\[10\]~output 2 COMB IOOBUF_X41_Y6_N2 1 " "Info: 2: + IC(2.107 ns) + CELL(3.507 ns) = 5.660 ns; Loc. = IOOBUF_X41_Y6_N2; Fanout = 1; COMB Node = 'ROM_Dat\[10\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] ROM_Dat[10]~output } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.660 ns ROM_Dat\[10\] 3 PIN PIN_L14 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.660 ns; Loc. = PIN_L14; Fanout = 0; PIN Node = 'ROM_Dat\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ROM_Dat[10]~output ROM_Dat[10] } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.553 ns ( 62.77 % ) " "Info: Total cell delay = 3.553 ns ( 62.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 37.23 % ) " "Info: Total interconnect delay = 2.107 ns ( 37.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] ROM_Dat[10]~output ROM_Dat[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} ROM_Dat[10]~output {} ROM_Dat[10] {} } { 0.000ns 2.107ns 0.000ns } { 0.046ns 3.507ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] ROM_Dat[10]~output ROM_Dat[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} ROM_Dat[10]~output {} ROM_Dat[10] {} } { 0.000ns 2.107ns 0.000ns } { 0.046ns 3.507ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst36 Locked Clk_50 0.805 ns register " "Info: th for register \"inst36\" (data pin = \"Locked\", clock pin = \"Clk_50\") is 0.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 destination 2.584 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50\" to destination register is 2.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 2.584 ns inst36 4 REG FF_X8_Y14_N19 2 " "Info: 4: + IC(0.981 ns) + CELL(0.534 ns) = 2.584 ns; Loc. = FF_X8_Y14_N19; Fanout = 2; REG Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { Clk_50~inputclkctrl inst36 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 456 136 200 536 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.73 % ) " "Info: Total cell delay = 1.440 ns ( 55.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 44.27 % ) " "Info: Total interconnect delay = 1.144 ns ( 44.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} inst36 {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 456 136 200 536 "inst36" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Locked 1 PIN PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'Locked'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Locked } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 472 -56 112 488 "Locked" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Locked~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'Locked~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Locked Locked~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 472 -56 112 488 "Locked" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.342 ns) 1.936 ns inst36 3 REG FF_X8_Y14_N19 2 " "Info: 3: + IC(0.688 ns) + CELL(0.342 ns) = 1.936 ns; Loc. = FF_X8_Y14_N19; Fanout = 2; REG Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { Locked~input inst36 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 456 136 200 536 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 64.46 % ) " "Info: Total cell delay = 1.248 ns ( 64.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.688 ns ( 35.54 % ) " "Info: Total interconnect delay = 0.688 ns ( 35.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { Locked Locked~input inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.936 ns" { Locked {} Locked~input {} inst36 {} } { 0.000ns 0.000ns 0.688ns } { 0.000ns 0.906ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} inst36 {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { Locked Locked~input inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.936 ns" { Locked {} Locked~input {} inst36 {} } { 0.000ns 0.000ns 0.688ns } { 0.000ns 0.906ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:36:17 2009 " "Info: Processing ended: Fri Jun 19 11:36:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Info: Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
