<root><simulation><result_generated_time />2023-05-24 02:38:08<layer><layer_spec />{'B': 1, 'K': 3, 'C': 64, 'OY': 224, 'OX': 224, 'IY': 228, 'IX': 228, 'FY': 5, 'FX': 5, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />240844800<total_data_size_element />{'W': 4800, 'I': 3326976, 'O': 150528}<total_data_reuse />{'W': 50176, 'I': 72.3915050784857, 'O': 1600}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 28, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [896, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 32)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 32)]], [], []]<O />[[], [[('OY', 28)], [('OX', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('OY', 2), ('OX', 7), ('FX', 5)], [('FY', 5), ('C', 64), ('OY', 4)], []]<I />[[('K', 3), ('OY', 2), ('OX', 7), ('FX', 5)], [('FY', 5), ('C', 64)], [('OY', 4)]]<O />[[('K', 3), ('OY', 2), ('OX', 7), ('FX', 5), ('FY', 5), ('C', 64)], [], [('OY', 4)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [896.0, 14, 4, 1], 'I': [1.0, 68.77, 1.05, 1.0], 'O': [1.0, 1600, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [120, 38400, 38400], 'I': [176, 7004160, 26615808], 'O': [336, 301056, 1204224], 'O_partial': [336, 0, 0], 'O_final': [0, 301056, 1204224]}<actual_mem_utilization_individual />{'W': [0.23, 0.0, 0.0], 'I': [0.34, 0.28, 0.0], 'O': [0.66, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.23, 0.29, 0.0], 'I': [0.34, 0.29, 0.0], 'O': [0.66, 0.29, 0.0]}<effective_mem_size_bit />{'W': [24, 38400, 38400], 'I': [176, 109440, 26615808], 'O': [336, 301056, 301056], 'O_partial': [336, 0, 0], 'O_final': [0, 301056, 301056]}<total_unit_count />{'W': [896, 1, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [896.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[268800, 19200], [19200, 4800], [4800, 0]]<I />[[80281600, 3502080], [3502080, 3326976], [3326976, 0]]<O />[[(240694272, 240844800), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(240694272, 240844800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[33600, 2400], [400, 100], [19, 0]]<I />[[10035200, 437760], [72960, 69312], [12996, 0]]<O />[[(30086784, 30105600), (18816, 0)], [(0, 3136), (3136, 0)], [(0, 588), (0, 0)]]<O_partial />[([30086784, 30105600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 3136], [3136, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />240844800<idle />0</mac_count></basic_info><energy><total_energy />526540580.2<mem_energy_breakdown><W />[12.2, 38.6, 25.0]<I />[3531.7, 10590.6, 17308.7]<O />[21091.4, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />526486732.8<idle_MAC />0.0<total />526486732.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4918<utilization_without_data_loading />0.5089<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4918<mac_utilize_temporal_without_data_loading />0.5089</mac_array_utilization><latency><latency_cycle_with_data_loading />546569<latency_cycle_without_data_loading />528227<ideal_computing_cycle />268800<data_loading><load_cycle_total />18342<load_cycle_individual />{'W': [2, 100, 0], 'I': [411, 18240, 0]}<load_cycle_combined />{'W': 100, 'I': 18240}</data_loading><mem_stalling><mem_stall_cycle_total />259427<mem_stall_cycle_individual />{'W': [[-268799], [-266032, -268590], [-268800, -268800]], 'I': [[-268799], [-264753, 257079], [-146880, -191340]], 'O': [[-268800], [-148, 2968], [-265664, -268212]]}<mem_stall_cycle_shared />{'W': [[-268799], [-266032, 259427], [0, 0]], 'I': [[-268799], [-264753, 259427], [0, 0]], 'O': [[-268800], [-148, 2968], [-265664, -268212]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [120, 38400, 38400], 'I': [176, 7004160, 26615808], 'O': [336, 301056, 1204224], 'O_partial': [336, 0, 0], 'O_final': [0, 301056, 1204224]}<data_size_each_level_total />{'W': [120, 38400, 38400], 'I': [157696, 7004160, 26615808], 'O': [301056, 301056, 1204224]}<loop_cycles_each_level />{'W': [210, 268800, 268800], 'I': [210, 67200, 268800], 'O': [67200, 67200, 268800]}<top_ir_loop_size />{'W': [1, 4, 1], 'I': [5, 1, 1], 'O': [1600, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.1], [0.1, 0.1]], 'I': [[8.0, 0.8], [750.9, 104.2], [104.2, 99.0]], 'O': [[8.0, 0.0], [4.5, 4.5], [4.5, 4.5]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0.1]], 'I': [[8.0, 4.2], [3754.7, 104.2], [104.2, 99.0]], 'O': [[8.0, 8.0], [7168.0, 4.5], [4.5, 4.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [0.6, 0.1], [0.1, 0]], 'I': [[8.0, 0.8], [750.9, 104.2], [104.2, 0]], 'O': [[8.0, 8.0], [7168.0, 4.5], [4.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [756.0, 7272.4], [104.4, 4.5]], 'I': [[8.0, 0.8], [756.0, 7272.4], [104.4, 4.5]], 'O': [[8.0, 8.0], [756.0, 7272.4], [104.4, 4.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 268800], [210, 210, 1280], [268800, 268800, 1]], 'I': [[1, 1, 268800], [210, 210, 1280], [67200, 67200, 4]], 'O': [[1, 1, 268800], [42, 67200, 4], [67200, 67200, 4]]}<trans_time_real />{'W': [[0, 1, 268800], [[2, 210, 1280], [0, 210, 1280]], [[100, 268800, 1], [19, 268800, 1]]], 'I': [[0, 1, 268800], [[3, 210, 1280], [411, 210, 1280]], [[18240, 67200, 4], [3420, 67200, 4]]], 'O': [[0, 1, 268800], [[5, 67200, 4], [784, 67200, 4]], [[784, 67200, 4], [147, 67200, 4]]]}<single_stall_cycle />{'W': [[-1], [-208, -210], [-268700, -268781]], 'I': [[-1], [-207, 201], [-48960, -63780]], 'O': [[-1], [-37, 742], [-66416, -67053]]}<single_stall_count />{'W': [268799, 1279, 0], 'I': [268799, 1279, 3], 'O': [268800, 4, 4]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [54720, 0], 'O': [3136, 0]}, 1: {'W': [2558, 0], 'I': [268590, 54720], 'O': [168, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-214080, -268800], [-265664, -268800]], 1: [[2348, -214080], [-268632, -265664]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />114.8<mem_area />114.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />12</simulation></root>