;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 106
	SLT 0, -20
	JMP 700, 2
	ADD #270, <0
	SUB @160, 1
	SUB 2, @10
	ADD #270, <0
	MOV -1, <-620
	MOV 4, <20
	MOV -1, <-620
	SUB 20, @12
	SLT 0, -20
	JMP @72, #461
	ADD #270, <0
	ADD 600, -10
	JMP 20, <12
	ADD #270, <0
	SPL @7
	CMP 20, @12
	SUB 7, 19
	ADD #270, <0
	ADD #270, <0
	SLT #270, <0
	ADD #270, <0
	ADD 240, -60
	SLT 16, 900
	SLT #270, <0
	MOV @12, @10
	CMP @160, 1
	SLT @12, @10
	CMP -6, @201
	CMP @160, 1
	SLT @12, @10
	CMP -6, @201
	JMP -1, @-20
	MOV -1, <-20
	SPL 0, <-2
	SUB 12, @10
	DJN -1, @-20
	JMP 0, 2
	SUB 0, @206
	JMP <100
	SUB 0, @206
	SUB -207, <-120
	SPL 0, <-2
