/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  reg [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [9:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [27:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = celloutsig_0_14z ? in_data[93] : celloutsig_0_9z;
  assign celloutsig_1_2z = ~(in_data[156] & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_20z = ~(celloutsig_0_12z & celloutsig_0_14z);
  assign celloutsig_0_28z = ~(celloutsig_0_27z & celloutsig_0_25z);
  assign celloutsig_1_14z = !(celloutsig_1_1z[7] ? in_data[143] : celloutsig_1_5z[2]);
  assign celloutsig_0_27z = !(celloutsig_0_19z ? celloutsig_0_17z[3] : in_data[62]);
  assign celloutsig_0_51z = celloutsig_0_47z | celloutsig_0_5z[2];
  assign celloutsig_0_16z = celloutsig_0_13z | celloutsig_0_5z[1];
  assign celloutsig_0_19z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_0_22z = celloutsig_0_14z | celloutsig_0_2z;
  assign celloutsig_0_25z = celloutsig_0_6z[18] | celloutsig_0_24z[1];
  assign celloutsig_1_18z = ~(celloutsig_1_11z[6] ^ celloutsig_1_2z);
  assign celloutsig_1_6z = { in_data[187:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[43:38] / { 1'h1, in_data[51:47] };
  assign celloutsig_0_15z = { in_data[40:39], celloutsig_0_14z, celloutsig_0_9z } >= { celloutsig_0_6z[10:8], celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_1z >= celloutsig_0_1z;
  assign celloutsig_1_3z = { in_data[166:142], celloutsig_1_2z } < in_data[158:133];
  assign celloutsig_0_14z = { celloutsig_0_6z[4:0], celloutsig_0_9z } < celloutsig_0_6z[14:9];
  assign celloutsig_0_0z = in_data[53] & ~(in_data[21]);
  assign celloutsig_0_47z = celloutsig_0_0z & ~(celloutsig_0_21z);
  assign celloutsig_1_8z = in_data[181] & ~(celloutsig_1_2z);
  assign celloutsig_0_11z = celloutsig_0_1z[5] & ~(celloutsig_0_6z[11]);
  assign celloutsig_0_13z = celloutsig_0_9z & ~(celloutsig_0_10z);
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[1], in_data[0] };
  assign celloutsig_1_19z = { celloutsig_1_6z[11:7], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_14z } % { 1'h1, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_10z, in_data[96] };
  assign celloutsig_0_29z = { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_28z } % { 1'h1, celloutsig_0_24z[7:0], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_20z } % { 1'h1, in_data[38:33] };
  assign celloutsig_0_49z = { celloutsig_0_1z[3:1], celloutsig_0_22z, celloutsig_0_23z } % { 1'h1, celloutsig_0_42z[1:0], celloutsig_0_28z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[158:148] % { 1'h1, in_data[168:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } * { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_8z[25:23], celloutsig_0_3z } != celloutsig_0_8z[18:9];
  assign celloutsig_1_7z = - { celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = - { in_data[89:80], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_42z = in_data[63:60] | { celloutsig_0_7z[2:0], celloutsig_0_26z };
  assign celloutsig_1_10z = { celloutsig_1_6z[2:1], celloutsig_1_0z } | celloutsig_1_1z[10:8];
  assign celloutsig_1_11z = { celloutsig_1_9z[5:1], celloutsig_1_8z, celloutsig_1_2z } | { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_3z[5], celloutsig_0_5z } | { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z[18:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } | { celloutsig_0_6z[18:8], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[86:81] };
  assign celloutsig_0_40z = celloutsig_0_29z[10] & celloutsig_0_12z;
  assign celloutsig_0_4z = celloutsig_0_1z[0] & celloutsig_0_1z[4];
  assign celloutsig_1_0z = in_data[174] & in_data[134];
  assign celloutsig_0_23z = celloutsig_0_16z & celloutsig_0_17z[2];
  assign celloutsig_1_13z = | { celloutsig_1_9z, celloutsig_1_7z[1:0], celloutsig_1_3z };
  assign celloutsig_0_9z = | { celloutsig_0_7z, in_data[85:82] };
  assign celloutsig_0_21z = | in_data[34:26];
  assign celloutsig_0_17z = { celloutsig_0_8z[0], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_15z } - { celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_24z = { in_data[65:64], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_1z } - { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_7z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_3z = in_data[54:48];
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_50z = { celloutsig_0_49z[1], celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_40z };
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_9z = celloutsig_1_6z[9:4];
  assign celloutsig_1_15z = ~((celloutsig_1_3z & celloutsig_1_7z[1]) | (celloutsig_1_10z[2] & in_data[172]));
  assign { out_data[128], out_data[103:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
