<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="icmp_ln49" MODULE="set_tile_broadcast_Pipeline_init_seen" LOOP="init_seen" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="add_ln49" MODULE="set_tile_broadcast_Pipeline_init_seen" LOOP="init_seen" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln57_fu_302_p2" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="icmp_ln57" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_308_p2" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="add_ln57" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="idx_fu_322_p2" SOURCE="src/spmm_device_fpga.cpp:59" VARIABLE="idx" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_328_p2" SOURCE="src/spmm_device_fpga.cpp:60" VARIABLE="icmp_ln60" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_346_p2" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="add_ln62" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_372_p2" SOURCE="src/spmm_device_fpga.cpp:63" VARIABLE="add_ln63" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_450_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="dup_fu_455_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="dup" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_1_fu_461_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_466_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_2_fu_472_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_1_fu_477_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_3_fu_483_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_2_fu_488_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_fu_494_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="or_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_1_fu_500_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="or_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="dup_1_fu_506_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="dup_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln81_fu_514_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="xor_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln81_fu_530_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="icmp_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln81_fu_536_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="and_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_fu_546_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_9_fu_552_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_9" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_1_fu_559_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_10_fu_565_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_10" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_2_fu_572_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_11_fu_578_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_fu_585_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="or_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_1_fu_591_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="or_ln82_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_12_fu_597_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_12" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_604_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="xor_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_14_fu_610_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_14" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_13_fu_616_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_13" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_12_fu_622_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_12" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_11_fu_628_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="used_3_fu_634_p2" SOURCE="src/spmm_device_fpga.cpp:84" VARIABLE="used_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pkt_v_value_U" SOURCE="src/spmm_device_fpga.cpp:45" VARIABLE="pkt_v_value" MODULE="set_tile_broadcast" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pkt_v_y_U" SOURCE="src/spmm_device_fpga.cpp:45" VARIABLE="pkt_v_y" MODULE="set_tile_broadcast" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pkt_ref_U" SOURCE="src/spmm_device_fpga.cpp:45" VARIABLE="pkt_ref" MODULE="set_tile_broadcast" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln154_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="icmp_ln154" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="add_ln154" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln113_fu_112_p2" SOURCE="src/spmm_device_fpga.cpp:113" VARIABLE="icmp_ln113" MODULE="dfm_Pipeline_VITIS_LOOP_113_2" LOOP="VITIS_LOOP_113_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_118_p2" SOURCE="src/spmm_device_fpga.cpp:113" VARIABLE="add_ln113" MODULE="dfm_Pipeline_VITIS_LOOP_113_2" LOOP="VITIS_LOOP_113_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_128_p2" SOURCE="src/spmm_device_fpga.cpp:115" VARIABLE="add_ln115" MODULE="dfm_Pipeline_VITIS_LOOP_113_2" LOOP="VITIS_LOOP_113_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln110_fu_154_p2" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="icmp_ln110" MODULE="dfm" LOOP="VITIS_LOOP_110_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_160_p2" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="add_ln110" MODULE="dfm" LOOP="VITIS_LOOP_110_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_30ns_32_2_1_U41" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="mul" MODULE="dfm" LOOP="VITIS_LOOP_110_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_203_p2" SOURCE="src/spmm_device_fpga.cpp:113" VARIABLE="add_ln113" MODULE="dfm" LOOP="VITIS_LOOP_110_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_178_p2" SOURCE="src/spmm_device_fpga.cpp:117" VARIABLE="add_ln117" MODULE="dfm" LOOP="VITIS_LOOP_110_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln168_fu_54_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="icmp_ln168" MODULE="pu_kernel_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_60_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="add_ln168" MODULE="pu_kernel_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln129_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:129" VARIABLE="icmp_ln129" MODULE="pu_comp_Pipeline_VITIS_LOOP_129_1" LOOP="VITIS_LOOP_129_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_108_p2" SOURCE="src/spmm_device_fpga.cpp:129" VARIABLE="add_ln129" MODULE="pu_comp_Pipeline_VITIS_LOOP_129_1" LOOP="VITIS_LOOP_129_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_118_p2" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="add_ln131" MODULE="pu_comp_Pipeline_VITIS_LOOP_129_1" LOOP="VITIS_LOOP_129_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="mul1" MODULE="pu_comp_Pipeline_VITIS_LOOP_129_1" LOOP="VITIS_LOOP_129_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U57" SOURCE="" VARIABLE="mul" MODULE="pu_comp" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln190_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="icmp_ln190" MODULE="pu_kernel_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="add_ln190" MODULE="pu_kernel_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln185_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="icmp_ln185" MODULE="pu_kernel_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="add_ln185" MODULE="pu_kernel_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add_i" MODULE="pu_kernel_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add4_i" MODULE="pu_kernel_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:143" VARIABLE="Dbuf" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_value" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_y" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:149" VARIABLE="tile_ref" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_value" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_y" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_ref" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resA" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resB" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="AU0" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln175_fu_553_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="icmp_ln175" MODULE="pu_kernel" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_559_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="add_ln175" MODULE="pu_kernel" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln184_fu_598_p2" SOURCE="src/spmm_device_fpga.cpp:184" VARIABLE="icmp_ln184" MODULE="pu_kernel" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln154_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="icmp_ln154" MODULE="pu_kernel_1_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="add_ln154" MODULE="pu_kernel_1_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln168_fu_54_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="icmp_ln168" MODULE="pu_kernel_1_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_60_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="add_ln168" MODULE="pu_kernel_1_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln190_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="icmp_ln190" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="add_ln190" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln185_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="icmp_ln185" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="add_ln185" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U95" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add_i" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U96" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add3_i" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:143" VARIABLE="Dbuf" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_value" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_y" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:149" VARIABLE="tile_ref" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_value" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_y" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_ref" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resA" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resB" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="AU0" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln175_fu_553_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="icmp_ln175" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_559_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="add_ln175" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln184_fu_598_p2" SOURCE="src/spmm_device_fpga.cpp:184" VARIABLE="icmp_ln184" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln154_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="icmp_ln154" MODULE="pu_kernel_2_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="add_ln154" MODULE="pu_kernel_2_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln168_fu_54_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="icmp_ln168" MODULE="pu_kernel_2_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_60_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="add_ln168" MODULE="pu_kernel_2_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln190_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="icmp_ln190" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="add_ln190" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln185_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="icmp_ln185" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="add_ln185" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U118" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add_i" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U119" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add2_i" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:143" VARIABLE="Dbuf" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_value" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_y" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:149" VARIABLE="tile_ref" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_value" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_y" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_ref" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resA" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resB" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="AU0" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln175_fu_553_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="icmp_ln175" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_559_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="add_ln175" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln184_fu_598_p2" SOURCE="src/spmm_device_fpga.cpp:184" VARIABLE="icmp_ln184" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln154_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="icmp_ln154" MODULE="pu_kernel_3_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="add_ln154" MODULE="pu_kernel_3_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln168_fu_54_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="icmp_ln168" MODULE="pu_kernel_3_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_60_p2" SOURCE="src/spmm_device_fpga.cpp:168" VARIABLE="add_ln168" MODULE="pu_kernel_3_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln190_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="icmp_ln190" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="add_ln190" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_190_3" LOOP="VITIS_LOOP_190_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln185_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="icmp_ln185" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:185" VARIABLE="add_ln185" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U141" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add_i" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U142" SOURCE="src/spmm_device_fpga.cpp:187" VARIABLE="add1_i" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_185_2" LOOP="VITIS_LOOP_185_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:143" VARIABLE="Dbuf" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_value" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="tile_y" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:149" VARIABLE="tile_ref" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_value" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_v_y" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:151" VARIABLE="p_ref" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resA" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:162" VARIABLE="resB" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="AU0" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln175_fu_553_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="icmp_ln175" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_559_p2" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="add_ln175" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln184_fu_598_p2" SOURCE="src/spmm_device_fpga.cpp:184" VARIABLE="icmp_ln184" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_175_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_01_U" SOURCE="" VARIABLE="s_01" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_12_U" SOURCE="" VARIABLE="s_12" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_23_U" SOURCE="" VARIABLE="s_23" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_34_U" SOURCE="" VARIABLE="s_34" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln248_fu_211_p2" SOURCE="src/spmm_device_fpga.cpp:248" VARIABLE="icmp_ln248" MODULE="spmm_hls" LOOP="row_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_216_p2" SOURCE="src/spmm_device_fpga.cpp:248" VARIABLE="i_3" MODULE="spmm_hls" LOOP="row_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem2_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem3_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem4_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem5_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem5" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem6_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem6" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
