Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Nov 28 08:09:36 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 16:10:24 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 15:31:54 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 14:51:15 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 19) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dma_data_anchor_0_0'. These changes may impact your design.


-Upgrade has removed port 'data_rdy'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 14:25:51 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 18) to (Rev. 19)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dma_data_anchor_0_0'. These changes may impact your design.


-Upgrade has added port 'data_rdy'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 11:16:34 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 17) to (Rev. 18)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'BASE_ADDR' is no longer present on the upgraded IP 'dma_data_anchor_0_0', and cannot be set to '0x00000000'

Parameter 'BUFFER_SIZE' is no longer present on the upgraded IP 'dma_data_anchor_0_0', and cannot be set to '1024'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv spicer.local:user:data_anchor:1.0 -user_name dma_data_anchor_0_0
set_property -dict "\
  CONFIG.ADC_MAX_COUNT {50} \
  CONFIG.C_M_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {dma_data_anchor_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.M_AXIS.CLK_DOMAIN {dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS.FREQ_HZ {50000000} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {1} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {1} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.M_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_BUSIF {M_AXIS} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_RESET {m_axis_aresetn} \
  CONFIG.M_AXIS_CLK.CLK_DOMAIN {dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS_CLK.FREQ_HZ {50000000} \
  CONFIG.M_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M_AXIS_CLK.PHASE {0.0} \
  CONFIG.M_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.TOTAL_SAMPLES {1024} " [get_ips dma_data_anchor_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 10:53:59 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the update of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0 (Rev. 17)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 09:50:01 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 16) to (Rev. 17)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dma_data_anchor_0_0'. These changes may impact your design.


-Upgrade has removed port 'buffer_ready'

-Upgrade has removed port 'dma_done'


3. Customization warnings
-------------------------

Parameter 'C_M_AXIS_START_COUNT' is no longer present on the upgraded IP 'dma_data_anchor_0_0', and cannot be set to '32'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv spicer.local:user:data_anchor:1.0 -user_name dma_data_anchor_0_0
set_property -dict "\
  CONFIG.ADC_MAX_COUNT {50} \
  CONFIG.C_M_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {dma_data_anchor_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.M_AXIS.CLK_DOMAIN {dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS.FREQ_HZ {50000000} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {1} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {1} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.M_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_BUSIF {M_AXIS} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_RESET {m_axis_aresetn} \
  CONFIG.M_AXIS_CLK.CLK_DOMAIN {dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS_CLK.FREQ_HZ {50000000} \
  CONFIG.M_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M_AXIS_CLK.PHASE {0.0} \
  CONFIG.M_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.TOTAL_SAMPLES {1024} " [get_ips dma_data_anchor_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 09:34:01 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 15) to (Rev. 16)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dma_data_anchor_0_0'. These changes may impact your design.


-Upgrade has added port 'buffer_ready'

-Upgrade has added port 'dma_done'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 09:24:32 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the update of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 27 09:18:32 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the update of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Nov 26 16:38:18 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_data_anchor_0_0'

1. Summary
----------

SUCCESS in the upgrade of dma_data_anchor_0_0 (spicer.local:user:data_anchor:1.0) from (Rev. 14) to (Rev. 15)

