#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cc9c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc9dc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cbb2d0 .functor NOT 1, L_0x1d24340, C4<0>, C4<0>, C4<0>;
L_0x1d24120 .functor XOR 2, L_0x1d23fc0, L_0x1d24080, C4<00>, C4<00>;
L_0x1d24230 .functor XOR 2, L_0x1d24120, L_0x1d24190, C4<00>, C4<00>;
v0x1d1c760_0 .net *"_ivl_10", 1 0, L_0x1d24190;  1 drivers
v0x1d1c860_0 .net *"_ivl_12", 1 0, L_0x1d24230;  1 drivers
v0x1d1c940_0 .net *"_ivl_2", 1 0, L_0x1d1fb20;  1 drivers
v0x1d1ca00_0 .net *"_ivl_4", 1 0, L_0x1d23fc0;  1 drivers
v0x1d1cae0_0 .net *"_ivl_6", 1 0, L_0x1d24080;  1 drivers
v0x1d1cc10_0 .net *"_ivl_8", 1 0, L_0x1d24120;  1 drivers
v0x1d1ccf0_0 .net "a", 0 0, v0x1d17960_0;  1 drivers
v0x1d1cd90_0 .net "b", 0 0, v0x1d17a00_0;  1 drivers
v0x1d1ce30_0 .net "c", 0 0, v0x1d17aa0_0;  1 drivers
v0x1d1ced0_0 .var "clk", 0 0;
v0x1d1cf70_0 .net "d", 0 0, v0x1d17be0_0;  1 drivers
v0x1d1d010_0 .net "out_pos_dut", 0 0, L_0x1d23c60;  1 drivers
v0x1d1d0b0_0 .net "out_pos_ref", 0 0, L_0x1d1e5e0;  1 drivers
v0x1d1d150_0 .net "out_sop_dut", 0 0, L_0x1d1f540;  1 drivers
v0x1d1d1f0_0 .net "out_sop_ref", 0 0, L_0x1cf2110;  1 drivers
v0x1d1d290_0 .var/2u "stats1", 223 0;
v0x1d1d330_0 .var/2u "strobe", 0 0;
v0x1d1d3d0_0 .net "tb_match", 0 0, L_0x1d24340;  1 drivers
v0x1d1d4a0_0 .net "tb_mismatch", 0 0, L_0x1cbb2d0;  1 drivers
v0x1d1d540_0 .net "wavedrom_enable", 0 0, v0x1d17eb0_0;  1 drivers
v0x1d1d610_0 .net "wavedrom_title", 511 0, v0x1d17f50_0;  1 drivers
L_0x1d1fb20 .concat [ 1 1 0 0], L_0x1d1e5e0, L_0x1cf2110;
L_0x1d23fc0 .concat [ 1 1 0 0], L_0x1d1e5e0, L_0x1cf2110;
L_0x1d24080 .concat [ 1 1 0 0], L_0x1d23c60, L_0x1d1f540;
L_0x1d24190 .concat [ 1 1 0 0], L_0x1d1e5e0, L_0x1cf2110;
L_0x1d24340 .cmp/eeq 2, L_0x1d1fb20, L_0x1d24230;
S_0x1cc9f50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cc9dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cbb6b0 .functor AND 1, v0x1d17aa0_0, v0x1d17be0_0, C4<1>, C4<1>;
L_0x1cbba90 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbe70 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1cbc0f0 .functor AND 1, L_0x1cbba90, L_0x1cbbe70, C4<1>, C4<1>;
L_0x1cd47c0 .functor AND 1, L_0x1cbc0f0, v0x1d17aa0_0, C4<1>, C4<1>;
L_0x1cf2110 .functor OR 1, L_0x1cbb6b0, L_0x1cd47c0, C4<0>, C4<0>;
L_0x1d1da60 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d1dad0 .functor OR 1, L_0x1d1da60, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d1dbe0 .functor AND 1, v0x1d17aa0_0, L_0x1d1dad0, C4<1>, C4<1>;
L_0x1d1dca0 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d1dd70 .functor OR 1, L_0x1d1dca0, v0x1d17a00_0, C4<0>, C4<0>;
L_0x1d1dde0 .functor AND 1, L_0x1d1dbe0, L_0x1d1dd70, C4<1>, C4<1>;
L_0x1d1df60 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d1dfd0 .functor OR 1, L_0x1d1df60, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d1def0 .functor AND 1, v0x1d17aa0_0, L_0x1d1dfd0, C4<1>, C4<1>;
L_0x1d1e160 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e260 .functor OR 1, L_0x1d1e160, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d1e320 .functor AND 1, L_0x1d1def0, L_0x1d1e260, C4<1>, C4<1>;
L_0x1d1e4d0 .functor XNOR 1, L_0x1d1dde0, L_0x1d1e320, C4<0>, C4<0>;
v0x1cbac00_0 .net *"_ivl_0", 0 0, L_0x1cbb6b0;  1 drivers
v0x1cbb000_0 .net *"_ivl_12", 0 0, L_0x1d1da60;  1 drivers
v0x1cbb3e0_0 .net *"_ivl_14", 0 0, L_0x1d1dad0;  1 drivers
v0x1cbb7c0_0 .net *"_ivl_16", 0 0, L_0x1d1dbe0;  1 drivers
v0x1cbbba0_0 .net *"_ivl_18", 0 0, L_0x1d1dca0;  1 drivers
v0x1cbbf80_0 .net *"_ivl_2", 0 0, L_0x1cbba90;  1 drivers
v0x1cbc200_0 .net *"_ivl_20", 0 0, L_0x1d1dd70;  1 drivers
v0x1d15ed0_0 .net *"_ivl_24", 0 0, L_0x1d1df60;  1 drivers
v0x1d15fb0_0 .net *"_ivl_26", 0 0, L_0x1d1dfd0;  1 drivers
v0x1d16090_0 .net *"_ivl_28", 0 0, L_0x1d1def0;  1 drivers
v0x1d16170_0 .net *"_ivl_30", 0 0, L_0x1d1e160;  1 drivers
v0x1d16250_0 .net *"_ivl_32", 0 0, L_0x1d1e260;  1 drivers
v0x1d16330_0 .net *"_ivl_36", 0 0, L_0x1d1e4d0;  1 drivers
L_0x7feb1f834018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d163f0_0 .net *"_ivl_38", 0 0, L_0x7feb1f834018;  1 drivers
v0x1d164d0_0 .net *"_ivl_4", 0 0, L_0x1cbbe70;  1 drivers
v0x1d165b0_0 .net *"_ivl_6", 0 0, L_0x1cbc0f0;  1 drivers
v0x1d16690_0 .net *"_ivl_8", 0 0, L_0x1cd47c0;  1 drivers
v0x1d16770_0 .net "a", 0 0, v0x1d17960_0;  alias, 1 drivers
v0x1d16830_0 .net "b", 0 0, v0x1d17a00_0;  alias, 1 drivers
v0x1d168f0_0 .net "c", 0 0, v0x1d17aa0_0;  alias, 1 drivers
v0x1d169b0_0 .net "d", 0 0, v0x1d17be0_0;  alias, 1 drivers
v0x1d16a70_0 .net "out_pos", 0 0, L_0x1d1e5e0;  alias, 1 drivers
v0x1d16b30_0 .net "out_sop", 0 0, L_0x1cf2110;  alias, 1 drivers
v0x1d16bf0_0 .net "pos0", 0 0, L_0x1d1dde0;  1 drivers
v0x1d16cb0_0 .net "pos1", 0 0, L_0x1d1e320;  1 drivers
L_0x1d1e5e0 .functor MUXZ 1, L_0x7feb1f834018, L_0x1d1dde0, L_0x1d1e4d0, C4<>;
S_0x1d16e30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cc9dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d17960_0 .var "a", 0 0;
v0x1d17a00_0 .var "b", 0 0;
v0x1d17aa0_0 .var "c", 0 0;
v0x1d17b40_0 .net "clk", 0 0, v0x1d1ced0_0;  1 drivers
v0x1d17be0_0 .var "d", 0 0;
v0x1d17cd0_0 .var/2u "fail", 0 0;
v0x1d17d70_0 .var/2u "fail1", 0 0;
v0x1d17e10_0 .net "tb_match", 0 0, L_0x1d24340;  alias, 1 drivers
v0x1d17eb0_0 .var "wavedrom_enable", 0 0;
v0x1d17f50_0 .var "wavedrom_title", 511 0;
E_0x1cc85a0/0 .event negedge, v0x1d17b40_0;
E_0x1cc85a0/1 .event posedge, v0x1d17b40_0;
E_0x1cc85a0 .event/or E_0x1cc85a0/0, E_0x1cc85a0/1;
S_0x1d17160 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d16e30;
 .timescale -12 -12;
v0x1d173a0_0 .var/2s "i", 31 0;
E_0x1cc8440 .event posedge, v0x1d17b40_0;
S_0x1d174a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d16e30;
 .timescale -12 -12;
v0x1d176a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d17780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d16e30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d18130 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cc9dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d1e790 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e820 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e9c0 .functor AND 1, L_0x1d1e790, L_0x1d1e820, C4<1>, C4<1>;
L_0x1d1ead0 .functor AND 1, L_0x1d1e9c0, v0x1d17aa0_0, C4<1>, C4<1>;
L_0x1d1ecd0 .functor NOT 1, v0x1d17be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1ee50 .functor AND 1, L_0x1d1ead0, L_0x1d1ecd0, C4<1>, C4<1>;
L_0x1d1efa0 .functor AND 1, v0x1d17960_0, v0x1d17a00_0, C4<1>, C4<1>;
L_0x1d1f120 .functor AND 1, L_0x1d1efa0, v0x1d17aa0_0, C4<1>, C4<1>;
L_0x1d1f230 .functor NOT 1, v0x1d17be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1f2a0 .functor AND 1, L_0x1d1f120, L_0x1d1f230, C4<1>, C4<1>;
L_0x1d1f410 .functor OR 1, L_0x1d1ee50, L_0x1d1f2a0, C4<0>, C4<0>;
L_0x1d1f4d0 .functor AND 1, v0x1d17960_0, v0x1d17a00_0, C4<1>, C4<1>;
L_0x1d1f5b0 .functor AND 1, L_0x1d1f4d0, v0x1d17aa0_0, C4<1>, C4<1>;
L_0x1d1f670 .functor AND 1, L_0x1d1f5b0, v0x1d17be0_0, C4<1>, C4<1>;
L_0x1d1f540 .functor OR 1, L_0x1d1f410, L_0x1d1f670, C4<0>, C4<0>;
L_0x1d1f8a0 .functor OR 1, v0x1d17960_0, v0x1d17a00_0, C4<0>, C4<0>;
L_0x1d1f9a0 .functor NOT 1, v0x1d17aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1fa10 .functor OR 1, L_0x1d1f8a0, L_0x1d1f9a0, C4<0>, C4<0>;
L_0x1d1fbc0 .functor OR 1, L_0x1d1fa10, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d1fc80 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d1fda0 .functor OR 1, v0x1d17960_0, L_0x1d1fc80, C4<0>, C4<0>;
L_0x1d1fe60 .functor OR 1, L_0x1d1fda0, v0x1d17aa0_0, C4<0>, C4<0>;
L_0x1d1ffe0 .functor OR 1, L_0x1d1fe60, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d200a0 .functor AND 1, L_0x1d1fbc0, L_0x1d1ffe0, C4<1>, C4<1>;
L_0x1d20280 .functor OR 1, v0x1d17960_0, v0x1d17a00_0, C4<0>, C4<0>;
L_0x1d202f0 .functor OR 1, L_0x1d20280, v0x1d17aa0_0, C4<0>, C4<0>;
L_0x1d20490 .functor NOT 1, v0x1d17be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d20500 .functor OR 1, L_0x1d202f0, L_0x1d20490, C4<0>, C4<0>;
L_0x1d20700 .functor AND 1, L_0x1d200a0, L_0x1d20500, C4<1>, C4<1>;
L_0x1d20810 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d20980 .functor OR 1, L_0x1d20810, v0x1d17a00_0, C4<0>, C4<0>;
L_0x1d20a40 .functor OR 1, L_0x1d20980, v0x1d17aa0_0, C4<0>, C4<0>;
L_0x1d20c10 .functor NOT 1, v0x1d17be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d20c80 .functor OR 1, L_0x1d20a40, L_0x1d20c10, C4<0>, C4<0>;
L_0x1d20eb0 .functor AND 1, L_0x1d20700, L_0x1d20c80, C4<1>, C4<1>;
L_0x1d20fc0 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d21160 .functor OR 1, L_0x1d20fc0, v0x1d17a00_0, C4<0>, C4<0>;
L_0x1d21220 .functor NOT 1, v0x1d17aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1d21030 .functor OR 1, L_0x1d21160, L_0x1d21220, C4<0>, C4<0>;
L_0x1d213d0 .functor OR 1, L_0x1d21030, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d215e0 .functor AND 1, L_0x1d20eb0, L_0x1d213d0, C4<1>, C4<1>;
L_0x1d216f0 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d218c0 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d21930 .functor OR 1, L_0x1d216f0, L_0x1d218c0, C4<0>, C4<0>;
L_0x1d21bb0 .functor OR 1, L_0x1d21930, v0x1d17aa0_0, C4<0>, C4<0>;
L_0x1d21e80 .functor NOT 1, v0x1d17be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d22280 .functor OR 1, L_0x1d21bb0, L_0x1d21e80, C4<0>, C4<0>;
L_0x1d22390 .functor AND 1, L_0x1d215e0, L_0x1d22280, C4<1>, C4<1>;
L_0x1d22630 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d226a0 .functor OR 1, v0x1d17960_0, L_0x1d22630, C4<0>, C4<0>;
L_0x1d22b10 .functor NOT 1, v0x1d17aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1d22b80 .functor OR 1, L_0x1d226a0, L_0x1d22b10, C4<0>, C4<0>;
L_0x1d22e40 .functor OR 1, L_0x1d22b80, v0x1d17be0_0, C4<0>, C4<0>;
L_0x1d22f00 .functor AND 1, L_0x1d22390, L_0x1d22e40, C4<1>, C4<1>;
L_0x1d231d0 .functor NOT 1, v0x1d17960_0, C4<0>, C4<0>, C4<0>;
L_0x1d23240 .functor NOT 1, v0x1d17a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d23480 .functor OR 1, L_0x1d231d0, L_0x1d23240, C4<0>, C4<0>;
L_0x1d23590 .functor NOT 1, v0x1d17aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1d237e0 .functor OR 1, L_0x1d23480, L_0x1d23590, C4<0>, C4<0>;
L_0x1d238f0 .functor NOT 1, v0x1d17be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23b50 .functor OR 1, L_0x1d237e0, L_0x1d238f0, C4<0>, C4<0>;
L_0x1d23c60 .functor AND 1, L_0x1d22f00, L_0x1d23b50, C4<1>, C4<1>;
v0x1d182f0_0 .net *"_ivl_0", 0 0, L_0x1d1e790;  1 drivers
v0x1d183d0_0 .net *"_ivl_10", 0 0, L_0x1d1ee50;  1 drivers
v0x1d184b0_0 .net *"_ivl_100", 0 0, L_0x1d22b10;  1 drivers
v0x1d185a0_0 .net *"_ivl_102", 0 0, L_0x1d22b80;  1 drivers
v0x1d18680_0 .net *"_ivl_104", 0 0, L_0x1d22e40;  1 drivers
v0x1d187b0_0 .net *"_ivl_106", 0 0, L_0x1d22f00;  1 drivers
v0x1d18890_0 .net *"_ivl_108", 0 0, L_0x1d231d0;  1 drivers
v0x1d18970_0 .net *"_ivl_110", 0 0, L_0x1d23240;  1 drivers
v0x1d18a50_0 .net *"_ivl_112", 0 0, L_0x1d23480;  1 drivers
v0x1d18bc0_0 .net *"_ivl_114", 0 0, L_0x1d23590;  1 drivers
v0x1d18ca0_0 .net *"_ivl_116", 0 0, L_0x1d237e0;  1 drivers
v0x1d18d80_0 .net *"_ivl_118", 0 0, L_0x1d238f0;  1 drivers
v0x1d18e60_0 .net *"_ivl_12", 0 0, L_0x1d1efa0;  1 drivers
v0x1d18f40_0 .net *"_ivl_120", 0 0, L_0x1d23b50;  1 drivers
v0x1d19020_0 .net *"_ivl_14", 0 0, L_0x1d1f120;  1 drivers
v0x1d19100_0 .net *"_ivl_16", 0 0, L_0x1d1f230;  1 drivers
v0x1d191e0_0 .net *"_ivl_18", 0 0, L_0x1d1f2a0;  1 drivers
v0x1d193d0_0 .net *"_ivl_2", 0 0, L_0x1d1e820;  1 drivers
v0x1d194b0_0 .net *"_ivl_20", 0 0, L_0x1d1f410;  1 drivers
v0x1d19590_0 .net *"_ivl_22", 0 0, L_0x1d1f4d0;  1 drivers
v0x1d19670_0 .net *"_ivl_24", 0 0, L_0x1d1f5b0;  1 drivers
v0x1d19750_0 .net *"_ivl_26", 0 0, L_0x1d1f670;  1 drivers
v0x1d19830_0 .net *"_ivl_30", 0 0, L_0x1d1f8a0;  1 drivers
v0x1d19910_0 .net *"_ivl_32", 0 0, L_0x1d1f9a0;  1 drivers
v0x1d199f0_0 .net *"_ivl_34", 0 0, L_0x1d1fa10;  1 drivers
v0x1d19ad0_0 .net *"_ivl_36", 0 0, L_0x1d1fbc0;  1 drivers
v0x1d19bb0_0 .net *"_ivl_38", 0 0, L_0x1d1fc80;  1 drivers
v0x1d19c90_0 .net *"_ivl_4", 0 0, L_0x1d1e9c0;  1 drivers
v0x1d19d70_0 .net *"_ivl_40", 0 0, L_0x1d1fda0;  1 drivers
v0x1d19e50_0 .net *"_ivl_42", 0 0, L_0x1d1fe60;  1 drivers
v0x1d19f30_0 .net *"_ivl_44", 0 0, L_0x1d1ffe0;  1 drivers
v0x1d1a010_0 .net *"_ivl_46", 0 0, L_0x1d200a0;  1 drivers
v0x1d1a0f0_0 .net *"_ivl_48", 0 0, L_0x1d20280;  1 drivers
v0x1d1a3e0_0 .net *"_ivl_50", 0 0, L_0x1d202f0;  1 drivers
v0x1d1a4c0_0 .net *"_ivl_52", 0 0, L_0x1d20490;  1 drivers
v0x1d1a5a0_0 .net *"_ivl_54", 0 0, L_0x1d20500;  1 drivers
v0x1d1a680_0 .net *"_ivl_56", 0 0, L_0x1d20700;  1 drivers
v0x1d1a760_0 .net *"_ivl_58", 0 0, L_0x1d20810;  1 drivers
v0x1d1a840_0 .net *"_ivl_6", 0 0, L_0x1d1ead0;  1 drivers
v0x1d1a920_0 .net *"_ivl_60", 0 0, L_0x1d20980;  1 drivers
v0x1d1aa00_0 .net *"_ivl_62", 0 0, L_0x1d20a40;  1 drivers
v0x1d1aae0_0 .net *"_ivl_64", 0 0, L_0x1d20c10;  1 drivers
v0x1d1abc0_0 .net *"_ivl_66", 0 0, L_0x1d20c80;  1 drivers
v0x1d1aca0_0 .net *"_ivl_68", 0 0, L_0x1d20eb0;  1 drivers
v0x1d1ad80_0 .net *"_ivl_70", 0 0, L_0x1d20fc0;  1 drivers
v0x1d1ae60_0 .net *"_ivl_72", 0 0, L_0x1d21160;  1 drivers
v0x1d1af40_0 .net *"_ivl_74", 0 0, L_0x1d21220;  1 drivers
v0x1d1b020_0 .net *"_ivl_76", 0 0, L_0x1d21030;  1 drivers
v0x1d1b100_0 .net *"_ivl_78", 0 0, L_0x1d213d0;  1 drivers
v0x1d1b1e0_0 .net *"_ivl_8", 0 0, L_0x1d1ecd0;  1 drivers
v0x1d1b2c0_0 .net *"_ivl_80", 0 0, L_0x1d215e0;  1 drivers
v0x1d1b3a0_0 .net *"_ivl_82", 0 0, L_0x1d216f0;  1 drivers
v0x1d1b480_0 .net *"_ivl_84", 0 0, L_0x1d218c0;  1 drivers
v0x1d1b560_0 .net *"_ivl_86", 0 0, L_0x1d21930;  1 drivers
v0x1d1b640_0 .net *"_ivl_88", 0 0, L_0x1d21bb0;  1 drivers
v0x1d1b720_0 .net *"_ivl_90", 0 0, L_0x1d21e80;  1 drivers
v0x1d1b800_0 .net *"_ivl_92", 0 0, L_0x1d22280;  1 drivers
v0x1d1b8e0_0 .net *"_ivl_94", 0 0, L_0x1d22390;  1 drivers
v0x1d1b9c0_0 .net *"_ivl_96", 0 0, L_0x1d22630;  1 drivers
v0x1d1baa0_0 .net *"_ivl_98", 0 0, L_0x1d226a0;  1 drivers
v0x1d1bb80_0 .net "a", 0 0, v0x1d17960_0;  alias, 1 drivers
v0x1d1bc20_0 .net "b", 0 0, v0x1d17a00_0;  alias, 1 drivers
v0x1d1bd10_0 .net "c", 0 0, v0x1d17aa0_0;  alias, 1 drivers
v0x1d1be00_0 .net "d", 0 0, v0x1d17be0_0;  alias, 1 drivers
v0x1d1bef0_0 .net "out_pos", 0 0, L_0x1d23c60;  alias, 1 drivers
v0x1d1c3c0_0 .net "out_sop", 0 0, L_0x1d1f540;  alias, 1 drivers
S_0x1d1c540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cc9dc0;
 .timescale -12 -12;
E_0x1cb09f0 .event anyedge, v0x1d1d330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d1d330_0;
    %nor/r;
    %assign/vec4 v0x1d1d330_0, 0;
    %wait E_0x1cb09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d16e30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d17cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d17d70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d16e30;
T_4 ;
    %wait E_0x1cc85a0;
    %load/vec4 v0x1d17e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d17cd0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d16e30;
T_5 ;
    %wait E_0x1cc8440;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %wait E_0x1cc8440;
    %load/vec4 v0x1d17cd0_0;
    %store/vec4 v0x1d17d70_0, 0, 1;
    %fork t_1, S_0x1d17160;
    %jmp t_0;
    .scope S_0x1d17160;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d173a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d173a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cc8440;
    %load/vec4 v0x1d173a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d173a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d173a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d16e30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc85a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d17be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d17a00_0, 0;
    %assign/vec4 v0x1d17960_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d17cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d17d70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cc9dc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1ced0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1d330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cc9dc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d1ced0_0;
    %inv;
    %store/vec4 v0x1d1ced0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cc9dc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d17b40_0, v0x1d1d4a0_0, v0x1d1ccf0_0, v0x1d1cd90_0, v0x1d1ce30_0, v0x1d1cf70_0, v0x1d1d1f0_0, v0x1d1d150_0, v0x1d1d0b0_0, v0x1d1d010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cc9dc0;
T_9 ;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cc9dc0;
T_10 ;
    %wait E_0x1cc85a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1d290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
    %load/vec4 v0x1d1d3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1d290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d1d1f0_0;
    %load/vec4 v0x1d1d1f0_0;
    %load/vec4 v0x1d1d150_0;
    %xor;
    %load/vec4 v0x1d1d1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d1d0b0_0;
    %load/vec4 v0x1d1d0b0_0;
    %load/vec4 v0x1d1d010_0;
    %xor;
    %load/vec4 v0x1d1d0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d1d290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1d290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter3/response0/top_module.sv";
