FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 20316.2.0 5f290c7a000a */
/* bench 20316.2.1 cc63cb2e3215 */
/* bench 20316.2.2 75b49a92a5f0 */
/* bench 20316.2.3 05c19f43e457 */
/* bench 20316.2.4 e8bac7786d5c */
/* bench 20316.2.5 bc513254484c */
/* bench 20316.2.6 607ee4d739ad */
/* bench 20316.2.7 fd65c75a63e6 */
/* bench 20316.2.8 2e03cb057e36 */
/* bench 20316.2.9 70462349e44c */
/* bench 20316.2.10 b7670135ccd1 */
/* bench 20316.2.11 b86c204688f6 */
 * Ralink MT7621 specific CPU feature overrides
 *
 * Copyright (C) 2008-2009 Gabor Juhos <juhosg@openwrt.org>
 * Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
 * Copyright (C) 2015 Felix Fietkau <nbd@openwrt.org>
 *
 * This file was derived from: include/asm-mips/cpu-features.h
 *	Copyright (C) 2003, 2004 Ralf Baechle
 *	Copyright (C) 2004 Maciej W. Rozycki
 */
#ifndef _MT7621_CPU_FEATURE_OVERRIDES_H
#define _MT7621_CPU_FEATURE_OVERRIDES_H

#define cpu_has_tlb		1
#define cpu_has_4kex		1
#define cpu_has_3k_cache	0
#define cpu_has_4k_cache	1
#define cpu_has_tx39_cache	0
#define cpu_has_sb1_cache	0
/* bench 23623.1.0 624676651229 */
/* bench 23623.1.1 3890dc820303 */
/* bench 23623.1.2 b52d672fc533 */
/* bench 23623.1.3 073717eaac9c */
/* bench 23623.1.4 cdf35cf91faa */
/* bench 23623.1.5 daa151ff834c */
/* bench 23623.1.6 06a50c30c1f0 */
/* bench 23623.1.7 95032f293eaa */
/* bench 23623.1.8 7cbd86374261 */
#define cpu_has_counter		1
#define cpu_has_watch		1
#define cpu_has_divec		1

#define cpu_has_prefetch	1
#define cpu_has_ejtag		1
#define cpu_has_llsc		1

#define cpu_has_mips16		1
#define cpu_has_mdmx		0
#define cpu_has_mips3d		0
#define cpu_has_smartmips	0

#define cpu_has_mips32r1	1
#define cpu_has_mips32r2	1
#define cpu_has_mips64r1	0
#define cpu_has_mips64r2	0

#define cpu_has_dsp		1
#define cpu_has_dsp2		0
#define cpu_has_mipsmt		1

#define cpu_has_64bits		0
#define cpu_has_64bit_zero_reg	0
#define cpu_has_64bit_gp_regs	0

#define cpu_dcache_line_size()	32
#define cpu_icache_line_size()	32

#define cpu_has_dc_aliases	0
#define cpu_has_vtag_icache	0

#define cpu_has_rixi		0
#define cpu_has_tlbinv		0
#define cpu_has_userlocal	1

#endif /* _MT7621_CPU_FEATURE_OVERRIDES_H */
