<stg><name>fir_fixed</name>


<trans_list>

<trans id="2000" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="2" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="3" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="4" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="5" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="6" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="7" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="8" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="9" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="10" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="11" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="12" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="13" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="14" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="15" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="16" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="17" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="18" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="19" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="20" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="21" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="22" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="23" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="24" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="25" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="26" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="27" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="28" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="29" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="30" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="31" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="32" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="33" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="34" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="35" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="36" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="37" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="38" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="39" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="40" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="41" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="42" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="43" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="44" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="45" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="46" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="47" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="48" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="49" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="50" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="51" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="52" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="53" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="54" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="55" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="56" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="57" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="58" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="59" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="60" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="61" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="62" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="63" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="64" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="65" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="66" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="67" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="68" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="105" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x_V), !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %h_V), !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="17">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i17* %y_V), !map !53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fir_fixed_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:4  %x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_0 = phi i8 [ 99, %codeRepl ], [ %add_ln12_65, %174 ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="8">
<![CDATA[
:1  %i_0_0_cast = sext i8 %i_0_0 to i32

]]></Node>
<StgValue><ssdm name="i_0_0_cast"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0_0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_33, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln9 = icmp eq i8 %i_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln9, label %2, label %4

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12 = add i8 %i_0_0, -1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln12_1 = zext i8 %add_ln12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_1

]]></Node>
<StgValue><ssdm name="regs_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load = load i16* %regs_V_addr, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12 = zext i32 %i_0_0_cast to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load = load i16* %regs_V_addr, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %regs_V_addr_1 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="regs_V_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:6  store i16 %regs_V_load, i16* %regs_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8 = add i8 %i_0_0, -1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8 = sext i8 %add_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %icmp_ln8 = icmp sgt i8 %i_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln8, label %7, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_1 = icmp eq i8 %add_ln8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_1, label %6, label %8

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_1 = add i8 %i_0_0, -2

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12 = sext i8 %add_ln12_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_3 = zext i32 %sext_ln12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_2 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_3

]]></Node>
<StgValue><ssdm name="regs_V_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_1 = load i16* %regs_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_2 = zext i32 %sext_ln8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_1 = load i16* %regs_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_14 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_2

]]></Node>
<StgValue><ssdm name="regs_V_addr_14"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_1, i16* %regs_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_1 = add i8 %i_0_0, -2

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_1 = sext i8 %add_ln8_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_65, label %.preheader.preheader, label %11

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_2 = icmp eq i8 %add_ln8_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_2, label %10, label %12

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_2 = add i8 %i_0_0, -3

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_1 = sext i8 %add_ln12_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_5 = zext i32 %sext_ln12_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_26 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_5

]]></Node>
<StgValue><ssdm name="regs_V_addr_26"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_2 = load i16* %regs_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_4 = zext i32 %sext_ln8_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_4"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_2 = load i16* %regs_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_66 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_4

]]></Node>
<StgValue><ssdm name="regs_V_addr_66"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_2, i16* %regs_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_2 = add i8 %i_0_0, -3

]]></Node>
<StgValue><ssdm name="add_ln8_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_2 = sext i8 %add_ln8_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_2"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_66, label %.preheader.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_3 = icmp eq i8 %add_ln8_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_3"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_3, label %14, label %16

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_3 = add i8 %i_0_0, -4

]]></Node>
<StgValue><ssdm name="add_ln12_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_2 = sext i8 %add_ln12_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_7 = zext i32 %sext_ln12_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_7"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_3 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_7

]]></Node>
<StgValue><ssdm name="regs_V_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_3 = load i16* %regs_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_3"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_6 = zext i32 %sext_ln8_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_6"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_3 = load i16* %regs_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_3"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_67 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_6

]]></Node>
<StgValue><ssdm name="regs_V_addr_67"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_3, i16* %regs_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_3 = add i8 %i_0_0, -4

]]></Node>
<StgValue><ssdm name="add_ln8_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_3 = sext i8 %add_ln8_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_3"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_67, label %.preheader.preheader, label %19

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_4 = icmp eq i8 %add_ln8_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_4"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_4, label %18, label %20

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_4 = add i8 %i_0_0, -5

]]></Node>
<StgValue><ssdm name="add_ln12_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_3 = sext i8 %add_ln12_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_9 = zext i32 %sext_ln12_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_9"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_4 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_9

]]></Node>
<StgValue><ssdm name="regs_V_addr_4"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_4 = load i16* %regs_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_4"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
<literal name="icmp_ln9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_8 = zext i32 %sext_ln8_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_8"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_4 = load i16* %regs_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_4"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_68 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_8

]]></Node>
<StgValue><ssdm name="regs_V_addr_68"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_4, i16* %regs_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_4 = add i8 %i_0_0, -5

]]></Node>
<StgValue><ssdm name="add_ln8_4"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_4 = sext i8 %add_ln8_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_4"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_68, label %.preheader.preheader, label %23

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_5 = icmp eq i8 %add_ln8_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_5"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_5, label %22, label %24

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_5 = add i8 %i_0_0, -6

]]></Node>
<StgValue><ssdm name="add_ln12_5"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_4 = sext i8 %add_ln12_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_4"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_11 = zext i32 %sext_ln12_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_11"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_5 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_11

]]></Node>
<StgValue><ssdm name="regs_V_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_5 = load i16* %regs_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_5"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
<literal name="icmp_ln9_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_10 = zext i32 %sext_ln8_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_10"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_5 = load i16* %regs_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_5"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_69 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_10

]]></Node>
<StgValue><ssdm name="regs_V_addr_69"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_5, i16* %regs_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_5 = add i8 %i_0_0, -6

]]></Node>
<StgValue><ssdm name="add_ln8_5"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_5 = sext i8 %add_ln8_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_5"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_69, label %.preheader.preheader, label %27

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_6 = icmp eq i8 %add_ln8_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_6"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_6, label %26, label %28

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_6 = add i8 %i_0_0, -7

]]></Node>
<StgValue><ssdm name="add_ln12_6"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_5 = sext i8 %add_ln12_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_5"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_13 = zext i32 %sext_ln12_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_13"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_6 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_13

]]></Node>
<StgValue><ssdm name="regs_V_addr_6"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_6 = load i16* %regs_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_6"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="icmp_ln9_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_12 = zext i32 %sext_ln8_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_12"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_6 = load i16* %regs_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_6"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_70 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_12

]]></Node>
<StgValue><ssdm name="regs_V_addr_70"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_6, i16* %regs_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_6 = add i8 %i_0_0, -7

]]></Node>
<StgValue><ssdm name="add_ln8_6"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_6 = sext i8 %add_ln8_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_6"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_70, label %.preheader.preheader, label %31

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_7 = icmp eq i8 %add_ln8_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_7"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_7, label %30, label %32

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_7 = add i8 %i_0_0, -8

]]></Node>
<StgValue><ssdm name="add_ln12_7"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_6 = sext i8 %add_ln12_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_6"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_15 = zext i32 %sext_ln12_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_15"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_7 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_15

]]></Node>
<StgValue><ssdm name="regs_V_addr_7"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_7 = load i16* %regs_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_7"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="icmp_ln9_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_14 = zext i32 %sext_ln8_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_14"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_7 = load i16* %regs_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_7"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_71 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_14

]]></Node>
<StgValue><ssdm name="regs_V_addr_71"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_7, i16* %regs_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_7 = add i8 %i_0_0, -8

]]></Node>
<StgValue><ssdm name="add_ln8_7"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_7 = sext i8 %add_ln8_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_7"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_71, label %.preheader.preheader, label %35

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_8 = icmp eq i8 %add_ln8_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_8"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_8, label %34, label %36

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_8 = add i8 %i_0_0, -9

]]></Node>
<StgValue><ssdm name="add_ln12_8"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_7 = sext i8 %add_ln12_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_7"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_17 = zext i32 %sext_ln12_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_17"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_8 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_17

]]></Node>
<StgValue><ssdm name="regs_V_addr_8"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_8 = load i16* %regs_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_8"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="icmp_ln9_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_16 = zext i32 %sext_ln8_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_16"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_8 = load i16* %regs_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_8"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_72 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_16

]]></Node>
<StgValue><ssdm name="regs_V_addr_72"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_8, i16* %regs_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_8 = add i8 %i_0_0, -9

]]></Node>
<StgValue><ssdm name="add_ln8_8"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_8 = sext i8 %add_ln8_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_8"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_72, label %.preheader.preheader, label %39

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_9 = icmp eq i8 %add_ln8_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_9"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_9, label %38, label %40

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_9 = add i8 %i_0_0, -10

]]></Node>
<StgValue><ssdm name="add_ln12_9"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_8 = sext i8 %add_ln12_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_8"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_19 = zext i32 %sext_ln12_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_19"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_9 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_19

]]></Node>
<StgValue><ssdm name="regs_V_addr_9"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_9 = load i16* %regs_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_9"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="icmp_ln9_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_18 = zext i32 %sext_ln8_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_18"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_9 = load i16* %regs_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_9"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_73 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_18

]]></Node>
<StgValue><ssdm name="regs_V_addr_73"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_9, i16* %regs_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_9 = add i8 %i_0_0, -10

]]></Node>
<StgValue><ssdm name="add_ln8_9"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_9 = sext i8 %add_ln8_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_9"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_73, label %.preheader.preheader, label %43

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_10 = icmp eq i8 %add_ln8_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_10"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_10, label %42, label %44

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_10 = add i8 %i_0_0, -11

]]></Node>
<StgValue><ssdm name="add_ln12_10"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_9 = sext i8 %add_ln12_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_9"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_21 = zext i32 %sext_ln12_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_21"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_10 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_21

]]></Node>
<StgValue><ssdm name="regs_V_addr_10"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_10 = load i16* %regs_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_10"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln9_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_20 = zext i32 %sext_ln8_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_20"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_10 = load i16* %regs_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_10"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_74 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_20

]]></Node>
<StgValue><ssdm name="regs_V_addr_74"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_10, i16* %regs_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_10 = add i8 %i_0_0, -11

]]></Node>
<StgValue><ssdm name="add_ln8_10"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_10 = sext i8 %add_ln8_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_10"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_74, label %.preheader.preheader, label %47

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_11 = icmp eq i8 %add_ln8_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_11"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_11, label %46, label %48

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_11 = add i8 %i_0_0, -12

]]></Node>
<StgValue><ssdm name="add_ln12_11"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_10 = sext i8 %add_ln12_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_10"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_23 = zext i32 %sext_ln12_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_23"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_11 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_23

]]></Node>
<StgValue><ssdm name="regs_V_addr_11"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_11 = load i16* %regs_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_11"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="icmp_ln9_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_22 = zext i32 %sext_ln8_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_22"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_11 = load i16* %regs_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_11"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_75 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_22

]]></Node>
<StgValue><ssdm name="regs_V_addr_75"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_11, i16* %regs_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_11 = add i8 %i_0_0, -12

]]></Node>
<StgValue><ssdm name="add_ln8_11"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_11 = sext i8 %add_ln8_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_11"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_75, label %.preheader.preheader, label %51

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_12 = icmp eq i8 %add_ln8_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_12"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_12, label %50, label %52

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_12 = add i8 %i_0_0, -13

]]></Node>
<StgValue><ssdm name="add_ln12_12"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_11 = sext i8 %add_ln12_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_11"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_25 = zext i32 %sext_ln12_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_25"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_12 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_25

]]></Node>
<StgValue><ssdm name="regs_V_addr_12"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_12 = load i16* %regs_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_12"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
<literal name="icmp_ln9_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_24 = zext i32 %sext_ln8_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_24"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_12 = load i16* %regs_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_12"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_76 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_24

]]></Node>
<StgValue><ssdm name="regs_V_addr_76"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_12, i16* %regs_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_12 = add i8 %i_0_0, -13

]]></Node>
<StgValue><ssdm name="add_ln8_12"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_12 = sext i8 %add_ln8_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_12"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_76, label %.preheader.preheader, label %55

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_13 = icmp eq i8 %add_ln8_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_13"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_13, label %54, label %56

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_13 = add i8 %i_0_0, -14

]]></Node>
<StgValue><ssdm name="add_ln12_13"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_12 = sext i8 %add_ln12_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_12"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_27 = zext i32 %sext_ln12_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_27"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_13 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_27

]]></Node>
<StgValue><ssdm name="regs_V_addr_13"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_13 = load i16* %regs_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_13"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
<literal name="icmp_ln9_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_26 = zext i32 %sext_ln8_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_26"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_13 = load i16* %regs_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_13"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_77 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_26

]]></Node>
<StgValue><ssdm name="regs_V_addr_77"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_13, i16* %regs_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_13 = add i8 %i_0_0, -14

]]></Node>
<StgValue><ssdm name="add_ln8_13"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_13 = sext i8 %add_ln8_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_13"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_77, label %.preheader.preheader, label %59

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_14 = icmp eq i8 %add_ln8_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_14"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_14, label %58, label %60

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_14 = add i8 %i_0_0, -15

]]></Node>
<StgValue><ssdm name="add_ln12_14"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_13 = sext i8 %add_ln12_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_13"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_29 = zext i32 %sext_ln12_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_29"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_78 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_29

]]></Node>
<StgValue><ssdm name="regs_V_addr_78"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_14 = load i16* %regs_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_14"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
<literal name="icmp_ln9_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_28 = zext i32 %sext_ln8_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_28"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_14 = load i16* %regs_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_14"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_79 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_28

]]></Node>
<StgValue><ssdm name="regs_V_addr_79"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_14, i16* %regs_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_14 = add i8 %i_0_0, -15

]]></Node>
<StgValue><ssdm name="add_ln8_14"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_14 = sext i8 %add_ln8_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_14"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_78, label %.preheader.preheader, label %63

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_15 = icmp eq i8 %add_ln8_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_15"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_15, label %62, label %64

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_15 = add i8 %i_0_0, -16

]]></Node>
<StgValue><ssdm name="add_ln12_15"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_14 = sext i8 %add_ln12_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_14"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_31 = zext i32 %sext_ln12_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_31"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_15 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_31

]]></Node>
<StgValue><ssdm name="regs_V_addr_15"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_15 = load i16* %regs_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_15"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="icmp_ln9_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_30 = zext i32 %sext_ln8_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_30"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_15 = load i16* %regs_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_15"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_80 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_30

]]></Node>
<StgValue><ssdm name="regs_V_addr_80"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_15, i16* %regs_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_15 = add i8 %i_0_0, -16

]]></Node>
<StgValue><ssdm name="add_ln8_15"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_15 = sext i8 %add_ln8_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_15"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_79, label %.preheader.preheader, label %67

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_16 = icmp eq i8 %add_ln8_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_16"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_16, label %66, label %68

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_16 = add i8 %i_0_0, -17

]]></Node>
<StgValue><ssdm name="add_ln12_16"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_15 = sext i8 %add_ln12_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_15"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_33 = zext i32 %sext_ln12_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_33"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_16 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_33

]]></Node>
<StgValue><ssdm name="regs_V_addr_16"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_16 = load i16* %regs_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_16"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="icmp_ln9_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %65

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_32 = zext i32 %sext_ln8_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_32"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_16 = load i16* %regs_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_16"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_81 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_32

]]></Node>
<StgValue><ssdm name="regs_V_addr_81"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_16, i16* %regs_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_16 = add i8 %i_0_0, -17

]]></Node>
<StgValue><ssdm name="add_ln8_16"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_16 = sext i8 %add_ln8_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_16"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_80, label %.preheader.preheader, label %71

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_17 = icmp eq i8 %add_ln8_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_17"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_17, label %70, label %72

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_17 = add i8 %i_0_0, -18

]]></Node>
<StgValue><ssdm name="add_ln12_17"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_16 = sext i8 %add_ln12_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_16"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_35 = zext i32 %sext_ln12_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_35"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_17 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_35

]]></Node>
<StgValue><ssdm name="regs_V_addr_17"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_17 = load i16* %regs_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_17"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
<literal name="icmp_ln9_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_34 = zext i32 %sext_ln8_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_34"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_17 = load i16* %regs_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_17"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_82 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_34

]]></Node>
<StgValue><ssdm name="regs_V_addr_82"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_17, i16* %regs_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_17 = add i8 %i_0_0, -18

]]></Node>
<StgValue><ssdm name="add_ln8_17"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_17 = sext i8 %add_ln8_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_17"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_81, label %.preheader.preheader, label %75

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_18 = icmp eq i8 %add_ln8_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_18"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_18, label %74, label %76

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_18 = add i8 %i_0_0, -19

]]></Node>
<StgValue><ssdm name="add_ln12_18"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_17 = sext i8 %add_ln12_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_17"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_37 = zext i32 %sext_ln12_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_37"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_18 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_37

]]></Node>
<StgValue><ssdm name="regs_V_addr_18"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_18 = load i16* %regs_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_18"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="icmp_ln9_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %73

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="450" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_36 = zext i32 %sext_ln8_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_36"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_18 = load i16* %regs_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_18"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_83 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_36

]]></Node>
<StgValue><ssdm name="regs_V_addr_83"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_18, i16* %regs_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_18 = add i8 %i_0_0, -19

]]></Node>
<StgValue><ssdm name="add_ln8_18"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_18 = sext i8 %add_ln8_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_18"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_82, label %.preheader.preheader, label %79

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_19 = icmp eq i8 %add_ln8_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_19"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_19, label %78, label %80

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_19 = add i8 %i_0_0, -20

]]></Node>
<StgValue><ssdm name="add_ln12_19"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_18 = sext i8 %add_ln12_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_18"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_39 = zext i32 %sext_ln12_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_39"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_19 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_39

]]></Node>
<StgValue><ssdm name="regs_V_addr_19"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_19 = load i16* %regs_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_19"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="icmp_ln9_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %77

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_38 = zext i32 %sext_ln8_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_38"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_19 = load i16* %regs_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_19"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_84 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_38

]]></Node>
<StgValue><ssdm name="regs_V_addr_84"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_19, i16* %regs_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_19 = add i8 %i_0_0, -20

]]></Node>
<StgValue><ssdm name="add_ln8_19"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_19 = sext i8 %add_ln8_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_19"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_83, label %.preheader.preheader, label %83

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_20 = icmp eq i8 %add_ln8_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_20"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_20, label %82, label %84

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_20 = add i8 %i_0_0, -21

]]></Node>
<StgValue><ssdm name="add_ln12_20"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_19 = sext i8 %add_ln12_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_19"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_41 = zext i32 %sext_ln12_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_41"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_20 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_41

]]></Node>
<StgValue><ssdm name="regs_V_addr_20"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_20 = load i16* %regs_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_20"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="icmp_ln9_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="486" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_40 = zext i32 %sext_ln8_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_40"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_20 = load i16* %regs_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_20"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_85 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_40

]]></Node>
<StgValue><ssdm name="regs_V_addr_85"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_20, i16* %regs_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_20 = add i8 %i_0_0, -21

]]></Node>
<StgValue><ssdm name="add_ln8_20"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_20 = sext i8 %add_ln8_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_20"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_84, label %.preheader.preheader, label %87

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_21 = icmp eq i8 %add_ln8_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_21"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_21, label %86, label %88

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_21 = add i8 %i_0_0, -22

]]></Node>
<StgValue><ssdm name="add_ln12_21"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_20 = sext i8 %add_ln12_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_20"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_43 = zext i32 %sext_ln12_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_43"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_21 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_43

]]></Node>
<StgValue><ssdm name="regs_V_addr_21"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_21 = load i16* %regs_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_21"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
<literal name="icmp_ln9_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %85

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_42 = zext i32 %sext_ln8_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_42"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_21 = load i16* %regs_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_21"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_86 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_42

]]></Node>
<StgValue><ssdm name="regs_V_addr_86"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_21, i16* %regs_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_21 = add i8 %i_0_0, -22

]]></Node>
<StgValue><ssdm name="add_ln8_21"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_21 = sext i8 %add_ln8_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_21"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_85, label %.preheader.preheader, label %91

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_22 = icmp eq i8 %add_ln8_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_22"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_22, label %90, label %92

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_22 = add i8 %i_0_0, -23

]]></Node>
<StgValue><ssdm name="add_ln12_22"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_21 = sext i8 %add_ln12_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_21"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_45 = zext i32 %sext_ln12_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_45"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_22 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_45

]]></Node>
<StgValue><ssdm name="regs_V_addr_22"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_22 = load i16* %regs_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_22"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
<literal name="icmp_ln9_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="522" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_44 = zext i32 %sext_ln8_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_44"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_22 = load i16* %regs_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_22"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_87 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_44

]]></Node>
<StgValue><ssdm name="regs_V_addr_87"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_22, i16* %regs_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %89

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_22 = add i8 %i_0_0, -23

]]></Node>
<StgValue><ssdm name="add_ln8_22"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_22 = sext i8 %add_ln8_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_22"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_86, label %.preheader.preheader, label %95

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_23 = icmp eq i8 %add_ln8_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_23"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_23, label %94, label %96

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_23 = add i8 %i_0_0, -24

]]></Node>
<StgValue><ssdm name="add_ln12_23"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_22 = sext i8 %add_ln12_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_22"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_47 = zext i32 %sext_ln12_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_47"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_23 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_47

]]></Node>
<StgValue><ssdm name="regs_V_addr_23"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_23 = load i16* %regs_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_23"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
<literal name="icmp_ln9_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %93

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_46 = zext i32 %sext_ln8_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_46"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_23 = load i16* %regs_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_23"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_88 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_46

]]></Node>
<StgValue><ssdm name="regs_V_addr_88"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_23, i16* %regs_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %93

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_23 = add i8 %i_0_0, -24

]]></Node>
<StgValue><ssdm name="add_ln8_23"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_23 = sext i8 %add_ln8_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_23"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_87, label %.preheader.preheader, label %99

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_24 = icmp eq i8 %add_ln8_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_24"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_24, label %98, label %100

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_24 = add i8 %i_0_0, -25

]]></Node>
<StgValue><ssdm name="add_ln12_24"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_23 = sext i8 %add_ln12_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_23"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_49 = zext i32 %sext_ln12_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_49"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_24 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_49

]]></Node>
<StgValue><ssdm name="regs_V_addr_24"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_24 = load i16* %regs_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_24"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
<literal name="icmp_ln9_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %97

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_48 = zext i32 %sext_ln8_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_48"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_24 = load i16* %regs_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_24"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_89 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_48

]]></Node>
<StgValue><ssdm name="regs_V_addr_89"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_24, i16* %regs_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %97

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_24 = add i8 %i_0_0, -25

]]></Node>
<StgValue><ssdm name="add_ln8_24"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_24 = sext i8 %add_ln8_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_24"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_24, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_88, label %.preheader.preheader, label %103

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_25 = icmp eq i8 %add_ln8_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_25"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_25, label %102, label %104

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_25 = add i8 %i_0_0, -26

]]></Node>
<StgValue><ssdm name="add_ln12_25"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_24 = sext i8 %add_ln12_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_24"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_51 = zext i32 %sext_ln12_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_51"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_25 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_51

]]></Node>
<StgValue><ssdm name="regs_V_addr_25"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_25 = load i16* %regs_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_25"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="icmp_ln9_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %101

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_50 = zext i32 %sext_ln8_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_50"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_25 = load i16* %regs_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_25"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_90 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_50

]]></Node>
<StgValue><ssdm name="regs_V_addr_90"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_25, i16* %regs_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %101

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_25 = add i8 %i_0_0, -26

]]></Node>
<StgValue><ssdm name="add_ln8_25"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_25 = sext i8 %add_ln8_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_25"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_89, label %.preheader.preheader, label %107

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_26 = icmp eq i8 %add_ln8_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_26"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_26, label %106, label %108

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_26 = add i8 %i_0_0, -27

]]></Node>
<StgValue><ssdm name="add_ln12_26"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_25 = sext i8 %add_ln12_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_25"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_53 = zext i32 %sext_ln12_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_53"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_91 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_53

]]></Node>
<StgValue><ssdm name="regs_V_addr_91"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_26 = load i16* %regs_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_26"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
<literal name="icmp_ln9_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %105

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_52 = zext i32 %sext_ln8_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_52"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_26 = load i16* %regs_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_26"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_92 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_52

]]></Node>
<StgValue><ssdm name="regs_V_addr_92"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_26, i16* %regs_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_26 = add i8 %i_0_0, -27

]]></Node>
<StgValue><ssdm name="add_ln8_26"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_26 = sext i8 %add_ln8_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_26"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_26, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_90, label %.preheader.preheader, label %111

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_27 = icmp eq i8 %add_ln8_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_27"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_27, label %110, label %112

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_27 = add i8 %i_0_0, -28

]]></Node>
<StgValue><ssdm name="add_ln12_27"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_26 = sext i8 %add_ln12_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_26"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_55 = zext i32 %sext_ln12_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_55"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_27 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_55

]]></Node>
<StgValue><ssdm name="regs_V_addr_27"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_27 = load i16* %regs_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_27"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
<literal name="icmp_ln9_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %109

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="612" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_54 = zext i32 %sext_ln8_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_54"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_27 = load i16* %regs_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_27"/></StgValue>
</operation>

<operation id="614" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_93 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_54

]]></Node>
<StgValue><ssdm name="regs_V_addr_93"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_27, i16* %regs_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %109

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_27 = add i8 %i_0_0, -28

]]></Node>
<StgValue><ssdm name="add_ln8_27"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_27 = sext i8 %add_ln8_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_27"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_91, label %.preheader.preheader, label %115

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_28 = icmp eq i8 %add_ln8_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_28"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_28, label %114, label %116

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_28 = add i8 %i_0_0, -29

]]></Node>
<StgValue><ssdm name="add_ln12_28"/></StgValue>
</operation>

<operation id="624" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_27 = sext i8 %add_ln12_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_27"/></StgValue>
</operation>

<operation id="625" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_57 = zext i32 %sext_ln12_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_57"/></StgValue>
</operation>

<operation id="626" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_28 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_57

]]></Node>
<StgValue><ssdm name="regs_V_addr_28"/></StgValue>
</operation>

<operation id="627" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_28 = load i16* %regs_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_28"/></StgValue>
</operation>

<operation id="628" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="629" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="icmp_ln9_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %113

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="630" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_56 = zext i32 %sext_ln8_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_56"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_28 = load i16* %regs_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_28"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_94 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_56

]]></Node>
<StgValue><ssdm name="regs_V_addr_94"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_28, i16* %regs_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_28 = add i8 %i_0_0, -29

]]></Node>
<StgValue><ssdm name="add_ln8_28"/></StgValue>
</operation>

<operation id="636" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_28 = sext i8 %add_ln8_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_28"/></StgValue>
</operation>

<operation id="637" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_28, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="638" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_92, label %.preheader.preheader, label %119

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_29 = icmp eq i8 %add_ln8_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_29"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_29, label %118, label %120

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_29 = add i8 %i_0_0, -30

]]></Node>
<StgValue><ssdm name="add_ln12_29"/></StgValue>
</operation>

<operation id="642" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_28 = sext i8 %add_ln12_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_28"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_59 = zext i32 %sext_ln12_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_59"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_29 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_59

]]></Node>
<StgValue><ssdm name="regs_V_addr_29"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_29 = load i16* %regs_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_29"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="647" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="icmp_ln9_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="648" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_58 = zext i32 %sext_ln8_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_58"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_29 = load i16* %regs_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_29"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_95 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_58

]]></Node>
<StgValue><ssdm name="regs_V_addr_95"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_29, i16* %regs_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %117

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_29 = add i8 %i_0_0, -30

]]></Node>
<StgValue><ssdm name="add_ln8_29"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_29 = sext i8 %add_ln8_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_29"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_93, label %.preheader.preheader, label %123

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_30 = icmp eq i8 %add_ln8_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_30"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_30, label %122, label %124

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_30 = add i8 %i_0_0, -31

]]></Node>
<StgValue><ssdm name="add_ln12_30"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_29 = sext i8 %add_ln12_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_29"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_61 = zext i32 %sext_ln12_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_61"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_30 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_61

]]></Node>
<StgValue><ssdm name="regs_V_addr_30"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_30 = load i16* %regs_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_30"/></StgValue>
</operation>

<operation id="664" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="665" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="icmp_ln9_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %121

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="666" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_60 = zext i32 %sext_ln8_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_60"/></StgValue>
</operation>

<operation id="667" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_30 = load i16* %regs_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_30"/></StgValue>
</operation>

<operation id="668" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_96 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_60

]]></Node>
<StgValue><ssdm name="regs_V_addr_96"/></StgValue>
</operation>

<operation id="669" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_30, i16* %regs_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %121

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_30 = add i8 %i_0_0, -31

]]></Node>
<StgValue><ssdm name="add_ln8_30"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_30 = sext i8 %add_ln8_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_30"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_94, label %.preheader.preheader, label %127

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_31 = icmp eq i8 %add_ln8_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_31"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_31, label %126, label %128

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_31 = add i8 %i_0_0, -32

]]></Node>
<StgValue><ssdm name="add_ln12_31"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_30 = sext i8 %add_ln12_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_30"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_63 = zext i32 %sext_ln12_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_63"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_31 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_63

]]></Node>
<StgValue><ssdm name="regs_V_addr_31"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_31 = load i16* %regs_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_31"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="icmp_ln9_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %125

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_62 = zext i32 %sext_ln8_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_62"/></StgValue>
</operation>

<operation id="685" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_31 = load i16* %regs_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_31"/></StgValue>
</operation>

<operation id="686" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_97 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_62

]]></Node>
<StgValue><ssdm name="regs_V_addr_97"/></StgValue>
</operation>

<operation id="687" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_31, i16* %regs_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="689" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_31 = add i8 %i_0_0, -32

]]></Node>
<StgValue><ssdm name="add_ln8_31"/></StgValue>
</operation>

<operation id="690" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_31 = sext i8 %add_ln8_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_31"/></StgValue>
</operation>

<operation id="691" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="692" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_95, label %.preheader.preheader, label %131

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="693" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_32 = icmp eq i8 %add_ln8_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_32"/></StgValue>
</operation>

<operation id="694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_32, label %130, label %132

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_32 = add i8 %i_0_0, -33

]]></Node>
<StgValue><ssdm name="add_ln12_32"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_31 = sext i8 %add_ln12_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_31"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_65 = zext i32 %sext_ln12_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_65"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_32 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_65

]]></Node>
<StgValue><ssdm name="regs_V_addr_32"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:5  %regs_V_load_32 = load i16* %regs_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_32"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
<literal name="icmp_ln9_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="702" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_64 = zext i32 %sext_ln8_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_64"/></StgValue>
</operation>

<operation id="703" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:5  %regs_V_load_32 = load i16* %regs_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_32"/></StgValue>
</operation>

<operation id="704" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_98 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_64

]]></Node>
<StgValue><ssdm name="regs_V_addr_98"/></StgValue>
</operation>

<operation id="705" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_32, i16* %regs_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="706" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %129

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="707" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_32 = add i8 %i_0_0, -33

]]></Node>
<StgValue><ssdm name="add_ln8_32"/></StgValue>
</operation>

<operation id="708" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_32 = sext i8 %add_ln8_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_32"/></StgValue>
</operation>

<operation id="709" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_32, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="710" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_96, label %.preheader.preheader, label %135

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="711" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_33 = icmp eq i8 %add_ln8_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_33"/></StgValue>
</operation>

<operation id="712" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_33, label %134, label %136

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="713" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_33 = add i8 %i_0_0, -34

]]></Node>
<StgValue><ssdm name="add_ln12_33"/></StgValue>
</operation>

<operation id="714" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_32 = sext i8 %add_ln12_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_32"/></StgValue>
</operation>

<operation id="715" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_67 = zext i32 %sext_ln12_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_67"/></StgValue>
</operation>

<operation id="716" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_33 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_67

]]></Node>
<StgValue><ssdm name="regs_V_addr_33"/></StgValue>
</operation>

<operation id="717" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_33 = load i16* %regs_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_33"/></StgValue>
</operation>

<operation id="718" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="719" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
<literal name="icmp_ln9_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %133

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="720" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_66 = zext i32 %sext_ln8_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_66"/></StgValue>
</operation>

<operation id="721" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_33 = load i16* %regs_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_33"/></StgValue>
</operation>

<operation id="722" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_99 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_66

]]></Node>
<StgValue><ssdm name="regs_V_addr_99"/></StgValue>
</operation>

<operation id="723" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
:7  store i16 %regs_V_load_33, i16* %regs_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="724" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %133

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="725" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_33 = add i8 %i_0_0, -34

]]></Node>
<StgValue><ssdm name="add_ln8_33"/></StgValue>
</operation>

<operation id="726" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_33 = sext i8 %add_ln8_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_33"/></StgValue>
</operation>

<operation id="727" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="728" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_97, label %.preheader.preheader, label %139

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="729" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_34 = icmp eq i8 %add_ln8_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_34"/></StgValue>
</operation>

<operation id="730" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_34, label %138, label %140

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="731" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
<literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_34 = add i8 %i_0_0, -35

]]></Node>
<StgValue><ssdm name="add_ln12_34"/></StgValue>
</operation>

<operation id="732" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
<literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_33 = sext i8 %add_ln12_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_33"/></StgValue>
</operation>

<operation id="733" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
<literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_69 = zext i32 %sext_ln12_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_69"/></StgValue>
</operation>

<operation id="734" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
<literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_34 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_69

]]></Node>
<StgValue><ssdm name="regs_V_addr_34"/></StgValue>
</operation>

<operation id="735" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
<literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_34 = load i16* %regs_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_34"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="736" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_68 = zext i32 %sext_ln8_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_68"/></StgValue>
</operation>

<operation id="737" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_34 = load i16* %regs_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_34"/></StgValue>
</operation>

<operation id="738" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_100 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_68

]]></Node>
<StgValue><ssdm name="regs_V_addr_100"/></StgValue>
</operation>

<operation id="739" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_34, i16* %regs_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="740" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="741" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %137

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="743" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln8_34 = add i8 %i_0_0, -35

]]></Node>
<StgValue><ssdm name="add_ln8_34"/></StgValue>
</operation>

<operation id="744" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln8_34 = sext i8 %add_ln8_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_34"/></StgValue>
</operation>

<operation id="745" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_34, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="746" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_98, label %.preheader.preheader, label %143

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="747" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln9_35 = icmp eq i8 %add_ln8_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_35"/></StgValue>
</operation>

<operation id="748" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln9_35, label %142, label %144

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="749" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
<literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_35 = add i8 %i_0_0, -36

]]></Node>
<StgValue><ssdm name="add_ln12_35"/></StgValue>
</operation>

<operation id="750" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
<literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_34 = sext i8 %add_ln12_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_34"/></StgValue>
</operation>

<operation id="751" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
<literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_71 = zext i32 %sext_ln12_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_71"/></StgValue>
</operation>

<operation id="752" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
<literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_35 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_71

]]></Node>
<StgValue><ssdm name="regs_V_addr_35"/></StgValue>
</operation>

<operation id="753" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
<literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_35 = load i16* %regs_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_35"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="754" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_70 = zext i32 %sext_ln8_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_70"/></StgValue>
</operation>

<operation id="755" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_35 = load i16* %regs_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_35"/></StgValue>
</operation>

<operation id="756" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_101 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_70

]]></Node>
<StgValue><ssdm name="regs_V_addr_101"/></StgValue>
</operation>

<operation id="757" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_35, i16* %regs_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="758" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %141

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="759" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
:0  store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="760" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %141

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="761" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="8">
<![CDATA[
:0  %trunc_ln8 = trunc i8 %i_0_0 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="762" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln8_35 = add i8 -36, %i_0_0

]]></Node>
<StgValue><ssdm name="add_ln8_35"/></StgValue>
</operation>

<operation id="763" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln8_35 = sext i8 %add_ln8_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln8_35"/></StgValue>
</operation>

<operation id="764" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln8_36 = add i7 -36, %trunc_ln8

]]></Node>
<StgValue><ssdm name="add_ln8_36"/></StgValue>
</operation>

<operation id="765" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:4  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_36, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="766" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_99, label %.preheader.preheader, label %145

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="767" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln12_36 = add i8 %i_0_0, -37

]]></Node>
<StgValue><ssdm name="add_ln12_36"/></StgValue>
</operation>

<operation id="768" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln12_35 = sext i8 %add_ln12_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_35"/></StgValue>
</operation>

<operation id="769" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln12_73 = zext i32 %sext_ln12_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_73"/></StgValue>
</operation>

<operation id="770" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %regs_V_addr_36 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_73

]]></Node>
<StgValue><ssdm name="regs_V_addr_36"/></StgValue>
</operation>

<operation id="771" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_36 = load i16* %regs_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_36"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="772" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln12_72 = zext i32 %sext_ln8_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_72"/></StgValue>
</operation>

<operation id="773" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="7">
<![CDATA[
:5  %regs_V_load_36 = load i16* %regs_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_36"/></StgValue>
</operation>

<operation id="774" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %regs_V_addr_102 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_72

]]></Node>
<StgValue><ssdm name="regs_V_addr_102"/></StgValue>
</operation>

<operation id="775" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:7  store i16 %regs_V_load_36, i16* %regs_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="776" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %add_ln8_37 = add i7 %trunc_ln8, -37

]]></Node>
<StgValue><ssdm name="add_ln8_37"/></StgValue>
</operation>

<operation id="777" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:9  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="778" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_100, label %.preheader.preheader, label %146

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="779" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_37 = add i8 %i_0_0, -38

]]></Node>
<StgValue><ssdm name="add_ln12_37"/></StgValue>
</operation>

<operation id="780" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_36 = sext i8 %add_ln12_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_36"/></StgValue>
</operation>

<operation id="781" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_74 = zext i32 %sext_ln12_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_74"/></StgValue>
</operation>

<operation id="782" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_37 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_74

]]></Node>
<StgValue><ssdm name="regs_V_addr_37"/></StgValue>
</operation>

<operation id="783" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_37 = load i16* %regs_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_37"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="784" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_37 = load i16* %regs_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_37"/></StgValue>
</operation>

<operation id="785" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_37, i16* %regs_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="786" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_38 = add i7 %trunc_ln8, -38

]]></Node>
<StgValue><ssdm name="add_ln8_38"/></StgValue>
</operation>

<operation id="787" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_38, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="788" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_101, label %.preheader.preheader, label %147

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="789" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_38 = add i8 %i_0_0, -39

]]></Node>
<StgValue><ssdm name="add_ln12_38"/></StgValue>
</operation>

<operation id="790" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_37 = sext i8 %add_ln12_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_37"/></StgValue>
</operation>

<operation id="791" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_75 = zext i32 %sext_ln12_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_75"/></StgValue>
</operation>

<operation id="792" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_38 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_75

]]></Node>
<StgValue><ssdm name="regs_V_addr_38"/></StgValue>
</operation>

<operation id="793" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_38 = load i16* %regs_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_38"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="794" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_38 = load i16* %regs_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_38"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_38, i16* %regs_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_39 = add i7 %trunc_ln8, -39

]]></Node>
<StgValue><ssdm name="add_ln8_39"/></StgValue>
</operation>

<operation id="797" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_102, label %.preheader.preheader, label %148

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="799" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_39 = add i8 %i_0_0, -40

]]></Node>
<StgValue><ssdm name="add_ln12_39"/></StgValue>
</operation>

<operation id="800" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_38 = sext i8 %add_ln12_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_38"/></StgValue>
</operation>

<operation id="801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_76 = zext i32 %sext_ln12_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_76"/></StgValue>
</operation>

<operation id="802" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_39 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_76

]]></Node>
<StgValue><ssdm name="regs_V_addr_39"/></StgValue>
</operation>

<operation id="803" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_39 = load i16* %regs_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_39"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="804" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_39 = load i16* %regs_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_39"/></StgValue>
</operation>

<operation id="805" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_39, i16* %regs_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="806" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_40 = add i7 %trunc_ln8, -40

]]></Node>
<StgValue><ssdm name="add_ln8_40"/></StgValue>
</operation>

<operation id="807" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_40, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="808" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_103, label %.preheader.preheader, label %149

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="809" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_40 = add i8 %i_0_0, -41

]]></Node>
<StgValue><ssdm name="add_ln12_40"/></StgValue>
</operation>

<operation id="810" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_39 = sext i8 %add_ln12_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_39"/></StgValue>
</operation>

<operation id="811" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_77 = zext i32 %sext_ln12_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_77"/></StgValue>
</operation>

<operation id="812" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_40 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_77

]]></Node>
<StgValue><ssdm name="regs_V_addr_40"/></StgValue>
</operation>

<operation id="813" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_40 = load i16* %regs_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_40"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="814" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_40 = load i16* %regs_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_40"/></StgValue>
</operation>

<operation id="815" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_40, i16* %regs_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="816" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_41 = add i7 %trunc_ln8, -41

]]></Node>
<StgValue><ssdm name="add_ln8_41"/></StgValue>
</operation>

<operation id="817" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="818" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_104, label %.preheader.preheader, label %150

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="819" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_41 = add i8 %i_0_0, -42

]]></Node>
<StgValue><ssdm name="add_ln12_41"/></StgValue>
</operation>

<operation id="820" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_40 = sext i8 %add_ln12_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_40"/></StgValue>
</operation>

<operation id="821" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_78 = zext i32 %sext_ln12_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_78"/></StgValue>
</operation>

<operation id="822" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_41 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_78

]]></Node>
<StgValue><ssdm name="regs_V_addr_41"/></StgValue>
</operation>

<operation id="823" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_41 = load i16* %regs_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_41"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="824" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_41 = load i16* %regs_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_41"/></StgValue>
</operation>

<operation id="825" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_41, i16* %regs_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="826" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_42 = add i7 %trunc_ln8, -42

]]></Node>
<StgValue><ssdm name="add_ln8_42"/></StgValue>
</operation>

<operation id="827" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_42, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="828" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_105, label %.preheader.preheader, label %151

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="829" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_42 = add i8 %i_0_0, -43

]]></Node>
<StgValue><ssdm name="add_ln12_42"/></StgValue>
</operation>

<operation id="830" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_41 = sext i8 %add_ln12_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_41"/></StgValue>
</operation>

<operation id="831" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_79 = zext i32 %sext_ln12_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_79"/></StgValue>
</operation>

<operation id="832" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_42 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_79

]]></Node>
<StgValue><ssdm name="regs_V_addr_42"/></StgValue>
</operation>

<operation id="833" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_42 = load i16* %regs_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_42"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="834" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_42 = load i16* %regs_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_42"/></StgValue>
</operation>

<operation id="835" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_42, i16* %regs_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="836" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_43 = add i7 %trunc_ln8, -43

]]></Node>
<StgValue><ssdm name="add_ln8_43"/></StgValue>
</operation>

<operation id="837" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="838" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_106, label %.preheader.preheader, label %152

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="839" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_43 = add i8 %i_0_0, -44

]]></Node>
<StgValue><ssdm name="add_ln12_43"/></StgValue>
</operation>

<operation id="840" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_42 = sext i8 %add_ln12_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_42"/></StgValue>
</operation>

<operation id="841" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_80 = zext i32 %sext_ln12_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_80"/></StgValue>
</operation>

<operation id="842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_43 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_80

]]></Node>
<StgValue><ssdm name="regs_V_addr_43"/></StgValue>
</operation>

<operation id="843" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_43 = load i16* %regs_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_43"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="844" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_43 = load i16* %regs_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_43"/></StgValue>
</operation>

<operation id="845" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_43, i16* %regs_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="846" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_44 = add i7 %trunc_ln8, -44

]]></Node>
<StgValue><ssdm name="add_ln8_44"/></StgValue>
</operation>

<operation id="847" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_44, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="848" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_107, label %.preheader.preheader, label %153

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="849" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_44 = add i8 %i_0_0, -45

]]></Node>
<StgValue><ssdm name="add_ln12_44"/></StgValue>
</operation>

<operation id="850" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_43 = sext i8 %add_ln12_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_43"/></StgValue>
</operation>

<operation id="851" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_81 = zext i32 %sext_ln12_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_81"/></StgValue>
</operation>

<operation id="852" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_44 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_81

]]></Node>
<StgValue><ssdm name="regs_V_addr_44"/></StgValue>
</operation>

<operation id="853" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_44 = load i16* %regs_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_44"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="854" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_44 = load i16* %regs_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_44"/></StgValue>
</operation>

<operation id="855" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_44, i16* %regs_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="856" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_45 = add i7 %trunc_ln8, -45

]]></Node>
<StgValue><ssdm name="add_ln8_45"/></StgValue>
</operation>

<operation id="857" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_45, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="858" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_108, label %.preheader.preheader, label %154

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="859" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_45 = add i8 %i_0_0, -46

]]></Node>
<StgValue><ssdm name="add_ln12_45"/></StgValue>
</operation>

<operation id="860" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_44 = sext i8 %add_ln12_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_44"/></StgValue>
</operation>

<operation id="861" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_82 = zext i32 %sext_ln12_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_82"/></StgValue>
</operation>

<operation id="862" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_45 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_82

]]></Node>
<StgValue><ssdm name="regs_V_addr_45"/></StgValue>
</operation>

<operation id="863" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_45 = load i16* %regs_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_45"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="864" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_45 = load i16* %regs_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_45"/></StgValue>
</operation>

<operation id="865" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_45, i16* %regs_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="866" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_46 = add i7 %trunc_ln8, -46

]]></Node>
<StgValue><ssdm name="add_ln8_46"/></StgValue>
</operation>

<operation id="867" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_46, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="868" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_109, label %.preheader.preheader, label %155

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="869" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_46 = add i8 %i_0_0, -47

]]></Node>
<StgValue><ssdm name="add_ln12_46"/></StgValue>
</operation>

<operation id="870" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_45 = sext i8 %add_ln12_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_45"/></StgValue>
</operation>

<operation id="871" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_83 = zext i32 %sext_ln12_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_83"/></StgValue>
</operation>

<operation id="872" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_46 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_83

]]></Node>
<StgValue><ssdm name="regs_V_addr_46"/></StgValue>
</operation>

<operation id="873" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_46 = load i16* %regs_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_46"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="874" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_46 = load i16* %regs_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_46"/></StgValue>
</operation>

<operation id="875" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_46, i16* %regs_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="876" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_47 = add i7 %trunc_ln8, -47

]]></Node>
<StgValue><ssdm name="add_ln8_47"/></StgValue>
</operation>

<operation id="877" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_47, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="878" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_110, label %.preheader.preheader, label %156

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="879" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_47 = add i8 %i_0_0, -48

]]></Node>
<StgValue><ssdm name="add_ln12_47"/></StgValue>
</operation>

<operation id="880" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_46 = sext i8 %add_ln12_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_46"/></StgValue>
</operation>

<operation id="881" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_84 = zext i32 %sext_ln12_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_84"/></StgValue>
</operation>

<operation id="882" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_47 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_84

]]></Node>
<StgValue><ssdm name="regs_V_addr_47"/></StgValue>
</operation>

<operation id="883" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_47 = load i16* %regs_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_47"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="884" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_47 = load i16* %regs_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_47"/></StgValue>
</operation>

<operation id="885" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_47, i16* %regs_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="886" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_48 = add i7 %trunc_ln8, -48

]]></Node>
<StgValue><ssdm name="add_ln8_48"/></StgValue>
</operation>

<operation id="887" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_48, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="888" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_111, label %.preheader.preheader, label %157

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="889" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_48 = add i8 %i_0_0, -49

]]></Node>
<StgValue><ssdm name="add_ln12_48"/></StgValue>
</operation>

<operation id="890" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_47 = sext i8 %add_ln12_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_47"/></StgValue>
</operation>

<operation id="891" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_85 = zext i32 %sext_ln12_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_85"/></StgValue>
</operation>

<operation id="892" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_48 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_85

]]></Node>
<StgValue><ssdm name="regs_V_addr_48"/></StgValue>
</operation>

<operation id="893" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_48 = load i16* %regs_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_48"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="894" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_48 = load i16* %regs_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_48"/></StgValue>
</operation>

<operation id="895" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_48, i16* %regs_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="896" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_49 = add i7 %trunc_ln8, -49

]]></Node>
<StgValue><ssdm name="add_ln8_49"/></StgValue>
</operation>

<operation id="897" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_49, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="898" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_112, label %.preheader.preheader, label %158

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="899" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_49 = add i8 %i_0_0, -50

]]></Node>
<StgValue><ssdm name="add_ln12_49"/></StgValue>
</operation>

<operation id="900" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_48 = sext i8 %add_ln12_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_48"/></StgValue>
</operation>

<operation id="901" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_86 = zext i32 %sext_ln12_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_86"/></StgValue>
</operation>

<operation id="902" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_49 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_86

]]></Node>
<StgValue><ssdm name="regs_V_addr_49"/></StgValue>
</operation>

<operation id="903" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_49 = load i16* %regs_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_49"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="904" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_49 = load i16* %regs_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_49"/></StgValue>
</operation>

<operation id="905" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_49, i16* %regs_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="906" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_50 = add i7 %trunc_ln8, -50

]]></Node>
<StgValue><ssdm name="add_ln8_50"/></StgValue>
</operation>

<operation id="907" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_50, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="908" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_113, label %.preheader.preheader, label %159

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="909" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_50 = add i8 %i_0_0, -51

]]></Node>
<StgValue><ssdm name="add_ln12_50"/></StgValue>
</operation>

<operation id="910" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_49 = sext i8 %add_ln12_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_49"/></StgValue>
</operation>

<operation id="911" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_87 = zext i32 %sext_ln12_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_87"/></StgValue>
</operation>

<operation id="912" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_50 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_87

]]></Node>
<StgValue><ssdm name="regs_V_addr_50"/></StgValue>
</operation>

<operation id="913" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_50 = load i16* %regs_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_50"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="914" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_50 = load i16* %regs_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_50"/></StgValue>
</operation>

<operation id="915" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_50, i16* %regs_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="916" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_51 = add i7 %trunc_ln8, -51

]]></Node>
<StgValue><ssdm name="add_ln8_51"/></StgValue>
</operation>

<operation id="917" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_51, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="918" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_114, label %.preheader.preheader, label %160

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="919" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_51 = add i8 %i_0_0, -52

]]></Node>
<StgValue><ssdm name="add_ln12_51"/></StgValue>
</operation>

<operation id="920" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_50 = sext i8 %add_ln12_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_50"/></StgValue>
</operation>

<operation id="921" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_88 = zext i32 %sext_ln12_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_88"/></StgValue>
</operation>

<operation id="922" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_51 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_88

]]></Node>
<StgValue><ssdm name="regs_V_addr_51"/></StgValue>
</operation>

<operation id="923" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_51 = load i16* %regs_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_51"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="924" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_51 = load i16* %regs_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_51"/></StgValue>
</operation>

<operation id="925" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_51, i16* %regs_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="926" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_52 = add i7 %trunc_ln8, -52

]]></Node>
<StgValue><ssdm name="add_ln8_52"/></StgValue>
</operation>

<operation id="927" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_52, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="928" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_115, label %.preheader.preheader, label %161

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="929" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_52 = add i8 %i_0_0, -53

]]></Node>
<StgValue><ssdm name="add_ln12_52"/></StgValue>
</operation>

<operation id="930" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_51 = sext i8 %add_ln12_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_51"/></StgValue>
</operation>

<operation id="931" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_89 = zext i32 %sext_ln12_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_89"/></StgValue>
</operation>

<operation id="932" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_52 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_89

]]></Node>
<StgValue><ssdm name="regs_V_addr_52"/></StgValue>
</operation>

<operation id="933" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_52 = load i16* %regs_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_52"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="934" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_52 = load i16* %regs_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_52"/></StgValue>
</operation>

<operation id="935" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_52, i16* %regs_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="936" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_53 = add i7 %trunc_ln8, -53

]]></Node>
<StgValue><ssdm name="add_ln8_53"/></StgValue>
</operation>

<operation id="937" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_53, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="938" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_116, label %.preheader.preheader, label %162

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="939" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_53 = add i8 %i_0_0, -54

]]></Node>
<StgValue><ssdm name="add_ln12_53"/></StgValue>
</operation>

<operation id="940" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_52 = sext i8 %add_ln12_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_52"/></StgValue>
</operation>

<operation id="941" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_90 = zext i32 %sext_ln12_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_90"/></StgValue>
</operation>

<operation id="942" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_53 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_90

]]></Node>
<StgValue><ssdm name="regs_V_addr_53"/></StgValue>
</operation>

<operation id="943" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_53 = load i16* %regs_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_53"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="944" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_53 = load i16* %regs_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_53"/></StgValue>
</operation>

<operation id="945" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_53, i16* %regs_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="946" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_54 = add i7 %trunc_ln8, -54

]]></Node>
<StgValue><ssdm name="add_ln8_54"/></StgValue>
</operation>

<operation id="947" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_54, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="948" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_117, label %.preheader.preheader, label %163

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="949" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_54 = add i8 %i_0_0, -55

]]></Node>
<StgValue><ssdm name="add_ln12_54"/></StgValue>
</operation>

<operation id="950" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_53 = sext i8 %add_ln12_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_53"/></StgValue>
</operation>

<operation id="951" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_91 = zext i32 %sext_ln12_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_91"/></StgValue>
</operation>

<operation id="952" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_54 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_91

]]></Node>
<StgValue><ssdm name="regs_V_addr_54"/></StgValue>
</operation>

<operation id="953" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_54 = load i16* %regs_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_54"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="954" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_54 = load i16* %regs_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_54"/></StgValue>
</operation>

<operation id="955" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_54, i16* %regs_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="956" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_55 = add i7 %trunc_ln8, -55

]]></Node>
<StgValue><ssdm name="add_ln8_55"/></StgValue>
</operation>

<operation id="957" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_55, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="958" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_118, label %.preheader.preheader, label %164

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="959" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_55 = add i8 %i_0_0, -56

]]></Node>
<StgValue><ssdm name="add_ln12_55"/></StgValue>
</operation>

<operation id="960" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_54 = sext i8 %add_ln12_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_54"/></StgValue>
</operation>

<operation id="961" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_92 = zext i32 %sext_ln12_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_92"/></StgValue>
</operation>

<operation id="962" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_55 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_92

]]></Node>
<StgValue><ssdm name="regs_V_addr_55"/></StgValue>
</operation>

<operation id="963" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_55 = load i16* %regs_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_55"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="964" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_55 = load i16* %regs_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_55"/></StgValue>
</operation>

<operation id="965" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_55, i16* %regs_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="966" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_56 = add i7 %trunc_ln8, -56

]]></Node>
<StgValue><ssdm name="add_ln8_56"/></StgValue>
</operation>

<operation id="967" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_56, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="968" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_119, label %.preheader.preheader, label %165

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="969" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_56 = add i8 %i_0_0, -57

]]></Node>
<StgValue><ssdm name="add_ln12_56"/></StgValue>
</operation>

<operation id="970" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_55 = sext i8 %add_ln12_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_55"/></StgValue>
</operation>

<operation id="971" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_93 = zext i32 %sext_ln12_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_93"/></StgValue>
</operation>

<operation id="972" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_56 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_93

]]></Node>
<StgValue><ssdm name="regs_V_addr_56"/></StgValue>
</operation>

<operation id="973" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_56 = load i16* %regs_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_56"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="974" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_56 = load i16* %regs_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_56"/></StgValue>
</operation>

<operation id="975" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_56, i16* %regs_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="976" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_57 = add i7 %trunc_ln8, -57

]]></Node>
<StgValue><ssdm name="add_ln8_57"/></StgValue>
</operation>

<operation id="977" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_57, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="978" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_120, label %.preheader.preheader, label %166

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="979" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_57 = add i8 %i_0_0, -58

]]></Node>
<StgValue><ssdm name="add_ln12_57"/></StgValue>
</operation>

<operation id="980" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_56 = sext i8 %add_ln12_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_56"/></StgValue>
</operation>

<operation id="981" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_94 = zext i32 %sext_ln12_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_94"/></StgValue>
</operation>

<operation id="982" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_57 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_94

]]></Node>
<StgValue><ssdm name="regs_V_addr_57"/></StgValue>
</operation>

<operation id="983" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_57 = load i16* %regs_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_57"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="984" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_57 = load i16* %regs_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_57"/></StgValue>
</operation>

<operation id="985" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_57, i16* %regs_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="986" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_58 = add i7 %trunc_ln8, -58

]]></Node>
<StgValue><ssdm name="add_ln8_58"/></StgValue>
</operation>

<operation id="987" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_58, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="988" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_121, label %.preheader.preheader, label %167

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="989" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_58 = add i8 %i_0_0, -59

]]></Node>
<StgValue><ssdm name="add_ln12_58"/></StgValue>
</operation>

<operation id="990" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_57 = sext i8 %add_ln12_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_57"/></StgValue>
</operation>

<operation id="991" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_95 = zext i32 %sext_ln12_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_95"/></StgValue>
</operation>

<operation id="992" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_58 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_95

]]></Node>
<StgValue><ssdm name="regs_V_addr_58"/></StgValue>
</operation>

<operation id="993" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_58 = load i16* %regs_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_58"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="994" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_58 = load i16* %regs_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_58"/></StgValue>
</operation>

<operation id="995" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_58, i16* %regs_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="996" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_59 = add i7 %trunc_ln8, -59

]]></Node>
<StgValue><ssdm name="add_ln8_59"/></StgValue>
</operation>

<operation id="997" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_59, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="998" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_122, label %.preheader.preheader, label %168

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="999" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_59 = add i8 %i_0_0, -60

]]></Node>
<StgValue><ssdm name="add_ln12_59"/></StgValue>
</operation>

<operation id="1000" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_58 = sext i8 %add_ln12_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_58"/></StgValue>
</operation>

<operation id="1001" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_96 = zext i32 %sext_ln12_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_96"/></StgValue>
</operation>

<operation id="1002" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_59 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_96

]]></Node>
<StgValue><ssdm name="regs_V_addr_59"/></StgValue>
</operation>

<operation id="1003" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_59 = load i16* %regs_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_59"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1004" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_59 = load i16* %regs_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_59"/></StgValue>
</operation>

<operation id="1005" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_59, i16* %regs_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1006" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_60 = add i7 %trunc_ln8, -60

]]></Node>
<StgValue><ssdm name="add_ln8_60"/></StgValue>
</operation>

<operation id="1007" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_60, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1008" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_123, label %.preheader.preheader, label %169

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1009" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_60 = add i8 %i_0_0, -61

]]></Node>
<StgValue><ssdm name="add_ln12_60"/></StgValue>
</operation>

<operation id="1010" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_59 = sext i8 %add_ln12_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_59"/></StgValue>
</operation>

<operation id="1011" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_97 = zext i32 %sext_ln12_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_97"/></StgValue>
</operation>

<operation id="1012" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_60 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_97

]]></Node>
<StgValue><ssdm name="regs_V_addr_60"/></StgValue>
</operation>

<operation id="1013" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_60 = load i16* %regs_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_60"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1014" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_60 = load i16* %regs_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_60"/></StgValue>
</operation>

<operation id="1015" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_60, i16* %regs_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1016" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_61 = add i7 %trunc_ln8, -61

]]></Node>
<StgValue><ssdm name="add_ln8_61"/></StgValue>
</operation>

<operation id="1017" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_61, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1018" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_124, label %.preheader.preheader, label %170

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1019" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_61 = add i8 %i_0_0, -62

]]></Node>
<StgValue><ssdm name="add_ln12_61"/></StgValue>
</operation>

<operation id="1020" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_60 = sext i8 %add_ln12_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_60"/></StgValue>
</operation>

<operation id="1021" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_98 = zext i32 %sext_ln12_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_98"/></StgValue>
</operation>

<operation id="1022" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_61 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_98

]]></Node>
<StgValue><ssdm name="regs_V_addr_61"/></StgValue>
</operation>

<operation id="1023" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_61 = load i16* %regs_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_61"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1024" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_61 = load i16* %regs_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_61"/></StgValue>
</operation>

<operation id="1025" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_61, i16* %regs_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1026" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_62 = add i7 %trunc_ln8, -62

]]></Node>
<StgValue><ssdm name="add_ln8_62"/></StgValue>
</operation>

<operation id="1027" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_62, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1028" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_125, label %.preheader.preheader, label %171

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1029" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_62 = add i8 %i_0_0, -63

]]></Node>
<StgValue><ssdm name="add_ln12_62"/></StgValue>
</operation>

<operation id="1030" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_61 = sext i8 %add_ln12_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_61"/></StgValue>
</operation>

<operation id="1031" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_99 = zext i32 %sext_ln12_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_99"/></StgValue>
</operation>

<operation id="1032" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_62 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_99

]]></Node>
<StgValue><ssdm name="regs_V_addr_62"/></StgValue>
</operation>

<operation id="1033" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_62 = load i16* %regs_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_62"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1034" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_62 = load i16* %regs_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_62"/></StgValue>
</operation>

<operation id="1035" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_62, i16* %regs_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1036" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_63 = add i7 %trunc_ln8, -63

]]></Node>
<StgValue><ssdm name="add_ln8_63"/></StgValue>
</operation>

<operation id="1037" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_63, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1038" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_126, label %.preheader.preheader, label %172

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1039" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_63 = add i8 -64, %i_0_0

]]></Node>
<StgValue><ssdm name="add_ln12_63"/></StgValue>
</operation>

<operation id="1040" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_62 = sext i8 %add_ln12_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_62"/></StgValue>
</operation>

<operation id="1041" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_100 = zext i32 %sext_ln12_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_100"/></StgValue>
</operation>

<operation id="1042" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_63 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_100

]]></Node>
<StgValue><ssdm name="regs_V_addr_63"/></StgValue>
</operation>

<operation id="1043" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_63 = load i16* %regs_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_63"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1044" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_63 = load i16* %regs_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_63"/></StgValue>
</operation>

<operation id="1045" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_63, i16* %regs_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1046" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1047" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_127, label %173, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1048" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_64 = add i8 %i_0_0, -65

]]></Node>
<StgValue><ssdm name="add_ln12_64"/></StgValue>
</operation>

<operation id="1049" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_63 = sext i8 %add_ln12_64 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_63"/></StgValue>
</operation>

<operation id="1050" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_101 = zext i32 %sext_ln12_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_101"/></StgValue>
</operation>

<operation id="1051" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_64 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_101

]]></Node>
<StgValue><ssdm name="regs_V_addr_64"/></StgValue>
</operation>

<operation id="1052" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_64 = load i16* %regs_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_64"/></StgValue>
</operation>

<operation id="1053" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln8_64 = add i7 %trunc_ln8, 63

]]></Node>
<StgValue><ssdm name="add_ln8_64"/></StgValue>
</operation>

<operation id="1054" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_64, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1055" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_64 = load i16* %regs_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_64"/></StgValue>
</operation>

<operation id="1056" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_64, i16* %regs_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1057" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_128, label %.preheader.preheader, label %174

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1058" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln12_65 = add i8 %i_0_0, -66

]]></Node>
<StgValue><ssdm name="add_ln12_65"/></StgValue>
</operation>

<operation id="1059" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln12_64 = sext i8 %add_ln12_65 to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_64"/></StgValue>
</operation>

<operation id="1060" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln12_102 = zext i32 %sext_ln12_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12_102"/></StgValue>
</operation>

<operation id="1061" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %regs_V_addr_65 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_102

]]></Node>
<StgValue><ssdm name="regs_V_addr_65"/></StgValue>
</operation>

<operation id="1062" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_65 = load i16* %regs_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_65"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1063" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7">
<![CDATA[
:4  %regs_V_load_65 = load i16* %regs_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_65"/></StgValue>
</operation>

<operation id="1064" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:5  store i16 %regs_V_load_65, i16* %regs_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="1065" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1066" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1067" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.0:1  %i1_0_0 = phi i7 [ %add_ln14_63, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_0"/></StgValue>
</operation>

<operation id="1068" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:3  %zext_ln15 = zext i7 %i1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="1069" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %h_V_addr = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="h_V_addr"/></StgValue>
</operation>

<operation id="1070" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:5  %h_V_load = load i16* %h_V_addr, align 2

]]></Node>
<StgValue><ssdm name="h_V_load"/></StgValue>
</operation>

<operation id="1071" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:7  %regs_V_addr_103 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="regs_V_addr_103"/></StgValue>
</operation>

<operation id="1072" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:8  %regs_V_load_66 = load i16* %regs_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_66"/></StgValue>
</operation>

<operation id="1073" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:13  %or_ln14 = or i7 %i1_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="1074" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:14  %zext_ln15_1 = zext i7 %or_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="1075" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:15  %h_V_addr_1 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="h_V_addr_1"/></StgValue>
</operation>

<operation id="1076" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:16  %h_V_load_1 = load i16* %h_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_1"/></StgValue>
</operation>

<operation id="1077" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:18  %regs_V_addr_104 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="regs_V_addr_104"/></StgValue>
</operation>

<operation id="1078" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:19  %regs_V_load_67 = load i16* %regs_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_67"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1079" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:5  %h_V_load = load i16* %h_V_addr, align 2

]]></Node>
<StgValue><ssdm name="h_V_load"/></StgValue>
</operation>

<operation id="1080" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:8  %regs_V_load_66 = load i16* %regs_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_66"/></StgValue>
</operation>

<operation id="1081" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:16  %h_V_load_1 = load i16* %h_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_1"/></StgValue>
</operation>

<operation id="1082" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:19  %regs_V_load_67 = load i16* %regs_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_67"/></StgValue>
</operation>

<operation id="1083" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:25  %add_ln14 = add i7 %i1_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="1084" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:26  %zext_ln15_2 = zext i7 %add_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="1085" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:27  %h_V_addr_2 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="h_V_addr_2"/></StgValue>
</operation>

<operation id="1086" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:28  %h_V_load_2 = load i16* %h_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_2"/></StgValue>
</operation>

<operation id="1087" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:30  %regs_V_addr_105 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="regs_V_addr_105"/></StgValue>
</operation>

<operation id="1088" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:31  %regs_V_load_68 = load i16* %regs_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_68"/></StgValue>
</operation>

<operation id="1089" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:37  %add_ln14_1 = add i7 %i1_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="1090" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:38  %zext_ln15_3 = zext i7 %add_ln14_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="1091" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:39  %h_V_addr_3 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="h_V_addr_3"/></StgValue>
</operation>

<operation id="1092" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:40  %h_V_load_3 = load i16* %h_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_3"/></StgValue>
</operation>

<operation id="1093" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:42  %regs_V_addr_106 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="regs_V_addr_106"/></StgValue>
</operation>

<operation id="1094" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:43  %regs_V_load_69 = load i16* %regs_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_69"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1095" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.0:0  %p_Val2_0 = phi i17 [ %trunc_ln708_1, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_0"/></StgValue>
</operation>

<operation id="1096" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:6  %sext_ln1116 = sext i16 %h_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="1097" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:9  %sext_ln1118 = sext i16 %regs_V_load_66 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="1098" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:10  %mul_ln1118 = mul nsw i32 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1099" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:11  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %p_Val2_0, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1100" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %add_ln1192 = add i32 %mul_ln1118, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1101" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:17  %sext_ln1116_1 = sext i16 %h_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="1102" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:20  %sext_ln1118_1 = sext i16 %regs_V_load_67 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="1103" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %mul_ln1118_1 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="1104" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:22  %tmp = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1105" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:23  %shl_ln728_1 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="1106" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %add_ln1192_1 = add i32 %mul_ln1118_1, %shl_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1107" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:28  %h_V_load_2 = load i16* %h_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_2"/></StgValue>
</operation>

<operation id="1108" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:31  %regs_V_load_68 = load i16* %regs_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_68"/></StgValue>
</operation>

<operation id="1109" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:34  %tmp_1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_1, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1110" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:40  %h_V_load_3 = load i16* %h_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_3"/></StgValue>
</operation>

<operation id="1111" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:43  %regs_V_load_69 = load i16* %regs_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_69"/></StgValue>
</operation>

<operation id="1112" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:49  %add_ln14_2 = add i7 %i1_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="1113" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:50  %zext_ln15_4 = zext i7 %add_ln14_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="1114" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:51  %h_V_addr_4 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="h_V_addr_4"/></StgValue>
</operation>

<operation id="1115" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:52  %h_V_load_4 = load i16* %h_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_4"/></StgValue>
</operation>

<operation id="1116" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:54  %regs_V_addr_107 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="regs_V_addr_107"/></StgValue>
</operation>

<operation id="1117" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:55  %regs_V_load_70 = load i16* %regs_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_70"/></StgValue>
</operation>

<operation id="1118" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:61  %add_ln14_3 = add i7 %i1_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="1119" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:62  %zext_ln15_5 = zext i7 %add_ln14_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="1120" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:63  %h_V_addr_5 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="h_V_addr_5"/></StgValue>
</operation>

<operation id="1121" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:64  %h_V_load_5 = load i16* %h_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_5"/></StgValue>
</operation>

<operation id="1122" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:66  %regs_V_addr_108 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="regs_V_addr_108"/></StgValue>
</operation>

<operation id="1123" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:67  %regs_V_load_71 = load i16* %regs_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_71"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1124" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:29  %sext_ln1116_2 = sext i16 %h_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="1125" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:32  %sext_ln1118_2 = sext i16 %regs_V_load_68 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="1126" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %mul_ln1118_2 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="1127" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:35  %shl_ln728_2 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_1, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="1128" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %add_ln1192_2 = add i32 %mul_ln1118_2, %shl_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1129" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:41  %sext_ln1116_3 = sext i16 %h_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="1130" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:44  %sext_ln1118_3 = sext i16 %regs_V_load_69 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="1131" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %mul_ln1118_3 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="1132" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:46  %tmp_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_2, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1133" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:47  %shl_ln728_3 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_2, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="1134" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %add_ln1192_3 = add i32 %mul_ln1118_3, %shl_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1135" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:52  %h_V_load_4 = load i16* %h_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_4"/></StgValue>
</operation>

<operation id="1136" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:55  %regs_V_load_70 = load i16* %regs_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_70"/></StgValue>
</operation>

<operation id="1137" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:58  %tmp_3 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_3, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1138" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:64  %h_V_load_5 = load i16* %h_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_5"/></StgValue>
</operation>

<operation id="1139" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:67  %regs_V_load_71 = load i16* %regs_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_71"/></StgValue>
</operation>

<operation id="1140" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:73  %add_ln14_4 = add i7 %i1_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="1141" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:74  %zext_ln15_6 = zext i7 %add_ln14_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="1142" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:75  %h_V_addr_6 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="h_V_addr_6"/></StgValue>
</operation>

<operation id="1143" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:76  %h_V_load_6 = load i16* %h_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_6"/></StgValue>
</operation>

<operation id="1144" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:78  %regs_V_addr_109 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="regs_V_addr_109"/></StgValue>
</operation>

<operation id="1145" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:79  %regs_V_load_72 = load i16* %regs_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_72"/></StgValue>
</operation>

<operation id="1146" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:85  %add_ln14_5 = add i7 %i1_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>

<operation id="1147" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:86  %zext_ln15_7 = zext i7 %add_ln14_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="1148" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:87  %h_V_addr_7 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="h_V_addr_7"/></StgValue>
</operation>

<operation id="1149" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:88  %h_V_load_7 = load i16* %h_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_7"/></StgValue>
</operation>

<operation id="1150" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:90  %regs_V_addr_110 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="regs_V_addr_110"/></StgValue>
</operation>

<operation id="1151" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:91  %regs_V_load_73 = load i16* %regs_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_73"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1152" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:53  %sext_ln1116_4 = sext i16 %h_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="1153" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:56  %sext_ln1118_4 = sext i16 %regs_V_load_70 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="1154" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %mul_ln1118_4 = mul nsw i32 %sext_ln1118_4, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="1155" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:59  %shl_ln728_4 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_3, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="1156" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %add_ln1192_4 = add i32 %mul_ln1118_4, %shl_ln728_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1157" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:65  %sext_ln1116_5 = sext i16 %h_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="1158" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:68  %sext_ln1118_5 = sext i16 %regs_V_load_71 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="1159" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:69  %mul_ln1118_5 = mul nsw i32 %sext_ln1118_5, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="1160" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:70  %tmp_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_4, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1161" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:71  %shl_ln728_5 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_4, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="1162" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:72  %add_ln1192_5 = add i32 %mul_ln1118_5, %shl_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1163" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:76  %h_V_load_6 = load i16* %h_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_6"/></StgValue>
</operation>

<operation id="1164" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:79  %regs_V_load_72 = load i16* %regs_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_72"/></StgValue>
</operation>

<operation id="1165" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:82  %tmp_5 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_5, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1166" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:88  %h_V_load_7 = load i16* %h_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_7"/></StgValue>
</operation>

<operation id="1167" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:91  %regs_V_load_73 = load i16* %regs_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_73"/></StgValue>
</operation>

<operation id="1168" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:97  %add_ln14_6 = add i7 %i1_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="1169" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:98  %zext_ln15_8 = zext i7 %add_ln14_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="1170" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:99  %h_V_addr_8 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="h_V_addr_8"/></StgValue>
</operation>

<operation id="1171" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:100  %h_V_load_8 = load i16* %h_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_8"/></StgValue>
</operation>

<operation id="1172" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:102  %regs_V_addr_111 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="regs_V_addr_111"/></StgValue>
</operation>

<operation id="1173" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:103  %regs_V_load_74 = load i16* %regs_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_74"/></StgValue>
</operation>

<operation id="1174" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:109  %add_ln14_7 = add i7 %i1_0_0, 9

]]></Node>
<StgValue><ssdm name="add_ln14_7"/></StgValue>
</operation>

<operation id="1175" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:110  %zext_ln15_9 = zext i7 %add_ln14_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="1176" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:111  %h_V_addr_9 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="h_V_addr_9"/></StgValue>
</operation>

<operation id="1177" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:112  %h_V_load_9 = load i16* %h_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_9"/></StgValue>
</operation>

<operation id="1178" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:114  %regs_V_addr_112 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="regs_V_addr_112"/></StgValue>
</operation>

<operation id="1179" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:115  %regs_V_load_75 = load i16* %regs_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_75"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1180" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:77  %sext_ln1116_6 = sext i16 %h_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="1181" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:80  %sext_ln1118_6 = sext i16 %regs_V_load_72 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="1182" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:81  %mul_ln1118_6 = mul nsw i32 %sext_ln1118_6, %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="1183" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:83  %shl_ln728_6 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_5, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="1184" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:84  %add_ln1192_6 = add i32 %mul_ln1118_6, %shl_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="1185" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:89  %sext_ln1116_7 = sext i16 %h_V_load_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="1186" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:92  %sext_ln1118_7 = sext i16 %regs_V_load_73 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="1187" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:93  %mul_ln1118_7 = mul nsw i32 %sext_ln1118_7, %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="1188" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:94  %tmp_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_6, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1189" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:95  %shl_ln728_7 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_6, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="1190" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:96  %add_ln1192_7 = add i32 %mul_ln1118_7, %shl_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="1191" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:100  %h_V_load_8 = load i16* %h_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_8"/></StgValue>
</operation>

<operation id="1192" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:103  %regs_V_load_74 = load i16* %regs_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_74"/></StgValue>
</operation>

<operation id="1193" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:106  %tmp_7 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_7, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1194" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:112  %h_V_load_9 = load i16* %h_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_9"/></StgValue>
</operation>

<operation id="1195" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:115  %regs_V_load_75 = load i16* %regs_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_75"/></StgValue>
</operation>

<operation id="1196" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:121  %add_ln14_8 = add i7 %i1_0_0, 10

]]></Node>
<StgValue><ssdm name="add_ln14_8"/></StgValue>
</operation>

<operation id="1197" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:122  %zext_ln15_10 = zext i7 %add_ln14_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_10"/></StgValue>
</operation>

<operation id="1198" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:123  %h_V_addr_10 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_10

]]></Node>
<StgValue><ssdm name="h_V_addr_10"/></StgValue>
</operation>

<operation id="1199" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:124  %h_V_load_10 = load i16* %h_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_10"/></StgValue>
</operation>

<operation id="1200" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:126  %regs_V_addr_113 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_10

]]></Node>
<StgValue><ssdm name="regs_V_addr_113"/></StgValue>
</operation>

<operation id="1201" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:127  %regs_V_load_76 = load i16* %regs_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_76"/></StgValue>
</operation>

<operation id="1202" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:133  %add_ln14_9 = add i7 %i1_0_0, 11

]]></Node>
<StgValue><ssdm name="add_ln14_9"/></StgValue>
</operation>

<operation id="1203" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:134  %zext_ln15_11 = zext i7 %add_ln14_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_11"/></StgValue>
</operation>

<operation id="1204" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:135  %h_V_addr_11 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="h_V_addr_11"/></StgValue>
</operation>

<operation id="1205" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:136  %h_V_load_11 = load i16* %h_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_11"/></StgValue>
</operation>

<operation id="1206" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:138  %regs_V_addr_114 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="regs_V_addr_114"/></StgValue>
</operation>

<operation id="1207" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:139  %regs_V_load_77 = load i16* %regs_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_77"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1208" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:101  %sext_ln1116_8 = sext i16 %h_V_load_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="1209" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:104  %sext_ln1118_8 = sext i16 %regs_V_load_74 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="1210" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:105  %mul_ln1118_8 = mul nsw i32 %sext_ln1118_8, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="1211" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:107  %shl_ln728_8 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_7, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="1212" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:108  %add_ln1192_8 = add i32 %mul_ln1118_8, %shl_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1213" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:113  %sext_ln1116_9 = sext i16 %h_V_load_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="1214" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:116  %sext_ln1118_9 = sext i16 %regs_V_load_75 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="1215" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:117  %mul_ln1118_9 = mul nsw i32 %sext_ln1118_9, %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="1216" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:118  %tmp_8 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_8, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1217" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:119  %shl_ln728_9 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_8, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="1218" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:120  %add_ln1192_9 = add i32 %mul_ln1118_9, %shl_ln728_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="1219" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:124  %h_V_load_10 = load i16* %h_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_10"/></StgValue>
</operation>

<operation id="1220" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:127  %regs_V_load_76 = load i16* %regs_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_76"/></StgValue>
</operation>

<operation id="1221" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:130  %tmp_9 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_9, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1222" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:136  %h_V_load_11 = load i16* %h_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_11"/></StgValue>
</operation>

<operation id="1223" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:139  %regs_V_load_77 = load i16* %regs_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_77"/></StgValue>
</operation>

<operation id="1224" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:145  %add_ln14_10 = add i7 %i1_0_0, 12

]]></Node>
<StgValue><ssdm name="add_ln14_10"/></StgValue>
</operation>

<operation id="1225" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:146  %zext_ln15_12 = zext i7 %add_ln14_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_12"/></StgValue>
</operation>

<operation id="1226" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:147  %h_V_addr_12 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_12

]]></Node>
<StgValue><ssdm name="h_V_addr_12"/></StgValue>
</operation>

<operation id="1227" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:148  %h_V_load_12 = load i16* %h_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_12"/></StgValue>
</operation>

<operation id="1228" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:150  %regs_V_addr_115 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_12

]]></Node>
<StgValue><ssdm name="regs_V_addr_115"/></StgValue>
</operation>

<operation id="1229" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:151  %regs_V_load_78 = load i16* %regs_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_78"/></StgValue>
</operation>

<operation id="1230" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:157  %add_ln14_11 = add i7 %i1_0_0, 13

]]></Node>
<StgValue><ssdm name="add_ln14_11"/></StgValue>
</operation>

<operation id="1231" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:158  %zext_ln15_13 = zext i7 %add_ln14_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_13"/></StgValue>
</operation>

<operation id="1232" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:159  %h_V_addr_13 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="h_V_addr_13"/></StgValue>
</operation>

<operation id="1233" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:160  %h_V_load_13 = load i16* %h_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_13"/></StgValue>
</operation>

<operation id="1234" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:162  %regs_V_addr_116 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="regs_V_addr_116"/></StgValue>
</operation>

<operation id="1235" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:163  %regs_V_load_79 = load i16* %regs_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_79"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1236" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:125  %sext_ln1116_10 = sext i16 %h_V_load_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="1237" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:128  %sext_ln1118_10 = sext i16 %regs_V_load_76 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="1238" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:129  %mul_ln1118_10 = mul nsw i32 %sext_ln1118_10, %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="1239" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:131  %shl_ln728_s = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_9, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1240" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:132  %add_ln1192_10 = add i32 %mul_ln1118_10, %shl_ln728_s

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1241" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:137  %sext_ln1116_11 = sext i16 %h_V_load_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="1242" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:140  %sext_ln1118_11 = sext i16 %regs_V_load_77 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="1243" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:141  %mul_ln1118_11 = mul nsw i32 %sext_ln1118_11, %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="1244" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:142  %tmp_s = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_10, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1245" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:143  %shl_ln728_10 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_s, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="1246" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:144  %add_ln1192_11 = add i32 %mul_ln1118_11, %shl_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1247" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:148  %h_V_load_12 = load i16* %h_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_12"/></StgValue>
</operation>

<operation id="1248" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:151  %regs_V_load_78 = load i16* %regs_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_78"/></StgValue>
</operation>

<operation id="1249" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:154  %tmp_10 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_11, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1250" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:160  %h_V_load_13 = load i16* %h_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_13"/></StgValue>
</operation>

<operation id="1251" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:163  %regs_V_load_79 = load i16* %regs_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_79"/></StgValue>
</operation>

<operation id="1252" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:169  %add_ln14_12 = add i7 %i1_0_0, 14

]]></Node>
<StgValue><ssdm name="add_ln14_12"/></StgValue>
</operation>

<operation id="1253" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:170  %zext_ln15_14 = zext i7 %add_ln14_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_14"/></StgValue>
</operation>

<operation id="1254" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:171  %h_V_addr_14 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="h_V_addr_14"/></StgValue>
</operation>

<operation id="1255" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:172  %h_V_load_14 = load i16* %h_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_14"/></StgValue>
</operation>

<operation id="1256" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:174  %regs_V_addr_117 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="regs_V_addr_117"/></StgValue>
</operation>

<operation id="1257" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:175  %regs_V_load_80 = load i16* %regs_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_80"/></StgValue>
</operation>

<operation id="1258" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:181  %add_ln14_13 = add i7 %i1_0_0, 15

]]></Node>
<StgValue><ssdm name="add_ln14_13"/></StgValue>
</operation>

<operation id="1259" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:182  %zext_ln15_15 = zext i7 %add_ln14_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_15"/></StgValue>
</operation>

<operation id="1260" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:183  %h_V_addr_15 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_15

]]></Node>
<StgValue><ssdm name="h_V_addr_15"/></StgValue>
</operation>

<operation id="1261" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:184  %h_V_load_15 = load i16* %h_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_15"/></StgValue>
</operation>

<operation id="1262" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:186  %regs_V_addr_118 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_15

]]></Node>
<StgValue><ssdm name="regs_V_addr_118"/></StgValue>
</operation>

<operation id="1263" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:187  %regs_V_load_81 = load i16* %regs_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_81"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1264" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:149  %sext_ln1116_12 = sext i16 %h_V_load_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="1265" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:152  %sext_ln1118_12 = sext i16 %regs_V_load_78 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="1266" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:153  %mul_ln1118_12 = mul nsw i32 %sext_ln1118_12, %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="1267" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:155  %shl_ln728_11 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_10, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="1268" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:156  %add_ln1192_12 = add i32 %mul_ln1118_12, %shl_ln728_11

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1269" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:161  %sext_ln1116_13 = sext i16 %h_V_load_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="1270" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:164  %sext_ln1118_13 = sext i16 %regs_V_load_79 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="1271" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:165  %mul_ln1118_13 = mul nsw i32 %sext_ln1118_13, %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="1272" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:166  %tmp_11 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_12, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1273" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:167  %shl_ln728_12 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_11, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1274" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:168  %add_ln1192_13 = add i32 %mul_ln1118_13, %shl_ln728_12

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1275" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:172  %h_V_load_14 = load i16* %h_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_14"/></StgValue>
</operation>

<operation id="1276" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:175  %regs_V_load_80 = load i16* %regs_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_80"/></StgValue>
</operation>

<operation id="1277" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:178  %tmp_12 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_13, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1278" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:184  %h_V_load_15 = load i16* %h_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_15"/></StgValue>
</operation>

<operation id="1279" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:187  %regs_V_load_81 = load i16* %regs_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_81"/></StgValue>
</operation>

<operation id="1280" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:193  %add_ln14_14 = add i7 %i1_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln14_14"/></StgValue>
</operation>

<operation id="1281" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:194  %zext_ln15_16 = zext i7 %add_ln14_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_16"/></StgValue>
</operation>

<operation id="1282" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:195  %h_V_addr_16 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_16

]]></Node>
<StgValue><ssdm name="h_V_addr_16"/></StgValue>
</operation>

<operation id="1283" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:196  %h_V_load_16 = load i16* %h_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_16"/></StgValue>
</operation>

<operation id="1284" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:198  %regs_V_addr_119 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_16

]]></Node>
<StgValue><ssdm name="regs_V_addr_119"/></StgValue>
</operation>

<operation id="1285" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:199  %regs_V_load_82 = load i16* %regs_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_82"/></StgValue>
</operation>

<operation id="1286" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:205  %add_ln14_15 = add i7 %i1_0_0, 17

]]></Node>
<StgValue><ssdm name="add_ln14_15"/></StgValue>
</operation>

<operation id="1287" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:206  %zext_ln15_17 = zext i7 %add_ln14_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_17"/></StgValue>
</operation>

<operation id="1288" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:207  %h_V_addr_17 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="h_V_addr_17"/></StgValue>
</operation>

<operation id="1289" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:208  %h_V_load_17 = load i16* %h_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_17"/></StgValue>
</operation>

<operation id="1290" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:210  %regs_V_addr_120 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="regs_V_addr_120"/></StgValue>
</operation>

<operation id="1291" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:211  %regs_V_load_83 = load i16* %regs_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_83"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1292" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:173  %sext_ln1116_14 = sext i16 %h_V_load_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="1293" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:176  %sext_ln1118_14 = sext i16 %regs_V_load_80 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="1294" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:177  %mul_ln1118_14 = mul nsw i32 %sext_ln1118_14, %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1295" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:179  %shl_ln728_13 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_12, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1296" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:180  %add_ln1192_14 = add i32 %mul_ln1118_14, %shl_ln728_13

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1297" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:185  %sext_ln1116_15 = sext i16 %h_V_load_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="1298" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:188  %sext_ln1118_15 = sext i16 %regs_V_load_81 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="1299" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:189  %mul_ln1118_15 = mul nsw i32 %sext_ln1118_15, %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1300" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:190  %tmp_13 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_14, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1301" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:191  %shl_ln728_14 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_13, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="1302" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:192  %add_ln1192_15 = add i32 %mul_ln1118_15, %shl_ln728_14

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1303" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:196  %h_V_load_16 = load i16* %h_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_16"/></StgValue>
</operation>

<operation id="1304" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:199  %regs_V_load_82 = load i16* %regs_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_82"/></StgValue>
</operation>

<operation id="1305" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:202  %tmp_14 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_15, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1306" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:208  %h_V_load_17 = load i16* %h_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_17"/></StgValue>
</operation>

<operation id="1307" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:211  %regs_V_load_83 = load i16* %regs_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_83"/></StgValue>
</operation>

<operation id="1308" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:217  %add_ln14_16 = add i7 %i1_0_0, 18

]]></Node>
<StgValue><ssdm name="add_ln14_16"/></StgValue>
</operation>

<operation id="1309" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:218  %zext_ln15_18 = zext i7 %add_ln14_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_18"/></StgValue>
</operation>

<operation id="1310" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:219  %h_V_addr_18 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_18

]]></Node>
<StgValue><ssdm name="h_V_addr_18"/></StgValue>
</operation>

<operation id="1311" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:220  %h_V_load_18 = load i16* %h_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_18"/></StgValue>
</operation>

<operation id="1312" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:222  %regs_V_addr_121 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_18

]]></Node>
<StgValue><ssdm name="regs_V_addr_121"/></StgValue>
</operation>

<operation id="1313" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:223  %regs_V_load_84 = load i16* %regs_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_84"/></StgValue>
</operation>

<operation id="1314" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:229  %add_ln14_17 = add i7 %i1_0_0, 19

]]></Node>
<StgValue><ssdm name="add_ln14_17"/></StgValue>
</operation>

<operation id="1315" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:230  %zext_ln15_19 = zext i7 %add_ln14_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_19"/></StgValue>
</operation>

<operation id="1316" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:231  %h_V_addr_19 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="h_V_addr_19"/></StgValue>
</operation>

<operation id="1317" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:232  %h_V_load_19 = load i16* %h_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_19"/></StgValue>
</operation>

<operation id="1318" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:234  %regs_V_addr_122 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="regs_V_addr_122"/></StgValue>
</operation>

<operation id="1319" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:235  %regs_V_load_85 = load i16* %regs_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_85"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1320" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:197  %sext_ln1116_16 = sext i16 %h_V_load_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="1321" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:200  %sext_ln1118_16 = sext i16 %regs_V_load_82 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="1322" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:201  %mul_ln1118_16 = mul nsw i32 %sext_ln1118_16, %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1323" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:203  %shl_ln728_15 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_14, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="1324" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:204  %add_ln1192_16 = add i32 %mul_ln1118_16, %shl_ln728_15

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1325" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:209  %sext_ln1116_17 = sext i16 %h_V_load_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="1326" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:212  %sext_ln1118_17 = sext i16 %regs_V_load_83 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="1327" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:213  %mul_ln1118_17 = mul nsw i32 %sext_ln1118_17, %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1328" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:214  %tmp_15 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_16, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1329" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:215  %shl_ln728_16 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_15, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="1330" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:216  %add_ln1192_17 = add i32 %mul_ln1118_17, %shl_ln728_16

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1331" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:220  %h_V_load_18 = load i16* %h_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_18"/></StgValue>
</operation>

<operation id="1332" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:223  %regs_V_load_84 = load i16* %regs_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_84"/></StgValue>
</operation>

<operation id="1333" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:226  %tmp_16 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_17, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1334" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:232  %h_V_load_19 = load i16* %h_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_19"/></StgValue>
</operation>

<operation id="1335" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:235  %regs_V_load_85 = load i16* %regs_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_85"/></StgValue>
</operation>

<operation id="1336" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:241  %add_ln14_18 = add i7 %i1_0_0, 20

]]></Node>
<StgValue><ssdm name="add_ln14_18"/></StgValue>
</operation>

<operation id="1337" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:242  %zext_ln15_20 = zext i7 %add_ln14_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_20"/></StgValue>
</operation>

<operation id="1338" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:243  %h_V_addr_20 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="h_V_addr_20"/></StgValue>
</operation>

<operation id="1339" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:244  %h_V_load_20 = load i16* %h_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_20"/></StgValue>
</operation>

<operation id="1340" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:246  %regs_V_addr_123 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="regs_V_addr_123"/></StgValue>
</operation>

<operation id="1341" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:247  %regs_V_load_86 = load i16* %regs_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_86"/></StgValue>
</operation>

<operation id="1342" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:253  %add_ln14_19 = add i7 %i1_0_0, 21

]]></Node>
<StgValue><ssdm name="add_ln14_19"/></StgValue>
</operation>

<operation id="1343" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:254  %zext_ln15_21 = zext i7 %add_ln14_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_21"/></StgValue>
</operation>

<operation id="1344" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:255  %h_V_addr_21 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_21

]]></Node>
<StgValue><ssdm name="h_V_addr_21"/></StgValue>
</operation>

<operation id="1345" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:256  %h_V_load_21 = load i16* %h_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_21"/></StgValue>
</operation>

<operation id="1346" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:258  %regs_V_addr_124 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_21

]]></Node>
<StgValue><ssdm name="regs_V_addr_124"/></StgValue>
</operation>

<operation id="1347" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:259  %regs_V_load_87 = load i16* %regs_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_87"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1348" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:221  %sext_ln1116_18 = sext i16 %h_V_load_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="1349" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:224  %sext_ln1118_18 = sext i16 %regs_V_load_84 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="1350" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:225  %mul_ln1118_18 = mul nsw i32 %sext_ln1118_18, %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1351" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:227  %shl_ln728_17 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_16, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="1352" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:228  %add_ln1192_18 = add i32 %mul_ln1118_18, %shl_ln728_17

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1353" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:233  %sext_ln1116_19 = sext i16 %h_V_load_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="1354" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:236  %sext_ln1118_19 = sext i16 %regs_V_load_85 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="1355" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:237  %mul_ln1118_19 = mul nsw i32 %sext_ln1118_19, %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1356" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:238  %tmp_17 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_18, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1357" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:239  %shl_ln728_18 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_17, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="1358" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:240  %add_ln1192_19 = add i32 %mul_ln1118_19, %shl_ln728_18

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1359" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:244  %h_V_load_20 = load i16* %h_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_20"/></StgValue>
</operation>

<operation id="1360" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:247  %regs_V_load_86 = load i16* %regs_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_86"/></StgValue>
</operation>

<operation id="1361" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:250  %tmp_18 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_19, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1362" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:256  %h_V_load_21 = load i16* %h_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_21"/></StgValue>
</operation>

<operation id="1363" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:259  %regs_V_load_87 = load i16* %regs_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_87"/></StgValue>
</operation>

<operation id="1364" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:265  %add_ln14_20 = add i7 %i1_0_0, 22

]]></Node>
<StgValue><ssdm name="add_ln14_20"/></StgValue>
</operation>

<operation id="1365" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:266  %zext_ln15_22 = zext i7 %add_ln14_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_22"/></StgValue>
</operation>

<operation id="1366" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:267  %h_V_addr_22 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_22

]]></Node>
<StgValue><ssdm name="h_V_addr_22"/></StgValue>
</operation>

<operation id="1367" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:268  %h_V_load_22 = load i16* %h_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_22"/></StgValue>
</operation>

<operation id="1368" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:270  %regs_V_addr_125 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_22

]]></Node>
<StgValue><ssdm name="regs_V_addr_125"/></StgValue>
</operation>

<operation id="1369" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:271  %regs_V_load_88 = load i16* %regs_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_88"/></StgValue>
</operation>

<operation id="1370" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:277  %add_ln14_21 = add i7 %i1_0_0, 23

]]></Node>
<StgValue><ssdm name="add_ln14_21"/></StgValue>
</operation>

<operation id="1371" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:278  %zext_ln15_23 = zext i7 %add_ln14_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_23"/></StgValue>
</operation>

<operation id="1372" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:279  %h_V_addr_23 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="h_V_addr_23"/></StgValue>
</operation>

<operation id="1373" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:280  %h_V_load_23 = load i16* %h_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_23"/></StgValue>
</operation>

<operation id="1374" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:282  %regs_V_addr_126 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="regs_V_addr_126"/></StgValue>
</operation>

<operation id="1375" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:283  %regs_V_load_89 = load i16* %regs_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_89"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1376" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:245  %sext_ln1116_20 = sext i16 %h_V_load_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="1377" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:248  %sext_ln1118_20 = sext i16 %regs_V_load_86 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="1378" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:249  %mul_ln1118_20 = mul nsw i32 %sext_ln1118_20, %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1379" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:251  %shl_ln728_19 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_18, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="1380" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:252  %add_ln1192_20 = add i32 %mul_ln1118_20, %shl_ln728_19

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1381" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:257  %sext_ln1116_21 = sext i16 %h_V_load_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="1382" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:260  %sext_ln1118_21 = sext i16 %regs_V_load_87 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="1383" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:261  %mul_ln1118_21 = mul nsw i32 %sext_ln1118_21, %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1384" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:262  %tmp_19 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_20, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1385" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:263  %shl_ln728_20 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_19, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="1386" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:264  %add_ln1192_21 = add i32 %mul_ln1118_21, %shl_ln728_20

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1387" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:268  %h_V_load_22 = load i16* %h_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_22"/></StgValue>
</operation>

<operation id="1388" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:271  %regs_V_load_88 = load i16* %regs_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_88"/></StgValue>
</operation>

<operation id="1389" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:274  %tmp_20 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_21, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1390" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:280  %h_V_load_23 = load i16* %h_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_23"/></StgValue>
</operation>

<operation id="1391" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:283  %regs_V_load_89 = load i16* %regs_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_89"/></StgValue>
</operation>

<operation id="1392" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:289  %add_ln14_22 = add i7 %i1_0_0, 24

]]></Node>
<StgValue><ssdm name="add_ln14_22"/></StgValue>
</operation>

<operation id="1393" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:290  %zext_ln15_24 = zext i7 %add_ln14_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_24"/></StgValue>
</operation>

<operation id="1394" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:291  %h_V_addr_24 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_24

]]></Node>
<StgValue><ssdm name="h_V_addr_24"/></StgValue>
</operation>

<operation id="1395" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:292  %h_V_load_24 = load i16* %h_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_24"/></StgValue>
</operation>

<operation id="1396" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:294  %regs_V_addr_127 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_24

]]></Node>
<StgValue><ssdm name="regs_V_addr_127"/></StgValue>
</operation>

<operation id="1397" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:295  %regs_V_load_90 = load i16* %regs_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_90"/></StgValue>
</operation>

<operation id="1398" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:301  %add_ln14_23 = add i7 %i1_0_0, 25

]]></Node>
<StgValue><ssdm name="add_ln14_23"/></StgValue>
</operation>

<operation id="1399" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:302  %zext_ln15_25 = zext i7 %add_ln14_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_25"/></StgValue>
</operation>

<operation id="1400" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:303  %h_V_addr_25 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="h_V_addr_25"/></StgValue>
</operation>

<operation id="1401" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:304  %h_V_load_25 = load i16* %h_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_25"/></StgValue>
</operation>

<operation id="1402" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:306  %regs_V_addr_128 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="regs_V_addr_128"/></StgValue>
</operation>

<operation id="1403" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:307  %regs_V_load_91 = load i16* %regs_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_91"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1404" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:269  %sext_ln1116_22 = sext i16 %h_V_load_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="1405" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:272  %sext_ln1118_22 = sext i16 %regs_V_load_88 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="1406" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:273  %mul_ln1118_22 = mul nsw i32 %sext_ln1118_22, %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1407" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:275  %shl_ln728_21 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_20, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1408" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:276  %add_ln1192_22 = add i32 %mul_ln1118_22, %shl_ln728_21

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1409" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:281  %sext_ln1116_23 = sext i16 %h_V_load_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="1410" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:284  %sext_ln1118_23 = sext i16 %regs_V_load_89 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="1411" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:285  %mul_ln1118_23 = mul nsw i32 %sext_ln1118_23, %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1412" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:286  %tmp_21 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_22, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1413" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:287  %shl_ln728_22 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_21, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="1414" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:288  %add_ln1192_23 = add i32 %mul_ln1118_23, %shl_ln728_22

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1415" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:292  %h_V_load_24 = load i16* %h_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_24"/></StgValue>
</operation>

<operation id="1416" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:295  %regs_V_load_90 = load i16* %regs_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_90"/></StgValue>
</operation>

<operation id="1417" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:298  %tmp_22 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_23, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1418" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:304  %h_V_load_25 = load i16* %h_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_25"/></StgValue>
</operation>

<operation id="1419" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:307  %regs_V_load_91 = load i16* %regs_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_91"/></StgValue>
</operation>

<operation id="1420" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:313  %add_ln14_24 = add i7 %i1_0_0, 26

]]></Node>
<StgValue><ssdm name="add_ln14_24"/></StgValue>
</operation>

<operation id="1421" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:314  %zext_ln15_26 = zext i7 %add_ln14_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_26"/></StgValue>
</operation>

<operation id="1422" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:315  %h_V_addr_26 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="h_V_addr_26"/></StgValue>
</operation>

<operation id="1423" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:316  %h_V_load_26 = load i16* %h_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_26"/></StgValue>
</operation>

<operation id="1424" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:318  %regs_V_addr_129 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="regs_V_addr_129"/></StgValue>
</operation>

<operation id="1425" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:319  %regs_V_load_92 = load i16* %regs_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_92"/></StgValue>
</operation>

<operation id="1426" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:325  %add_ln14_25 = add i7 %i1_0_0, 27

]]></Node>
<StgValue><ssdm name="add_ln14_25"/></StgValue>
</operation>

<operation id="1427" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:326  %zext_ln15_27 = zext i7 %add_ln14_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_27"/></StgValue>
</operation>

<operation id="1428" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:327  %h_V_addr_27 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="h_V_addr_27"/></StgValue>
</operation>

<operation id="1429" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:328  %h_V_load_27 = load i16* %h_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_27"/></StgValue>
</operation>

<operation id="1430" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:330  %regs_V_addr_130 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="regs_V_addr_130"/></StgValue>
</operation>

<operation id="1431" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:331  %regs_V_load_93 = load i16* %regs_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_93"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1432" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:293  %sext_ln1116_24 = sext i16 %h_V_load_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="1433" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:296  %sext_ln1118_24 = sext i16 %regs_V_load_90 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="1434" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:297  %mul_ln1118_24 = mul nsw i32 %sext_ln1118_24, %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1435" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:299  %shl_ln728_23 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_22, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="1436" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:300  %add_ln1192_24 = add i32 %mul_ln1118_24, %shl_ln728_23

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1437" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:305  %sext_ln1116_25 = sext i16 %h_V_load_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="1438" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:308  %sext_ln1118_25 = sext i16 %regs_V_load_91 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1439" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:309  %mul_ln1118_25 = mul nsw i32 %sext_ln1118_25, %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1440" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:310  %tmp_23 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_24, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1441" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:311  %shl_ln728_24 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_23, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="1442" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:312  %add_ln1192_25 = add i32 %mul_ln1118_25, %shl_ln728_24

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1443" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:316  %h_V_load_26 = load i16* %h_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_26"/></StgValue>
</operation>

<operation id="1444" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:319  %regs_V_load_92 = load i16* %regs_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_92"/></StgValue>
</operation>

<operation id="1445" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:322  %tmp_24 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_25, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1446" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:328  %h_V_load_27 = load i16* %h_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_27"/></StgValue>
</operation>

<operation id="1447" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:331  %regs_V_load_93 = load i16* %regs_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_93"/></StgValue>
</operation>

<operation id="1448" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:337  %add_ln14_26 = add i7 %i1_0_0, 28

]]></Node>
<StgValue><ssdm name="add_ln14_26"/></StgValue>
</operation>

<operation id="1449" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:338  %zext_ln15_28 = zext i7 %add_ln14_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_28"/></StgValue>
</operation>

<operation id="1450" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:339  %h_V_addr_28 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_28

]]></Node>
<StgValue><ssdm name="h_V_addr_28"/></StgValue>
</operation>

<operation id="1451" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:340  %h_V_load_28 = load i16* %h_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_28"/></StgValue>
</operation>

<operation id="1452" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:342  %regs_V_addr_131 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_28

]]></Node>
<StgValue><ssdm name="regs_V_addr_131"/></StgValue>
</operation>

<operation id="1453" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:343  %regs_V_load_94 = load i16* %regs_V_addr_131, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_94"/></StgValue>
</operation>

<operation id="1454" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:349  %add_ln14_27 = add i7 %i1_0_0, 29

]]></Node>
<StgValue><ssdm name="add_ln14_27"/></StgValue>
</operation>

<operation id="1455" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:350  %zext_ln15_29 = zext i7 %add_ln14_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_29"/></StgValue>
</operation>

<operation id="1456" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:351  %h_V_addr_29 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="h_V_addr_29"/></StgValue>
</operation>

<operation id="1457" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:352  %h_V_load_29 = load i16* %h_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_29"/></StgValue>
</operation>

<operation id="1458" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:354  %regs_V_addr_132 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="regs_V_addr_132"/></StgValue>
</operation>

<operation id="1459" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:355  %regs_V_load_95 = load i16* %regs_V_addr_132, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_95"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1460" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:317  %sext_ln1116_26 = sext i16 %h_V_load_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="1461" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:320  %sext_ln1118_26 = sext i16 %regs_V_load_92 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1462" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:321  %mul_ln1118_26 = mul nsw i32 %sext_ln1118_26, %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1463" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:323  %shl_ln728_25 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_24, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="1464" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:324  %add_ln1192_26 = add i32 %mul_ln1118_26, %shl_ln728_25

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1465" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:329  %sext_ln1116_27 = sext i16 %h_V_load_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="1466" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:332  %sext_ln1118_27 = sext i16 %regs_V_load_93 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1467" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:333  %mul_ln1118_27 = mul nsw i32 %sext_ln1118_27, %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1468" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:334  %tmp_25 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_26, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1469" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:335  %shl_ln728_26 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_25, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="1470" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:336  %add_ln1192_27 = add i32 %mul_ln1118_27, %shl_ln728_26

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1471" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:340  %h_V_load_28 = load i16* %h_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_28"/></StgValue>
</operation>

<operation id="1472" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:343  %regs_V_load_94 = load i16* %regs_V_addr_131, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_94"/></StgValue>
</operation>

<operation id="1473" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:346  %tmp_26 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_27, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1474" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:352  %h_V_load_29 = load i16* %h_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_29"/></StgValue>
</operation>

<operation id="1475" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:355  %regs_V_load_95 = load i16* %regs_V_addr_132, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_95"/></StgValue>
</operation>

<operation id="1476" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:361  %add_ln14_28 = add i7 %i1_0_0, 30

]]></Node>
<StgValue><ssdm name="add_ln14_28"/></StgValue>
</operation>

<operation id="1477" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:362  %zext_ln15_30 = zext i7 %add_ln14_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_30"/></StgValue>
</operation>

<operation id="1478" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:363  %h_V_addr_30 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_30

]]></Node>
<StgValue><ssdm name="h_V_addr_30"/></StgValue>
</operation>

<operation id="1479" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:364  %h_V_load_30 = load i16* %h_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_30"/></StgValue>
</operation>

<operation id="1480" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:366  %regs_V_addr_133 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_30

]]></Node>
<StgValue><ssdm name="regs_V_addr_133"/></StgValue>
</operation>

<operation id="1481" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:367  %regs_V_load_96 = load i16* %regs_V_addr_133, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_96"/></StgValue>
</operation>

<operation id="1482" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:373  %add_ln14_29 = add i7 %i1_0_0, 31

]]></Node>
<StgValue><ssdm name="add_ln14_29"/></StgValue>
</operation>

<operation id="1483" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:374  %zext_ln15_31 = zext i7 %add_ln14_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_31"/></StgValue>
</operation>

<operation id="1484" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:375  %h_V_addr_31 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_31

]]></Node>
<StgValue><ssdm name="h_V_addr_31"/></StgValue>
</operation>

<operation id="1485" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:376  %h_V_load_31 = load i16* %h_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_31"/></StgValue>
</operation>

<operation id="1486" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:378  %regs_V_addr_134 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_31

]]></Node>
<StgValue><ssdm name="regs_V_addr_134"/></StgValue>
</operation>

<operation id="1487" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:379  %regs_V_load_97 = load i16* %regs_V_addr_134, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_97"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1488" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:341  %sext_ln1116_28 = sext i16 %h_V_load_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="1489" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:344  %sext_ln1118_28 = sext i16 %regs_V_load_94 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1490" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:345  %mul_ln1118_28 = mul nsw i32 %sext_ln1118_28, %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1491" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:347  %shl_ln728_27 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_26, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="1492" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:348  %add_ln1192_28 = add i32 %mul_ln1118_28, %shl_ln728_27

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1493" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:353  %sext_ln1116_29 = sext i16 %h_V_load_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="1494" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:356  %sext_ln1118_29 = sext i16 %regs_V_load_95 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1495" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:357  %mul_ln1118_29 = mul nsw i32 %sext_ln1118_29, %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1496" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:358  %tmp_27 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_28, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1497" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:359  %shl_ln728_28 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_27, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="1498" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:360  %add_ln1192_29 = add i32 %mul_ln1118_29, %shl_ln728_28

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1499" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:364  %h_V_load_30 = load i16* %h_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_30"/></StgValue>
</operation>

<operation id="1500" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:367  %regs_V_load_96 = load i16* %regs_V_addr_133, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_96"/></StgValue>
</operation>

<operation id="1501" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:370  %tmp_28 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_29, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1502" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:376  %h_V_load_31 = load i16* %h_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_31"/></StgValue>
</operation>

<operation id="1503" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:379  %regs_V_load_97 = load i16* %regs_V_addr_134, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_97"/></StgValue>
</operation>

<operation id="1504" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:385  %add_ln14_30 = add i7 %i1_0_0, 32

]]></Node>
<StgValue><ssdm name="add_ln14_30"/></StgValue>
</operation>

<operation id="1505" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:386  %zext_ln15_32 = zext i7 %add_ln14_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_32"/></StgValue>
</operation>

<operation id="1506" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:387  %h_V_addr_32 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="h_V_addr_32"/></StgValue>
</operation>

<operation id="1507" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:388  %h_V_load_32 = load i16* %h_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_32"/></StgValue>
</operation>

<operation id="1508" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:390  %regs_V_addr_135 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="regs_V_addr_135"/></StgValue>
</operation>

<operation id="1509" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:391  %regs_V_load_98 = load i16* %regs_V_addr_135, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_98"/></StgValue>
</operation>

<operation id="1510" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:397  %add_ln14_31 = add i7 %i1_0_0, 33

]]></Node>
<StgValue><ssdm name="add_ln14_31"/></StgValue>
</operation>

<operation id="1511" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="7">
<![CDATA[
.preheader.0:398  %zext_ln15_33 = zext i7 %add_ln14_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_33"/></StgValue>
</operation>

<operation id="1512" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:399  %h_V_addr_33 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_33

]]></Node>
<StgValue><ssdm name="h_V_addr_33"/></StgValue>
</operation>

<operation id="1513" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:400  %h_V_load_33 = load i16* %h_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_33"/></StgValue>
</operation>

<operation id="1514" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:402  %regs_V_addr_136 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_33

]]></Node>
<StgValue><ssdm name="regs_V_addr_136"/></StgValue>
</operation>

<operation id="1515" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:403  %regs_V_load_99 = load i16* %regs_V_addr_136, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_99"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1516" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:365  %sext_ln1116_30 = sext i16 %h_V_load_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="1517" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:368  %sext_ln1118_30 = sext i16 %regs_V_load_96 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1518" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:369  %mul_ln1118_30 = mul nsw i32 %sext_ln1118_30, %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1519" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:371  %shl_ln728_29 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_28, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="1520" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:372  %add_ln1192_30 = add i32 %mul_ln1118_30, %shl_ln728_29

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1521" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:377  %sext_ln1116_31 = sext i16 %h_V_load_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="1522" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:380  %sext_ln1118_31 = sext i16 %regs_V_load_97 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1523" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:381  %mul_ln1118_31 = mul nsw i32 %sext_ln1118_31, %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1524" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:382  %tmp_29 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_30, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1525" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:383  %shl_ln728_30 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_29, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1526" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:384  %add_ln1192_31 = add i32 %mul_ln1118_31, %shl_ln728_30

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1527" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:388  %h_V_load_32 = load i16* %h_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_32"/></StgValue>
</operation>

<operation id="1528" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:391  %regs_V_load_98 = load i16* %regs_V_addr_135, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_98"/></StgValue>
</operation>

<operation id="1529" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:394  %tmp_30 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_31, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1530" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:400  %h_V_load_33 = load i16* %h_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_33"/></StgValue>
</operation>

<operation id="1531" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="7">
<![CDATA[
.preheader.0:403  %regs_V_load_99 = load i16* %regs_V_addr_136, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_99"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1532" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.0:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="1533" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:389  %sext_ln1116_32 = sext i16 %h_V_load_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="1534" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:392  %sext_ln1118_32 = sext i16 %regs_V_load_98 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1535" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:393  %mul_ln1118_32 = mul nsw i32 %sext_ln1118_32, %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1536" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:395  %shl_ln728_31 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_30, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="1537" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:396  %add_ln1192_32 = add i32 %mul_ln1118_32, %shl_ln728_31

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1538" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:401  %sext_ln1116_33 = sext i16 %h_V_load_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="1539" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="16">
<![CDATA[
.preheader.0:404  %sext_ln1118_33 = sext i16 %regs_V_load_99 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1540" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:405  %mul_ln1118_33 = mul nsw i32 %sext_ln1116_33, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1541" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:406  %tmp_31 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_32, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1542" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.preheader.0:407  %shl_ln728_32 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_31, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="1543" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:408  %add_ln1192_33 = add i32 %mul_ln1118_33, %shl_ln728_32

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1544" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:409  %trunc_ln708_s = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_33, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1545" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:410  %add_ln14_32 = add i7 %i1_0_0, 34

]]></Node>
<StgValue><ssdm name="add_ln14_32"/></StgValue>
</operation>

<operation id="1546" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:411  %icmp_ln14 = icmp eq i7 %add_ln14_32, -28

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="1547" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:412  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="1548" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:413  br i1 %icmp_ln14, label %175, label %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1549" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:0  %zext_ln15_34 = zext i7 %add_ln14_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_34"/></StgValue>
</operation>

<operation id="1550" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:1  %h_V_addr_34 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_34

]]></Node>
<StgValue><ssdm name="h_V_addr_34"/></StgValue>
</operation>

<operation id="1551" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:2  %h_V_load_34 = load i16* %h_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_34"/></StgValue>
</operation>

<operation id="1552" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:4  %regs_V_addr_137 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_34

]]></Node>
<StgValue><ssdm name="regs_V_addr_137"/></StgValue>
</operation>

<operation id="1553" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:5  %regs_V_load_100 = load i16* %regs_V_addr_137, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_100"/></StgValue>
</operation>

<operation id="1554" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:10  %add_ln14_33 = add i7 %i1_0_0, 35

]]></Node>
<StgValue><ssdm name="add_ln14_33"/></StgValue>
</operation>

<operation id="1555" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:11  %zext_ln15_35 = zext i7 %add_ln14_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_35"/></StgValue>
</operation>

<operation id="1556" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:12  %h_V_addr_35 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="h_V_addr_35"/></StgValue>
</operation>

<operation id="1557" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:13  %h_V_load_35 = load i16* %h_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_35"/></StgValue>
</operation>

<operation id="1558" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:15  %regs_V_addr_138 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="regs_V_addr_138"/></StgValue>
</operation>

<operation id="1559" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:16  %regs_V_load_101 = load i16* %regs_V_addr_138, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_101"/></StgValue>
</operation>

<operation id="1560" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i17P(i17* %y_V, i17 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="1561" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1562" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:2  %h_V_load_34 = load i16* %h_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_34"/></StgValue>
</operation>

<operation id="1563" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:5  %regs_V_load_100 = load i16* %regs_V_addr_137, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_100"/></StgValue>
</operation>

<operation id="1564" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:13  %h_V_load_35 = load i16* %h_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_35"/></StgValue>
</operation>

<operation id="1565" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:16  %regs_V_load_101 = load i16* %regs_V_addr_138, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_101"/></StgValue>
</operation>

<operation id="1566" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:22  %add_ln14_34 = add i7 %i1_0_0, 36

]]></Node>
<StgValue><ssdm name="add_ln14_34"/></StgValue>
</operation>

<operation id="1567" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:23  %zext_ln15_36 = zext i7 %add_ln14_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_36"/></StgValue>
</operation>

<operation id="1568" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:24  %h_V_addr_36 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_36

]]></Node>
<StgValue><ssdm name="h_V_addr_36"/></StgValue>
</operation>

<operation id="1569" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:25  %h_V_load_36 = load i16* %h_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_36"/></StgValue>
</operation>

<operation id="1570" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:27  %regs_V_addr_139 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_36

]]></Node>
<StgValue><ssdm name="regs_V_addr_139"/></StgValue>
</operation>

<operation id="1571" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:28  %regs_V_load_102 = load i16* %regs_V_addr_139, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_102"/></StgValue>
</operation>

<operation id="1572" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:34  %add_ln14_35 = add i7 %i1_0_0, 37

]]></Node>
<StgValue><ssdm name="add_ln14_35"/></StgValue>
</operation>

<operation id="1573" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:35  %zext_ln15_37 = zext i7 %add_ln14_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_37"/></StgValue>
</operation>

<operation id="1574" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:36  %h_V_addr_37 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_37

]]></Node>
<StgValue><ssdm name="h_V_addr_37"/></StgValue>
</operation>

<operation id="1575" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:37  %h_V_load_37 = load i16* %h_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_37"/></StgValue>
</operation>

<operation id="1576" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:39  %regs_V_addr_140 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_37

]]></Node>
<StgValue><ssdm name="regs_V_addr_140"/></StgValue>
</operation>

<operation id="1577" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:40  %regs_V_load_103 = load i16* %regs_V_addr_140, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_103"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1578" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:3  %sext_ln1116_34 = sext i16 %h_V_load_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="1579" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:6  %sext_ln1118_34 = sext i16 %regs_V_load_100 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1580" st_id="90" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:7  %mul_ln1118_34 = mul nsw i32 %sext_ln1118_34, %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1581" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:8  %shl_ln728_33 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln708_s, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1582" st_id="90" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:9  %add_ln1192_34 = add i32 %mul_ln1118_34, %shl_ln728_33

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1583" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:14  %sext_ln1116_35 = sext i16 %h_V_load_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="1584" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:17  %sext_ln1118_35 = sext i16 %regs_V_load_101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1585" st_id="90" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:18  %mul_ln1118_35 = mul nsw i32 %sext_ln1118_35, %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1586" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:19  %tmp_32 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_34, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1587" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:20  %shl_ln728_34 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_32, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="1588" st_id="90" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:21  %add_ln1192_35 = add i32 %mul_ln1118_35, %shl_ln728_34

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1589" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:25  %h_V_load_36 = load i16* %h_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_36"/></StgValue>
</operation>

<operation id="1590" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:28  %regs_V_load_102 = load i16* %regs_V_addr_139, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_102"/></StgValue>
</operation>

<operation id="1591" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:31  %tmp_34 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_35, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1592" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:37  %h_V_load_37 = load i16* %h_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_37"/></StgValue>
</operation>

<operation id="1593" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:40  %regs_V_load_103 = load i16* %regs_V_addr_140, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_103"/></StgValue>
</operation>

<operation id="1594" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:46  %add_ln14_36 = add i7 %i1_0_0, 38

]]></Node>
<StgValue><ssdm name="add_ln14_36"/></StgValue>
</operation>

<operation id="1595" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:47  %zext_ln15_38 = zext i7 %add_ln14_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_38"/></StgValue>
</operation>

<operation id="1596" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:48  %h_V_addr_38 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="h_V_addr_38"/></StgValue>
</operation>

<operation id="1597" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:49  %h_V_load_38 = load i16* %h_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_38"/></StgValue>
</operation>

<operation id="1598" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:51  %regs_V_addr_141 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="regs_V_addr_141"/></StgValue>
</operation>

<operation id="1599" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:52  %regs_V_load_104 = load i16* %regs_V_addr_141, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_104"/></StgValue>
</operation>

<operation id="1600" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:58  %add_ln14_37 = add i7 %i1_0_0, 39

]]></Node>
<StgValue><ssdm name="add_ln14_37"/></StgValue>
</operation>

<operation id="1601" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:59  %zext_ln15_39 = zext i7 %add_ln14_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_39"/></StgValue>
</operation>

<operation id="1602" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:60  %h_V_addr_39 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_39

]]></Node>
<StgValue><ssdm name="h_V_addr_39"/></StgValue>
</operation>

<operation id="1603" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:61  %h_V_load_39 = load i16* %h_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_39"/></StgValue>
</operation>

<operation id="1604" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:63  %regs_V_addr_142 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_39

]]></Node>
<StgValue><ssdm name="regs_V_addr_142"/></StgValue>
</operation>

<operation id="1605" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:64  %regs_V_load_105 = load i16* %regs_V_addr_142, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_105"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1606" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:26  %sext_ln1116_36 = sext i16 %h_V_load_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="1607" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:29  %sext_ln1118_36 = sext i16 %regs_V_load_102 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1608" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:30  %mul_ln1118_36 = mul nsw i32 %sext_ln1118_36, %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1609" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:32  %shl_ln728_35 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_34, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="1610" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:33  %add_ln1192_36 = add i32 %mul_ln1118_36, %shl_ln728_35

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1611" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:38  %sext_ln1116_37 = sext i16 %h_V_load_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="1612" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:41  %sext_ln1118_37 = sext i16 %regs_V_load_103 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1613" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:42  %mul_ln1118_37 = mul nsw i32 %sext_ln1118_37, %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1614" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:43  %tmp_35 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_36, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1615" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:44  %shl_ln728_36 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_35, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="1616" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:45  %add_ln1192_37 = add i32 %mul_ln1118_37, %shl_ln728_36

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1617" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:49  %h_V_load_38 = load i16* %h_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_38"/></StgValue>
</operation>

<operation id="1618" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:52  %regs_V_load_104 = load i16* %regs_V_addr_141, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_104"/></StgValue>
</operation>

<operation id="1619" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:55  %tmp_36 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_37, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1620" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:61  %h_V_load_39 = load i16* %h_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_39"/></StgValue>
</operation>

<operation id="1621" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:64  %regs_V_load_105 = load i16* %regs_V_addr_142, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_105"/></StgValue>
</operation>

<operation id="1622" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:70  %add_ln14_38 = add i7 %i1_0_0, 40

]]></Node>
<StgValue><ssdm name="add_ln14_38"/></StgValue>
</operation>

<operation id="1623" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:71  %zext_ln15_40 = zext i7 %add_ln14_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_40"/></StgValue>
</operation>

<operation id="1624" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:72  %h_V_addr_40 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_40

]]></Node>
<StgValue><ssdm name="h_V_addr_40"/></StgValue>
</operation>

<operation id="1625" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:73  %h_V_load_40 = load i16* %h_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_40"/></StgValue>
</operation>

<operation id="1626" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:75  %regs_V_addr_143 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_40

]]></Node>
<StgValue><ssdm name="regs_V_addr_143"/></StgValue>
</operation>

<operation id="1627" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:76  %regs_V_load_106 = load i16* %regs_V_addr_143, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_106"/></StgValue>
</operation>

<operation id="1628" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:82  %add_ln14_39 = add i7 %i1_0_0, 41

]]></Node>
<StgValue><ssdm name="add_ln14_39"/></StgValue>
</operation>

<operation id="1629" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:83  %zext_ln15_41 = zext i7 %add_ln14_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_41"/></StgValue>
</operation>

<operation id="1630" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:84  %h_V_addr_41 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="h_V_addr_41"/></StgValue>
</operation>

<operation id="1631" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:85  %h_V_load_41 = load i16* %h_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_41"/></StgValue>
</operation>

<operation id="1632" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:87  %regs_V_addr_144 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="regs_V_addr_144"/></StgValue>
</operation>

<operation id="1633" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:88  %regs_V_load_107 = load i16* %regs_V_addr_144, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_107"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1634" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:50  %sext_ln1116_38 = sext i16 %h_V_load_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="1635" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:53  %sext_ln1118_38 = sext i16 %regs_V_load_104 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1636" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:54  %mul_ln1118_38 = mul nsw i32 %sext_ln1118_38, %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="1637" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:56  %shl_ln728_37 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_36, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="1638" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:57  %add_ln1192_38 = add i32 %mul_ln1118_38, %shl_ln728_37

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1639" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:62  %sext_ln1116_39 = sext i16 %h_V_load_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="1640" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:65  %sext_ln1118_39 = sext i16 %regs_V_load_105 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="1641" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:66  %mul_ln1118_39 = mul nsw i32 %sext_ln1118_39, %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="1642" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:67  %tmp_37 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_38, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1643" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:68  %shl_ln728_38 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_37, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="1644" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:69  %add_ln1192_39 = add i32 %mul_ln1118_39, %shl_ln728_38

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1645" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:73  %h_V_load_40 = load i16* %h_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_40"/></StgValue>
</operation>

<operation id="1646" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:76  %regs_V_load_106 = load i16* %regs_V_addr_143, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_106"/></StgValue>
</operation>

<operation id="1647" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:79  %tmp_38 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_39, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1648" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:85  %h_V_load_41 = load i16* %h_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_41"/></StgValue>
</operation>

<operation id="1649" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:88  %regs_V_load_107 = load i16* %regs_V_addr_144, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_107"/></StgValue>
</operation>

<operation id="1650" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:94  %add_ln14_40 = add i7 %i1_0_0, 42

]]></Node>
<StgValue><ssdm name="add_ln14_40"/></StgValue>
</operation>

<operation id="1651" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:95  %zext_ln15_42 = zext i7 %add_ln14_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_42"/></StgValue>
</operation>

<operation id="1652" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:96  %h_V_addr_42 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_42

]]></Node>
<StgValue><ssdm name="h_V_addr_42"/></StgValue>
</operation>

<operation id="1653" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:97  %h_V_load_42 = load i16* %h_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_42"/></StgValue>
</operation>

<operation id="1654" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:99  %regs_V_addr_145 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_42

]]></Node>
<StgValue><ssdm name="regs_V_addr_145"/></StgValue>
</operation>

<operation id="1655" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:100  %regs_V_load_108 = load i16* %regs_V_addr_145, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_108"/></StgValue>
</operation>

<operation id="1656" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:106  %add_ln14_41 = add i7 %i1_0_0, 43

]]></Node>
<StgValue><ssdm name="add_ln14_41"/></StgValue>
</operation>

<operation id="1657" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:107  %zext_ln15_43 = zext i7 %add_ln14_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_43"/></StgValue>
</operation>

<operation id="1658" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:108  %h_V_addr_43 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_43

]]></Node>
<StgValue><ssdm name="h_V_addr_43"/></StgValue>
</operation>

<operation id="1659" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:109  %h_V_load_43 = load i16* %h_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_43"/></StgValue>
</operation>

<operation id="1660" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:111  %regs_V_addr_146 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_43

]]></Node>
<StgValue><ssdm name="regs_V_addr_146"/></StgValue>
</operation>

<operation id="1661" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:112  %regs_V_load_109 = load i16* %regs_V_addr_146, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_109"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1662" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:74  %sext_ln1116_40 = sext i16 %h_V_load_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_40"/></StgValue>
</operation>

<operation id="1663" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:77  %sext_ln1118_40 = sext i16 %regs_V_load_106 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1664" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:78  %mul_ln1118_40 = mul nsw i32 %sext_ln1118_40, %sext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1665" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:80  %shl_ln728_39 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_38, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1666" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:81  %add_ln1192_40 = add i32 %mul_ln1118_40, %shl_ln728_39

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1667" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:86  %sext_ln1116_41 = sext i16 %h_V_load_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_41"/></StgValue>
</operation>

<operation id="1668" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:89  %sext_ln1118_41 = sext i16 %regs_V_load_107 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1669" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:90  %mul_ln1118_41 = mul nsw i32 %sext_ln1118_41, %sext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1670" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:91  %tmp_39 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_40, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1671" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:92  %shl_ln728_40 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_39, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="1672" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:93  %add_ln1192_41 = add i32 %mul_ln1118_41, %shl_ln728_40

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1673" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:97  %h_V_load_42 = load i16* %h_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_42"/></StgValue>
</operation>

<operation id="1674" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:100  %regs_V_load_108 = load i16* %regs_V_addr_145, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_108"/></StgValue>
</operation>

<operation id="1675" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:103  %tmp_40 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_41, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1676" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:109  %h_V_load_43 = load i16* %h_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_43"/></StgValue>
</operation>

<operation id="1677" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:112  %regs_V_load_109 = load i16* %regs_V_addr_146, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_109"/></StgValue>
</operation>

<operation id="1678" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:118  %add_ln14_42 = add i7 %i1_0_0, 44

]]></Node>
<StgValue><ssdm name="add_ln14_42"/></StgValue>
</operation>

<operation id="1679" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:119  %zext_ln15_44 = zext i7 %add_ln14_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_44"/></StgValue>
</operation>

<operation id="1680" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:120  %h_V_addr_44 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="h_V_addr_44"/></StgValue>
</operation>

<operation id="1681" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:121  %h_V_load_44 = load i16* %h_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_44"/></StgValue>
</operation>

<operation id="1682" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:123  %regs_V_addr_147 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="regs_V_addr_147"/></StgValue>
</operation>

<operation id="1683" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:124  %regs_V_load_110 = load i16* %regs_V_addr_147, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_110"/></StgValue>
</operation>

<operation id="1684" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:130  %add_ln14_43 = add i7 %i1_0_0, 45

]]></Node>
<StgValue><ssdm name="add_ln14_43"/></StgValue>
</operation>

<operation id="1685" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:131  %zext_ln15_45 = zext i7 %add_ln14_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_45"/></StgValue>
</operation>

<operation id="1686" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:132  %h_V_addr_45 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_45

]]></Node>
<StgValue><ssdm name="h_V_addr_45"/></StgValue>
</operation>

<operation id="1687" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:133  %h_V_load_45 = load i16* %h_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_45"/></StgValue>
</operation>

<operation id="1688" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:135  %regs_V_addr_148 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_45

]]></Node>
<StgValue><ssdm name="regs_V_addr_148"/></StgValue>
</operation>

<operation id="1689" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:136  %regs_V_load_111 = load i16* %regs_V_addr_148, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_111"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1690" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:98  %sext_ln1116_42 = sext i16 %h_V_load_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_42"/></StgValue>
</operation>

<operation id="1691" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:101  %sext_ln1118_42 = sext i16 %regs_V_load_108 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1692" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:102  %mul_ln1118_42 = mul nsw i32 %sext_ln1118_42, %sext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1693" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:104  %shl_ln728_41 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_40, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="1694" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:105  %add_ln1192_42 = add i32 %mul_ln1118_42, %shl_ln728_41

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1695" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:110  %sext_ln1116_43 = sext i16 %h_V_load_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_43"/></StgValue>
</operation>

<operation id="1696" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:113  %sext_ln1118_43 = sext i16 %regs_V_load_109 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1697" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:114  %mul_ln1118_43 = mul nsw i32 %sext_ln1118_43, %sext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1698" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:115  %tmp_41 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_42, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1699" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:116  %shl_ln728_42 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_41, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1700" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:117  %add_ln1192_43 = add i32 %mul_ln1118_43, %shl_ln728_42

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1701" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:121  %h_V_load_44 = load i16* %h_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_44"/></StgValue>
</operation>

<operation id="1702" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:124  %regs_V_load_110 = load i16* %regs_V_addr_147, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_110"/></StgValue>
</operation>

<operation id="1703" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:127  %tmp_42 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_43, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1704" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:133  %h_V_load_45 = load i16* %h_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_45"/></StgValue>
</operation>

<operation id="1705" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:136  %regs_V_load_111 = load i16* %regs_V_addr_148, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_111"/></StgValue>
</operation>

<operation id="1706" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:142  %add_ln14_44 = add i7 %i1_0_0, 46

]]></Node>
<StgValue><ssdm name="add_ln14_44"/></StgValue>
</operation>

<operation id="1707" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:143  %zext_ln15_46 = zext i7 %add_ln14_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_46"/></StgValue>
</operation>

<operation id="1708" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:144  %h_V_addr_46 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_46

]]></Node>
<StgValue><ssdm name="h_V_addr_46"/></StgValue>
</operation>

<operation id="1709" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:145  %h_V_load_46 = load i16* %h_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_46"/></StgValue>
</operation>

<operation id="1710" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:147  %regs_V_addr_149 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_46

]]></Node>
<StgValue><ssdm name="regs_V_addr_149"/></StgValue>
</operation>

<operation id="1711" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:148  %regs_V_load_112 = load i16* %regs_V_addr_149, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_112"/></StgValue>
</operation>

<operation id="1712" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:154  %add_ln14_45 = add i7 %i1_0_0, 47

]]></Node>
<StgValue><ssdm name="add_ln14_45"/></StgValue>
</operation>

<operation id="1713" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:155  %zext_ln15_47 = zext i7 %add_ln14_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_47"/></StgValue>
</operation>

<operation id="1714" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:156  %h_V_addr_47 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="h_V_addr_47"/></StgValue>
</operation>

<operation id="1715" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:157  %h_V_load_47 = load i16* %h_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_47"/></StgValue>
</operation>

<operation id="1716" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:159  %regs_V_addr_150 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="regs_V_addr_150"/></StgValue>
</operation>

<operation id="1717" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:160  %regs_V_load_113 = load i16* %regs_V_addr_150, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_113"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1718" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:122  %sext_ln1116_44 = sext i16 %h_V_load_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_44"/></StgValue>
</operation>

<operation id="1719" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:125  %sext_ln1118_44 = sext i16 %regs_V_load_110 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="1720" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:126  %mul_ln1118_44 = mul nsw i32 %sext_ln1118_44, %sext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1721" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:128  %shl_ln728_43 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_42, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="1722" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:129  %add_ln1192_44 = add i32 %mul_ln1118_44, %shl_ln728_43

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1723" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:134  %sext_ln1116_45 = sext i16 %h_V_load_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_45"/></StgValue>
</operation>

<operation id="1724" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:137  %sext_ln1118_45 = sext i16 %regs_V_load_111 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="1725" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:138  %mul_ln1118_45 = mul nsw i32 %sext_ln1118_45, %sext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1726" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:139  %tmp_43 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_44, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1727" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:140  %shl_ln728_44 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_43, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1728" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:141  %add_ln1192_45 = add i32 %mul_ln1118_45, %shl_ln728_44

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1729" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:145  %h_V_load_46 = load i16* %h_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_46"/></StgValue>
</operation>

<operation id="1730" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:148  %regs_V_load_112 = load i16* %regs_V_addr_149, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_112"/></StgValue>
</operation>

<operation id="1731" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:151  %tmp_44 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_45, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1732" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:157  %h_V_load_47 = load i16* %h_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_47"/></StgValue>
</operation>

<operation id="1733" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:160  %regs_V_load_113 = load i16* %regs_V_addr_150, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_113"/></StgValue>
</operation>

<operation id="1734" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:166  %add_ln14_46 = add i7 %i1_0_0, 48

]]></Node>
<StgValue><ssdm name="add_ln14_46"/></StgValue>
</operation>

<operation id="1735" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:167  %zext_ln15_48 = zext i7 %add_ln14_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_48"/></StgValue>
</operation>

<operation id="1736" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:168  %h_V_addr_48 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_48

]]></Node>
<StgValue><ssdm name="h_V_addr_48"/></StgValue>
</operation>

<operation id="1737" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:169  %h_V_load_48 = load i16* %h_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_48"/></StgValue>
</operation>

<operation id="1738" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:171  %regs_V_addr_151 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_48

]]></Node>
<StgValue><ssdm name="regs_V_addr_151"/></StgValue>
</operation>

<operation id="1739" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:172  %regs_V_load_114 = load i16* %regs_V_addr_151, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_114"/></StgValue>
</operation>

<operation id="1740" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:178  %add_ln14_47 = add i7 %i1_0_0, 49

]]></Node>
<StgValue><ssdm name="add_ln14_47"/></StgValue>
</operation>

<operation id="1741" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:179  %zext_ln15_49 = zext i7 %add_ln14_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_49"/></StgValue>
</operation>

<operation id="1742" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:180  %h_V_addr_49 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_49

]]></Node>
<StgValue><ssdm name="h_V_addr_49"/></StgValue>
</operation>

<operation id="1743" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:181  %h_V_load_49 = load i16* %h_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_49"/></StgValue>
</operation>

<operation id="1744" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:183  %regs_V_addr_152 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_49

]]></Node>
<StgValue><ssdm name="regs_V_addr_152"/></StgValue>
</operation>

<operation id="1745" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:184  %regs_V_load_115 = load i16* %regs_V_addr_152, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_115"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1746" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:146  %sext_ln1116_46 = sext i16 %h_V_load_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_46"/></StgValue>
</operation>

<operation id="1747" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:149  %sext_ln1118_46 = sext i16 %regs_V_load_112 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="1748" st_id="96" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:150  %mul_ln1118_46 = mul nsw i32 %sext_ln1118_46, %sext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1749" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:152  %shl_ln728_45 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_44, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1750" st_id="96" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:153  %add_ln1192_46 = add i32 %mul_ln1118_46, %shl_ln728_45

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1751" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:158  %sext_ln1116_47 = sext i16 %h_V_load_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_47"/></StgValue>
</operation>

<operation id="1752" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:161  %sext_ln1118_47 = sext i16 %regs_V_load_113 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="1753" st_id="96" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:162  %mul_ln1118_47 = mul nsw i32 %sext_ln1118_47, %sext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1754" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:163  %tmp_45 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_46, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1755" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:164  %shl_ln728_46 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_45, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1756" st_id="96" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:165  %add_ln1192_47 = add i32 %mul_ln1118_47, %shl_ln728_46

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1757" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:169  %h_V_load_48 = load i16* %h_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_48"/></StgValue>
</operation>

<operation id="1758" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:172  %regs_V_load_114 = load i16* %regs_V_addr_151, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_114"/></StgValue>
</operation>

<operation id="1759" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:175  %tmp_46 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_47, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1760" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:181  %h_V_load_49 = load i16* %h_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_49"/></StgValue>
</operation>

<operation id="1761" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:184  %regs_V_load_115 = load i16* %regs_V_addr_152, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_115"/></StgValue>
</operation>

<operation id="1762" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:190  %add_ln14_48 = add i7 %i1_0_0, 50

]]></Node>
<StgValue><ssdm name="add_ln14_48"/></StgValue>
</operation>

<operation id="1763" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:191  %zext_ln15_50 = zext i7 %add_ln14_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_50"/></StgValue>
</operation>

<operation id="1764" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:192  %h_V_addr_50 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="h_V_addr_50"/></StgValue>
</operation>

<operation id="1765" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:193  %h_V_load_50 = load i16* %h_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_50"/></StgValue>
</operation>

<operation id="1766" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:195  %regs_V_addr_153 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="regs_V_addr_153"/></StgValue>
</operation>

<operation id="1767" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:196  %regs_V_load_116 = load i16* %regs_V_addr_153, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_116"/></StgValue>
</operation>

<operation id="1768" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:202  %add_ln14_49 = add i7 %i1_0_0, 51

]]></Node>
<StgValue><ssdm name="add_ln14_49"/></StgValue>
</operation>

<operation id="1769" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:203  %zext_ln15_51 = zext i7 %add_ln14_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_51"/></StgValue>
</operation>

<operation id="1770" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:204  %h_V_addr_51 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_51

]]></Node>
<StgValue><ssdm name="h_V_addr_51"/></StgValue>
</operation>

<operation id="1771" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:205  %h_V_load_51 = load i16* %h_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_51"/></StgValue>
</operation>

<operation id="1772" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:207  %regs_V_addr_154 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_51

]]></Node>
<StgValue><ssdm name="regs_V_addr_154"/></StgValue>
</operation>

<operation id="1773" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:208  %regs_V_load_117 = load i16* %regs_V_addr_154, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_117"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1774" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:170  %sext_ln1116_48 = sext i16 %h_V_load_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_48"/></StgValue>
</operation>

<operation id="1775" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:173  %sext_ln1118_48 = sext i16 %regs_V_load_114 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="1776" st_id="97" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:174  %mul_ln1118_48 = mul nsw i32 %sext_ln1118_48, %sext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1777" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:176  %shl_ln728_47 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_46, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1778" st_id="97" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:177  %add_ln1192_48 = add i32 %mul_ln1118_48, %shl_ln728_47

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1779" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:182  %sext_ln1116_49 = sext i16 %h_V_load_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_49"/></StgValue>
</operation>

<operation id="1780" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:185  %sext_ln1118_49 = sext i16 %regs_V_load_115 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="1781" st_id="97" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:186  %mul_ln1118_49 = mul nsw i32 %sext_ln1118_49, %sext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1782" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:187  %tmp_47 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_48, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1783" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:188  %shl_ln728_48 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_47, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1784" st_id="97" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:189  %add_ln1192_49 = add i32 %mul_ln1118_49, %shl_ln728_48

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1785" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:193  %h_V_load_50 = load i16* %h_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_50"/></StgValue>
</operation>

<operation id="1786" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:196  %regs_V_load_116 = load i16* %regs_V_addr_153, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_116"/></StgValue>
</operation>

<operation id="1787" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:199  %tmp_48 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_49, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1788" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:205  %h_V_load_51 = load i16* %h_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_51"/></StgValue>
</operation>

<operation id="1789" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:208  %regs_V_load_117 = load i16* %regs_V_addr_154, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_117"/></StgValue>
</operation>

<operation id="1790" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:214  %add_ln14_50 = add i7 %i1_0_0, 52

]]></Node>
<StgValue><ssdm name="add_ln14_50"/></StgValue>
</operation>

<operation id="1791" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:215  %zext_ln15_52 = zext i7 %add_ln14_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_52"/></StgValue>
</operation>

<operation id="1792" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:216  %h_V_addr_52 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_52

]]></Node>
<StgValue><ssdm name="h_V_addr_52"/></StgValue>
</operation>

<operation id="1793" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:217  %h_V_load_52 = load i16* %h_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_52"/></StgValue>
</operation>

<operation id="1794" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:219  %regs_V_addr_155 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_52

]]></Node>
<StgValue><ssdm name="regs_V_addr_155"/></StgValue>
</operation>

<operation id="1795" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:220  %regs_V_load_118 = load i16* %regs_V_addr_155, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_118"/></StgValue>
</operation>

<operation id="1796" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:226  %add_ln14_51 = add i7 %i1_0_0, 53

]]></Node>
<StgValue><ssdm name="add_ln14_51"/></StgValue>
</operation>

<operation id="1797" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:227  %zext_ln15_53 = zext i7 %add_ln14_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_53"/></StgValue>
</operation>

<operation id="1798" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:228  %h_V_addr_53 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="h_V_addr_53"/></StgValue>
</operation>

<operation id="1799" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:229  %h_V_load_53 = load i16* %h_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_53"/></StgValue>
</operation>

<operation id="1800" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:231  %regs_V_addr_156 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="regs_V_addr_156"/></StgValue>
</operation>

<operation id="1801" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:232  %regs_V_load_119 = load i16* %regs_V_addr_156, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_119"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1802" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:194  %sext_ln1116_50 = sext i16 %h_V_load_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_50"/></StgValue>
</operation>

<operation id="1803" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:197  %sext_ln1118_50 = sext i16 %regs_V_load_116 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="1804" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:198  %mul_ln1118_50 = mul nsw i32 %sext_ln1118_50, %sext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1805" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:200  %shl_ln728_49 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_48, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1806" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:201  %add_ln1192_50 = add i32 %mul_ln1118_50, %shl_ln728_49

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1807" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:206  %sext_ln1116_51 = sext i16 %h_V_load_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_51"/></StgValue>
</operation>

<operation id="1808" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:209  %sext_ln1118_51 = sext i16 %regs_V_load_117 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="1809" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:210  %mul_ln1118_51 = mul nsw i32 %sext_ln1118_51, %sext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1810" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:211  %tmp_49 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_50, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1811" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:212  %shl_ln728_50 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_49, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1812" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:213  %add_ln1192_51 = add i32 %mul_ln1118_51, %shl_ln728_50

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1813" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:217  %h_V_load_52 = load i16* %h_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_52"/></StgValue>
</operation>

<operation id="1814" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:220  %regs_V_load_118 = load i16* %regs_V_addr_155, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_118"/></StgValue>
</operation>

<operation id="1815" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:223  %tmp_50 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_51, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1816" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:229  %h_V_load_53 = load i16* %h_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_53"/></StgValue>
</operation>

<operation id="1817" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:232  %regs_V_load_119 = load i16* %regs_V_addr_156, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_119"/></StgValue>
</operation>

<operation id="1818" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:238  %add_ln14_52 = add i7 %i1_0_0, 54

]]></Node>
<StgValue><ssdm name="add_ln14_52"/></StgValue>
</operation>

<operation id="1819" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:239  %zext_ln15_54 = zext i7 %add_ln14_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_54"/></StgValue>
</operation>

<operation id="1820" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:240  %h_V_addr_54 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_54

]]></Node>
<StgValue><ssdm name="h_V_addr_54"/></StgValue>
</operation>

<operation id="1821" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:241  %h_V_load_54 = load i16* %h_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_54"/></StgValue>
</operation>

<operation id="1822" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:243  %regs_V_addr_157 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_54

]]></Node>
<StgValue><ssdm name="regs_V_addr_157"/></StgValue>
</operation>

<operation id="1823" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:244  %regs_V_load_120 = load i16* %regs_V_addr_157, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_120"/></StgValue>
</operation>

<operation id="1824" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:250  %add_ln14_53 = add i7 %i1_0_0, 55

]]></Node>
<StgValue><ssdm name="add_ln14_53"/></StgValue>
</operation>

<operation id="1825" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:251  %zext_ln15_55 = zext i7 %add_ln14_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_55"/></StgValue>
</operation>

<operation id="1826" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:252  %h_V_addr_55 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_55

]]></Node>
<StgValue><ssdm name="h_V_addr_55"/></StgValue>
</operation>

<operation id="1827" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:253  %h_V_load_55 = load i16* %h_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_55"/></StgValue>
</operation>

<operation id="1828" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:255  %regs_V_addr_158 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_55

]]></Node>
<StgValue><ssdm name="regs_V_addr_158"/></StgValue>
</operation>

<operation id="1829" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:256  %regs_V_load_121 = load i16* %regs_V_addr_158, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_121"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1830" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:218  %sext_ln1116_52 = sext i16 %h_V_load_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_52"/></StgValue>
</operation>

<operation id="1831" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:221  %sext_ln1118_52 = sext i16 %regs_V_load_118 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="1832" st_id="99" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:222  %mul_ln1118_52 = mul nsw i32 %sext_ln1118_52, %sext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1833" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:224  %shl_ln728_51 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_50, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1834" st_id="99" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:225  %add_ln1192_52 = add i32 %mul_ln1118_52, %shl_ln728_51

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1835" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:230  %sext_ln1116_53 = sext i16 %h_V_load_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_53"/></StgValue>
</operation>

<operation id="1836" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:233  %sext_ln1118_53 = sext i16 %regs_V_load_119 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="1837" st_id="99" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:234  %mul_ln1118_53 = mul nsw i32 %sext_ln1118_53, %sext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1838" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:235  %tmp_51 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_52, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1839" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:236  %shl_ln728_52 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_51, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1840" st_id="99" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:237  %add_ln1192_53 = add i32 %mul_ln1118_53, %shl_ln728_52

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1841" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:241  %h_V_load_54 = load i16* %h_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_54"/></StgValue>
</operation>

<operation id="1842" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:244  %regs_V_load_120 = load i16* %regs_V_addr_157, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_120"/></StgValue>
</operation>

<operation id="1843" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:247  %tmp_52 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_53, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1844" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:253  %h_V_load_55 = load i16* %h_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_55"/></StgValue>
</operation>

<operation id="1845" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:256  %regs_V_load_121 = load i16* %regs_V_addr_158, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_121"/></StgValue>
</operation>

<operation id="1846" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:262  %add_ln14_54 = add i7 %i1_0_0, 56

]]></Node>
<StgValue><ssdm name="add_ln14_54"/></StgValue>
</operation>

<operation id="1847" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:263  %zext_ln15_56 = zext i7 %add_ln14_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_56"/></StgValue>
</operation>

<operation id="1848" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:264  %h_V_addr_56 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="h_V_addr_56"/></StgValue>
</operation>

<operation id="1849" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:265  %h_V_load_56 = load i16* %h_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_56"/></StgValue>
</operation>

<operation id="1850" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:267  %regs_V_addr_159 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="regs_V_addr_159"/></StgValue>
</operation>

<operation id="1851" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:268  %regs_V_load_122 = load i16* %regs_V_addr_159, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_122"/></StgValue>
</operation>

<operation id="1852" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:274  %add_ln14_55 = add i7 %i1_0_0, 57

]]></Node>
<StgValue><ssdm name="add_ln14_55"/></StgValue>
</operation>

<operation id="1853" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:275  %zext_ln15_57 = zext i7 %add_ln14_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_57"/></StgValue>
</operation>

<operation id="1854" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:276  %h_V_addr_57 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_57

]]></Node>
<StgValue><ssdm name="h_V_addr_57"/></StgValue>
</operation>

<operation id="1855" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:277  %h_V_load_57 = load i16* %h_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_57"/></StgValue>
</operation>

<operation id="1856" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:279  %regs_V_addr_160 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_57

]]></Node>
<StgValue><ssdm name="regs_V_addr_160"/></StgValue>
</operation>

<operation id="1857" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:280  %regs_V_load_123 = load i16* %regs_V_addr_160, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_123"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1858" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:242  %sext_ln1116_54 = sext i16 %h_V_load_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_54"/></StgValue>
</operation>

<operation id="1859" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:245  %sext_ln1118_54 = sext i16 %regs_V_load_120 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="1860" st_id="100" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:246  %mul_ln1118_54 = mul nsw i32 %sext_ln1118_54, %sext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1861" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:248  %shl_ln728_53 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_52, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="1862" st_id="100" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:249  %add_ln1192_54 = add i32 %mul_ln1118_54, %shl_ln728_53

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1863" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:254  %sext_ln1116_55 = sext i16 %h_V_load_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_55"/></StgValue>
</operation>

<operation id="1864" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:257  %sext_ln1118_55 = sext i16 %regs_V_load_121 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="1865" st_id="100" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:258  %mul_ln1118_55 = mul nsw i32 %sext_ln1118_55, %sext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1866" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:259  %tmp_53 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_54, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1867" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:260  %shl_ln728_54 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_53, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="1868" st_id="100" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:261  %add_ln1192_55 = add i32 %mul_ln1118_55, %shl_ln728_54

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1869" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:265  %h_V_load_56 = load i16* %h_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_56"/></StgValue>
</operation>

<operation id="1870" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:268  %regs_V_load_122 = load i16* %regs_V_addr_159, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_122"/></StgValue>
</operation>

<operation id="1871" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:271  %tmp_54 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_55, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1872" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:277  %h_V_load_57 = load i16* %h_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_57"/></StgValue>
</operation>

<operation id="1873" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:280  %regs_V_load_123 = load i16* %regs_V_addr_160, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_123"/></StgValue>
</operation>

<operation id="1874" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:286  %add_ln14_56 = add i7 %i1_0_0, 58

]]></Node>
<StgValue><ssdm name="add_ln14_56"/></StgValue>
</operation>

<operation id="1875" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:287  %zext_ln15_58 = zext i7 %add_ln14_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_58"/></StgValue>
</operation>

<operation id="1876" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:288  %h_V_addr_58 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_58

]]></Node>
<StgValue><ssdm name="h_V_addr_58"/></StgValue>
</operation>

<operation id="1877" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:289  %h_V_load_58 = load i16* %h_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_58"/></StgValue>
</operation>

<operation id="1878" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:291  %regs_V_addr_161 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_58

]]></Node>
<StgValue><ssdm name="regs_V_addr_161"/></StgValue>
</operation>

<operation id="1879" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:292  %regs_V_load_124 = load i16* %regs_V_addr_161, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_124"/></StgValue>
</operation>

<operation id="1880" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:298  %add_ln14_57 = add i7 %i1_0_0, 59

]]></Node>
<StgValue><ssdm name="add_ln14_57"/></StgValue>
</operation>

<operation id="1881" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:299  %zext_ln15_59 = zext i7 %add_ln14_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_59"/></StgValue>
</operation>

<operation id="1882" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:300  %h_V_addr_59 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="h_V_addr_59"/></StgValue>
</operation>

<operation id="1883" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:301  %h_V_load_59 = load i16* %h_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_59"/></StgValue>
</operation>

<operation id="1884" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:303  %regs_V_addr_162 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="regs_V_addr_162"/></StgValue>
</operation>

<operation id="1885" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:304  %regs_V_load_125 = load i16* %regs_V_addr_162, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_125"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1886" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:266  %sext_ln1116_56 = sext i16 %h_V_load_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_56"/></StgValue>
</operation>

<operation id="1887" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:269  %sext_ln1118_56 = sext i16 %regs_V_load_122 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="1888" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:270  %mul_ln1118_56 = mul nsw i32 %sext_ln1118_56, %sext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1889" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:272  %shl_ln728_55 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_54, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="1890" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:273  %add_ln1192_56 = add i32 %mul_ln1118_56, %shl_ln728_55

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1891" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:278  %sext_ln1116_57 = sext i16 %h_V_load_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_57"/></StgValue>
</operation>

<operation id="1892" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:281  %sext_ln1118_57 = sext i16 %regs_V_load_123 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="1893" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:282  %mul_ln1118_57 = mul nsw i32 %sext_ln1118_57, %sext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="1894" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:283  %tmp_55 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_56, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1895" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:284  %shl_ln728_56 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_55, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="1896" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:285  %add_ln1192_57 = add i32 %mul_ln1118_57, %shl_ln728_56

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1897" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:289  %h_V_load_58 = load i16* %h_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_58"/></StgValue>
</operation>

<operation id="1898" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:292  %regs_V_load_124 = load i16* %regs_V_addr_161, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_124"/></StgValue>
</operation>

<operation id="1899" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:295  %tmp_56 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_57, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1900" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:301  %h_V_load_59 = load i16* %h_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_59"/></StgValue>
</operation>

<operation id="1901" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:304  %regs_V_load_125 = load i16* %regs_V_addr_162, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_125"/></StgValue>
</operation>

<operation id="1902" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:310  %add_ln14_58 = add i7 %i1_0_0, 60

]]></Node>
<StgValue><ssdm name="add_ln14_58"/></StgValue>
</operation>

<operation id="1903" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:311  %zext_ln15_60 = zext i7 %add_ln14_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_60"/></StgValue>
</operation>

<operation id="1904" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:312  %h_V_addr_60 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_60

]]></Node>
<StgValue><ssdm name="h_V_addr_60"/></StgValue>
</operation>

<operation id="1905" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:313  %h_V_load_60 = load i16* %h_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_60"/></StgValue>
</operation>

<operation id="1906" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:315  %regs_V_addr_163 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_60

]]></Node>
<StgValue><ssdm name="regs_V_addr_163"/></StgValue>
</operation>

<operation id="1907" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:316  %regs_V_load_126 = load i16* %regs_V_addr_163, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_126"/></StgValue>
</operation>

<operation id="1908" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:322  %add_ln14_59 = add i7 %i1_0_0, 61

]]></Node>
<StgValue><ssdm name="add_ln14_59"/></StgValue>
</operation>

<operation id="1909" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:323  %zext_ln15_61 = zext i7 %add_ln14_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_61"/></StgValue>
</operation>

<operation id="1910" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:324  %h_V_addr_61 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_61

]]></Node>
<StgValue><ssdm name="h_V_addr_61"/></StgValue>
</operation>

<operation id="1911" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:325  %h_V_load_61 = load i16* %h_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_61"/></StgValue>
</operation>

<operation id="1912" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:327  %regs_V_addr_164 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_61

]]></Node>
<StgValue><ssdm name="regs_V_addr_164"/></StgValue>
</operation>

<operation id="1913" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:328  %regs_V_load_127 = load i16* %regs_V_addr_164, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_127"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1914" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:290  %sext_ln1116_58 = sext i16 %h_V_load_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_58"/></StgValue>
</operation>

<operation id="1915" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:293  %sext_ln1118_58 = sext i16 %regs_V_load_124 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="1916" st_id="102" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:294  %mul_ln1118_58 = mul nsw i32 %sext_ln1118_58, %sext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1917" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:296  %shl_ln728_57 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_56, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="1918" st_id="102" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:297  %add_ln1192_58 = add i32 %mul_ln1118_58, %shl_ln728_57

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1919" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:302  %sext_ln1116_59 = sext i16 %h_V_load_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_59"/></StgValue>
</operation>

<operation id="1920" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:305  %sext_ln1118_59 = sext i16 %regs_V_load_125 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="1921" st_id="102" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:306  %mul_ln1118_59 = mul nsw i32 %sext_ln1118_59, %sext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1922" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:307  %tmp_57 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_58, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1923" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:308  %shl_ln728_58 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_57, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="1924" st_id="102" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:309  %add_ln1192_59 = add i32 %mul_ln1118_59, %shl_ln728_58

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1925" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:313  %h_V_load_60 = load i16* %h_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_60"/></StgValue>
</operation>

<operation id="1926" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:316  %regs_V_load_126 = load i16* %regs_V_addr_163, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_126"/></StgValue>
</operation>

<operation id="1927" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:319  %tmp_58 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_59, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1928" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:325  %h_V_load_61 = load i16* %h_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_61"/></StgValue>
</operation>

<operation id="1929" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:328  %regs_V_load_127 = load i16* %regs_V_addr_164, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_127"/></StgValue>
</operation>

<operation id="1930" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:334  %add_ln14_60 = add i7 %i1_0_0, 62

]]></Node>
<StgValue><ssdm name="add_ln14_60"/></StgValue>
</operation>

<operation id="1931" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:335  %zext_ln15_62 = zext i7 %add_ln14_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_62"/></StgValue>
</operation>

<operation id="1932" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:336  %h_V_addr_62 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="h_V_addr_62"/></StgValue>
</operation>

<operation id="1933" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:337  %h_V_load_62 = load i16* %h_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_62"/></StgValue>
</operation>

<operation id="1934" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:339  %regs_V_addr_165 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="regs_V_addr_165"/></StgValue>
</operation>

<operation id="1935" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:340  %regs_V_load_128 = load i16* %regs_V_addr_165, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_128"/></StgValue>
</operation>

<operation id="1936" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:346  %add_ln14_61 = add i7 %i1_0_0, 63

]]></Node>
<StgValue><ssdm name="add_ln14_61"/></StgValue>
</operation>

<operation id="1937" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:347  %zext_ln15_63 = zext i7 %add_ln14_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_63"/></StgValue>
</operation>

<operation id="1938" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:348  %h_V_addr_63 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_63

]]></Node>
<StgValue><ssdm name="h_V_addr_63"/></StgValue>
</operation>

<operation id="1939" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:349  %h_V_load_63 = load i16* %h_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_63"/></StgValue>
</operation>

<operation id="1940" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:351  %regs_V_addr_166 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_63

]]></Node>
<StgValue><ssdm name="regs_V_addr_166"/></StgValue>
</operation>

<operation id="1941" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:352  %regs_V_load_129 = load i16* %regs_V_addr_166, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_129"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1942" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:314  %sext_ln1116_60 = sext i16 %h_V_load_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_60"/></StgValue>
</operation>

<operation id="1943" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:317  %sext_ln1118_60 = sext i16 %regs_V_load_126 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="1944" st_id="103" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:318  %mul_ln1118_60 = mul nsw i32 %sext_ln1118_60, %sext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1945" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:320  %shl_ln728_59 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_58, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="1946" st_id="103" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:321  %add_ln1192_60 = add i32 %mul_ln1118_60, %shl_ln728_59

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1947" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:326  %sext_ln1116_61 = sext i16 %h_V_load_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_61"/></StgValue>
</operation>

<operation id="1948" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:329  %sext_ln1118_61 = sext i16 %regs_V_load_127 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="1949" st_id="103" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:330  %mul_ln1118_61 = mul nsw i32 %sext_ln1118_61, %sext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="1950" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:331  %tmp_59 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_60, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1951" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:332  %shl_ln728_60 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_59, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="1952" st_id="103" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:333  %add_ln1192_61 = add i32 %mul_ln1118_61, %shl_ln728_60

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1953" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:337  %h_V_load_62 = load i16* %h_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_62"/></StgValue>
</operation>

<operation id="1954" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:340  %regs_V_load_128 = load i16* %regs_V_addr_165, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_128"/></StgValue>
</operation>

<operation id="1955" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:343  %tmp_60 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_61, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1956" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:349  %h_V_load_63 = load i16* %h_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_63"/></StgValue>
</operation>

<operation id="1957" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:352  %regs_V_load_129 = load i16* %regs_V_addr_166, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_129"/></StgValue>
</operation>

<operation id="1958" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:358  %xor_ln14 = xor i7 %i1_0_0, -64

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="1959" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:359  %zext_ln15_64 = zext i7 %xor_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_64"/></StgValue>
</operation>

<operation id="1960" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:360  %h_V_addr_64 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_64

]]></Node>
<StgValue><ssdm name="h_V_addr_64"/></StgValue>
</operation>

<operation id="1961" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:361  %h_V_load_64 = load i16* %h_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_64"/></StgValue>
</operation>

<operation id="1962" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:363  %regs_V_addr_167 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_64

]]></Node>
<StgValue><ssdm name="regs_V_addr_167"/></StgValue>
</operation>

<operation id="1963" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:364  %regs_V_load_130 = load i16* %regs_V_addr_167, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_130"/></StgValue>
</operation>

<operation id="1964" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:370  %add_ln14_62 = add i7 %i1_0_0, -63

]]></Node>
<StgValue><ssdm name="add_ln14_62"/></StgValue>
</operation>

<operation id="1965" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:371  %zext_ln15_65 = zext i7 %add_ln14_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_65"/></StgValue>
</operation>

<operation id="1966" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:372  %h_V_addr_65 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="h_V_addr_65"/></StgValue>
</operation>

<operation id="1967" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:373  %h_V_load_65 = load i16* %h_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_65"/></StgValue>
</operation>

<operation id="1968" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:375  %regs_V_addr_168 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="regs_V_addr_168"/></StgValue>
</operation>

<operation id="1969" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:376  %regs_V_load_131 = load i16* %regs_V_addr_168, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_131"/></StgValue>
</operation>

<operation id="1970" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:383  %add_ln14_63 = add i7 %i1_0_0, -62

]]></Node>
<StgValue><ssdm name="add_ln14_63"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1971" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:338  %sext_ln1116_62 = sext i16 %h_V_load_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_62"/></StgValue>
</operation>

<operation id="1972" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:341  %sext_ln1118_62 = sext i16 %regs_V_load_128 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="1973" st_id="104" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:342  %mul_ln1118_62 = mul nsw i32 %sext_ln1118_62, %sext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="1974" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:344  %shl_ln728_61 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_60, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="1975" st_id="104" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:345  %add_ln1192_62 = add i32 %mul_ln1118_62, %shl_ln728_61

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1976" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:350  %sext_ln1116_63 = sext i16 %h_V_load_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_63"/></StgValue>
</operation>

<operation id="1977" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:353  %sext_ln1118_63 = sext i16 %regs_V_load_129 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="1978" st_id="104" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:354  %mul_ln1118_63 = mul nsw i32 %sext_ln1118_63, %sext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1979" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:355  %tmp_61 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_62, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1980" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:356  %shl_ln728_62 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_61, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="1981" st_id="104" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:357  %add_ln1192_63 = add i32 %mul_ln1118_63, %shl_ln728_62

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="1982" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:361  %h_V_load_64 = load i16* %h_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_64"/></StgValue>
</operation>

<operation id="1983" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:364  %regs_V_load_130 = load i16* %regs_V_addr_167, align 4

]]></Node>
<StgValue><ssdm name="regs_V_load_130"/></StgValue>
</operation>

<operation id="1984" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:367  %tmp_62 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_63, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1985" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:373  %h_V_load_65 = load i16* %h_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="h_V_load_65"/></StgValue>
</operation>

<operation id="1986" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:376  %regs_V_load_131 = load i16* %regs_V_addr_168, align 2

]]></Node>
<StgValue><ssdm name="regs_V_load_131"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1987" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:362  %sext_ln1116_64 = sext i16 %h_V_load_64 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_64"/></StgValue>
</operation>

<operation id="1988" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:365  %sext_ln1118_64 = sext i16 %regs_V_load_130 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="1989" st_id="105" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:366  %mul_ln1118_64 = mul nsw i32 %sext_ln1118_64, %sext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="1990" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:368  %shl_ln728_63 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_62, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="1991" st_id="105" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:369  %add_ln1192_64 = add i32 %mul_ln1118_64, %shl_ln728_63

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="1992" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:374  %sext_ln1116_65 = sext i16 %h_V_load_65 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_65"/></StgValue>
</operation>

<operation id="1993" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:377  %sext_ln1118_65 = sext i16 %regs_V_load_131 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="1994" st_id="105" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:378  %mul_ln1118_65 = mul nsw i32 %sext_ln1116_65, %sext_ln1118_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="1995" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:379  %tmp_63 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_64, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1996" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:380  %shl_ln728_64 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_63, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="1997" st_id="105" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:381  %add_ln1192_65 = add i32 %mul_ln1118_65, %shl_ln728_64

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="1998" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:382  %trunc_ln708_1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_65, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="1999" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34:384  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
