{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693025465725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693025465726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 26 01:51:05 2023 " "Processing started: Sat Aug 26 01:51:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693025465726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025465726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025465726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693025466037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693025466037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_8x1 " "Found entity 1: Multiplexador_8x1" {  } { { "Multiplexador_8x1.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Multiplexador_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GT " "Found entity 1: GT" {  } { { "GT.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/GT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTE " "Found entity 1: LTE" {  } { { "LTE.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/LTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_1bit " "Found entity 1: Comparator_1bit" {  } { { "Comparator_1bit.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Comparator_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_A " "Found entity 1: Mod_A" {  } { { "Mod_A.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Mod_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Max_AB " "Found entity 1: Max_AB" {  } { { "Max_AB.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Max_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_2x1 " "Found entity 1: Multiplexador_2x1" {  } { { "Multiplexador_2x1.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Multiplexador_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Min_AB " "Found entity 1: Min_AB" {  } { { "Min_AB.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Min_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Inverter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShL2 " "Found entity 1: ShL2" {  } { { "ShL2.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ShL2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_8x1 " "Found entity 1: BusMux_8x1" {  } { { "BusMux_8x1.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/BusMux_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "takesinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file takesinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 takesinal " "Found entity 1: takesinal" {  } { { "takesinal.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/takesinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025472839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025472839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693025472863 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Min_AB inst3 " "Block or symbol \"Min_AB\" of instance \"inst3\" overlaps another block or symbol" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 440 528 672 536 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1693025472868 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst40 " "Primitive \"GND\" of instance \"inst40\" not used" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1472 896 928 1504 "inst40" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693025472870 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst41 " "Primitive \"GND\" of instance \"inst41\" not used" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1472 936 968 1504 "inst41" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693025472870 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst42 " "Primitive \"GND\" of instance \"inst42\" not used" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1472 984 1016 1504 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693025472870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst37 " "Elaborating entity \"74151\" for hierarchy \"74151:inst37\"" {  } { { "ULA.bdf" "inst37" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst37\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst37\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst37\|f74151:sub 74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\|f74151:sub\", which is child of megafunction instantiation \"74151:inst37\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst12 " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst12\"" {  } { { "ULA.bdf" "inst12" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 232 512 648 456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit Adder:inst12\|Adder_1bit:inst4 " "Elaborating entity \"Adder_1bit\" for hierarchy \"Adder:inst12\|Adder_1bit:inst4\"" {  } { { "Adder.bdf" "inst4" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Adder.bdf" { { 776 632 728 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow Adder:inst12\|Overflow:inst5 " "Elaborating entity \"Overflow\" for hierarchy \"Adder:inst12\|Overflow:inst5\"" {  } { { "Adder.bdf" "inst5" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Adder.bdf" { { 880 800 920 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst36 " "Elaborating entity \"74151\" for hierarchy \"74151:inst36\"" {  } { { "ULA.bdf" "inst36" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst36 " "Elaborated megafunction instantiation \"74151:inst36\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GT GT:inst5 " "Elaborating entity \"GT\" for hierarchy \"GT:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 648 528 624 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_1bit GT:inst5\|Comparator_1bit:inst " "Elaborating entity \"Comparator_1bit\" for hierarchy \"GT:inst5\|Comparator_1bit:inst\"" {  } { { "GT.bdf" "inst" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/GT.bdf" { { 400 328 424 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst25 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst25\"" {  } { { "ULA.bdf" "inst25" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1200 2016 2128 1288 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst25 " "Elaborated megafunction instantiation \"BUSMUX:inst25\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1200 2016 2128 1288 "inst25" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025472973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst25 " "Instantiated megafunction \"BUSMUX:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693025472973 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1200 2016 2128 1288 "inst25" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693025472973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst25\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst25\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst25\|lpm_mux:\$00000 BUSMUX:inst25 " "Elaborated megafunction instantiation \"BUSMUX:inst25\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst25\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1200 2016 2128 1288 "inst25" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tjc " "Found entity 1: mux_tjc" {  } { { "db/mux_tjc.tdf" "" { Text "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/db/mux_tjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025474678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025474678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tjc BUSMUX:inst25\|lpm_mux:\$00000\|mux_tjc:auto_generated " "Elaborating entity \"mux_tjc\" for hierarchy \"BUSMUX:inst25\|lpm_mux:\$00000\|mux_tjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Min_AB Min_AB:inst3 " "Elaborating entity \"Min_AB\" for hierarchy \"Min_AB:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 440 528 672 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busmux_2x1.bdf 1 1 " "Using design file busmux_2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_2x1 " "Found entity 1: BusMux_2x1" {  } { { "busmux_2x1.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/busmux_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693025474705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693025474705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux_2x1 Min_AB:inst3\|BusMux_2x1:inst " "Elaborating entity \"BusMux_2x1\" for hierarchy \"Min_AB:inst3\|BusMux_2x1:inst\"" {  } { { "Min_AB.bdf" "inst" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Min_AB.bdf" { { 216 408 536 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_2x1 Min_AB:inst3\|BusMux_2x1:inst\|Multiplexador_2x1:inst2 " "Elaborating entity \"Multiplexador_2x1\" for hierarchy \"Min_AB:inst3\|BusMux_2x1:inst\|Multiplexador_2x1:inst2\"" {  } { { "busmux_2x1.bdf" "inst2" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/busmux_2x1.bdf" { { 104 296 392 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max_AB Max_AB:inst4 " "Elaborating entity \"Max_AB\" for hierarchy \"Max_AB:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 544 528 672 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst21 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst21\"" {  } { { "ULA.bdf" "inst21" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1280 1384 1496 1368 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst21 " "Elaborated megafunction instantiation \"BUSMUX:inst21\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1280 1384 1496 1368 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst21 " "Instantiated megafunction \"BUSMUX:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693025474720 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 1280 1384 1496 1368 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693025474720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_A Mod_A:inst7 " "Elaborating entity \"Mod_A\" for hierarchy \"Mod_A:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 856 528 656 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Mod_A:inst7\|Inverter:inst3 " "Elaborating entity \"Inverter\" for hierarchy \"Mod_A:inst7\|Inverter:inst3\"" {  } { { "Mod_A.bdf" "inst3" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/Mod_A.bdf" { { 376 184 312 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShL2 ShL2:inst8 " "Elaborating entity \"ShL2\" for hierarchy \"ShL2:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "C:/Users/guilh/EC/Sistemas Digitais/Comp5/ULA/ULA/ULA.bdf" { { 960 528 648 1056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025474729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1693025474881 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693025474881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693025475183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693025475485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693025475485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693025475599 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693025475599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693025475599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693025475599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693025475611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 26 01:51:15 2023 " "Processing ended: Sat Aug 26 01:51:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693025475611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693025475611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693025475611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693025475611 ""}
