# âš¡ Low Power and Area-Efficient ALU (Verilog, FPGA)

## ğŸ“Œ Overview
Designed and implemented a **1-bit, 8-function Arithmetic Logic Unit (ALU)** in Verilog HDL, optimized for **low power** and **minimal area**, and validated through **FPGA simulation**. Applies **advanced VLSI design techniques** to achieve high efficiency with compact hardware.

---

## ğŸ”‘ Key Highlights
- Arithmetic: ADD, SUB  
- Logic: AND, OR, NAND, NOR, XOR, XNOR  
- **99.998% power reduction** vs baseline design  
- **30% area savings** on silicon footprint  
- **148 ps speed** (ultra-fast operation)  
- Verified functionality on **FPGA hardware**  

---

## ğŸ› ï¸ Tools & Technologies
- Verilog HDL, Xilinx ISE / Vivado, FPGA board  
- 45nm CMOS technology with GDI (Gate Diffusion Input)  

---

## ğŸ”§ Schematic
![ALU Schematic](images/alu.png)  
*Fig. 1. Schematic diagram of the ALU using optimized full adders*

---

## ğŸ“Š Simulation Outputs
![4-bit ALU Output](images/4-bit%20ALU%20Simulation%20Output.png)  
*Fig. 2. Produced output of 4-bit ALU using optimized techniques*

---

## âš¡ Power Analysis
![Power Consumption Table](images/Power%20Consumption%20Table.png)  
*Fig. 3. Power consumption comparison of different ALU techniques*

---

## ğŸš€ Impact
- Demonstrates **ultra-low power VLSI design** for embedded/IoT applications  
- Architecture suitable for **mobile processors, IoT, and edge devices**  

---

ğŸ‘©â€ğŸ’» **Author:** Shreya Pandey (B.E. ECE, BMSCE)  
