
netx_90_test_f429.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d4c4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000065dc  0801d678  0801d678  0001e678  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023c54  08023c54  0002524c  2**0
                  CONTENTS
  4 .ARM          00000008  08023c54  08023c54  00024c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023c5c  08023c5c  0002524c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023c5c  08023c5c  00024c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08023c60  08023c60  00024c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000024c  20000000  08023c64  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002524c  2**0
                  CONTENTS
 10 .bss          000071dc  2000024c  2000024c  0002524c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20007428  20007428  0002524c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002524c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003d67b  00000000  00000000  0002527c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000081fa  00000000  00000000  000628f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002470  00000000  00000000  0006aaf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001e37  00000000  00000000  0006cf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030c20  00000000  00000000  0006ed9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00031e5f  00000000  00000000  0009f9bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001097ad  00000000  00000000  000d181e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001dafcb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a910  00000000  00000000  001db010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  001e5920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801d65c 	.word	0x0801d65c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000250 	.word	0x20000250
 80001ec:	0801d65c 	.word	0x0801d65c

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <__io_putchar>:
 *
 * 최적화: 짧은 타임아웃으로 속도 개선
 * 115200 baud: 1 byte = ~87 μs, 10ms면 충분
 */
int __io_putchar(int ch)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
    /* Send character via UART5 with 10ms timeout */
    // HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, 10);
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 10);
 8000ee0:	1d39      	adds	r1, r7, #4
 8000ee2:	230a      	movs	r3, #10
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4804      	ldr	r0, [pc, #16]	@ (8000ef8 <__io_putchar+0x20>)
 8000ee8:	f006 ff54 	bl	8007d94 <HAL_UART_Transmit>
    return ch;
 8000eec:	687b      	ldr	r3, [r7, #4]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000398 	.word	0x20000398

08000efc <isCookieAvailable>:

static bool isCookieAvailable(PDEVICEINSTANCE ptDevInstance, uint32_t ulTimeoutInMs)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b08b      	sub	sp, #44	@ 0x2c
 8000f00:	af02      	add	r7, sp, #8
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  bool fCookieAvailable = false;
 8000f06:	2300      	movs	r3, #0
 8000f08:	77fb      	strb	r3, [r7, #31]
  char szCookie[5];
  uint32_t starttime;
  uint32_t difftime = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61bb      	str	r3, [r7, #24]

  starttime = OS_GetMilliSecCounter();
 8000f0e:	f00e ff9e 	bl	800fe4e <OS_GetMilliSecCounter>
 8000f12:	6178      	str	r0, [r7, #20]

  while(false == fCookieAvailable && difftime < ulTimeoutInMs)
 8000f14:	e036      	b.n	8000f84 <isCookieAvailable+0x88>
  {
    OS_Memset(szCookie, 0, sizeof(szCookie));
 8000f16:	f107 030c 	add.w	r3, r7, #12
 8000f1a:	2205      	movs	r2, #5
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f00e ff10 	bl	800fd44 <OS_Memset>

    HWIF_READN(ptDevInstance, szCookie, ptDevInstance->pbDPM, 4);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6a1a      	ldr	r2, [r3, #32]
 8000f2e:	f107 030c 	add.w	r3, r7, #12
 8000f32:	2104      	movs	r1, #4
 8000f34:	9100      	str	r1, [sp, #0]
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	2000      	movs	r0, #0
 8000f3a:	47a0      	blx	r4

    // 전역 변수로 복사 (null termination 포함) Louis
//    szCookie[4] = '\0';  // 안전하게 null-terminated 보장
    OS_Memcpy((void*)g_szLastCookie, szCookie, sizeof(g_szLastCookie));
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	2205      	movs	r2, #5
 8000f42:	4619      	mov	r1, r3
 8000f44:	481c      	ldr	r0, [pc, #112]	@ (8000fb8 <isCookieAvailable+0xbc>)
 8000f46:	f00e ff0e 	bl	800fd66 <OS_Memcpy>

    /** on DPM cards we need to check the for a valid cookie */
    if((0 == OS_Strcmp(szCookie, CIFX_DPMSIGNATURE_BSL_STR)) || (0 == OS_Strcmp(szCookie, CIFX_DPMSIGNATURE_FW_STR)))
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	491b      	ldr	r1, [pc, #108]	@ (8000fbc <isCookieAvailable+0xc0>)
 8000f50:	4618      	mov	r0, r3
 8000f52:	f00f f8ef 	bl	8010134 <OS_Strcmp>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d008      	beq.n	8000f6e <isCookieAvailable+0x72>
 8000f5c:	f107 030c 	add.w	r3, r7, #12
 8000f60:	4917      	ldr	r1, [pc, #92]	@ (8000fc0 <isCookieAvailable+0xc4>)
 8000f62:	4618      	mov	r0, r3
 8000f64:	f00f f8e6 	bl	8010134 <OS_Strcmp>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d102      	bne.n	8000f74 <isCookieAvailable+0x78>
    {
      /** We have a firmware or bootloader running, so we assume it is a flash based device */
      /** NOTE: If the driver is restarted and a RAM based FW was downloaded before this
       will result in the device being handled as flash based.
       Currently there is no way to detect this */
      fCookieAvailable = true;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	77fb      	strb	r3, [r7, #31]
 8000f72:	e007      	b.n	8000f84 <isCookieAvailable+0x88>
    }
    else
    {
      fCookieAvailable = false;
 8000f74:	2300      	movs	r3, #0
 8000f76:	77fb      	strb	r3, [r7, #31]
      difftime = OS_GetMilliSecCounter() - starttime;
 8000f78:	f00e ff69 	bl	800fe4e <OS_GetMilliSecCounter>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	61bb      	str	r3, [r7, #24]
  while(false == fCookieAvailable && difftime < ulTimeoutInMs)
 8000f84:	7ffb      	ldrb	r3, [r7, #31]
 8000f86:	f083 0301 	eor.w	r3, r3, #1
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d003      	beq.n	8000f98 <isCookieAvailable+0x9c>
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3be      	bcc.n	8000f16 <isCookieAvailable+0x1a>
    }
  }

  if(false == fCookieAvailable)
 8000f98:	7ffb      	ldrb	r3, [r7, #31]
 8000f9a:	f083 0301 	eor.w	r3, r3, #1
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <isCookieAvailable+0xb0>
  {
    printf("DPM cookie not available since %u milliseconds\r\n", (unsigned int) ulTimeoutInMs);
 8000fa4:	6839      	ldr	r1, [r7, #0]
 8000fa6:	4807      	ldr	r0, [pc, #28]	@ (8000fc4 <isCookieAvailable+0xc8>)
 8000fa8:	f01a fa64 	bl	801b474 <iprintf>
  }

  return fCookieAvailable;
 8000fac:	7ffb      	ldrb	r3, [r7, #31]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3724      	adds	r7, #36	@ 0x24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd90      	pop	{r4, r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200003e0 	.word	0x200003e0
 8000fbc:	0801d678 	.word	0x0801d678
 8000fc0:	0801d680 	.word	0x0801d680
 8000fc4:	0801d688 	.word	0x0801d688

08000fc8 <InitializeToolkit>:

static int32_t InitializeToolkit()
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
  int32_t lRet = CIFX_NO_ERROR;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]

  lRet = cifXTKitInit();
 8000fd2:	f018 fa89 	bl	80194e8 <cifXTKitInit>
 8000fd6:	6078      	str	r0, [r7, #4]

  if(CIFX_NO_ERROR == lRet)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d134      	bne.n	8001048 <InitializeToolkit+0x80>
  {
    PDEVICEINSTANCE ptDevInstance = (PDEVICEINSTANCE) OS_Memalloc(sizeof(*ptDevInstance));
 8000fde:	f44f 7033 	mov.w	r0, #716	@ 0x2cc
 8000fe2:	f00e fe8a 	bl	800fcfa <OS_Memalloc>
 8000fe6:	6038      	str	r0, [r7, #0]
    OS_Memset(ptDevInstance, 0, sizeof(*ptDevInstance));
 8000fe8:	f44f 7233 	mov.w	r2, #716	@ 0x2cc
 8000fec:	2100      	movs	r1, #0
 8000fee:	6838      	ldr	r0, [r7, #0]
 8000ff0:	f00e fea8 	bl	800fd44 <OS_Memset>

    /** Set trace level of toolkit */
    g_ulTraceLevel = TRACE_LEVEL_ERROR |
 8000ff4:	4b17      	ldr	r3, [pc, #92]	@ (8001054 <InitializeToolkit+0x8c>)
 8000ff6:	220f      	movs	r2, #15
 8000ff8:	601a      	str	r2, [r3, #0]

    /** Insert the basic device information into the DeviceInstance structure
     for the toolkit.
     NOTE: The irq number are for information use only, so we skip them here.
     Interrupt is currently not supported and ignored, so we don't need to set it */
    ptDevInstance->fPCICard = 0;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	60da      	str	r2, [r3, #12]
    ptDevInstance->pvOSDependent = ptDevInstance;
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	61da      	str	r2, [r3, #28]
    ptDevInstance->ulDPMSize = 0x8000;           // 32K
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800100c:	625a      	str	r2, [r3, #36]	@ 0x24
    OS_Strncpy(ptDevInstance->szName, "cifX0", sizeof(ptDevInstance->szName));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	3329      	adds	r3, #41	@ 0x29
 8001012:	2210      	movs	r2, #16
 8001014:	4910      	ldr	r1, [pc, #64]	@ (8001058 <InitializeToolkit+0x90>)
 8001016:	4618      	mov	r0, r3
 8001018:	f00f f8b6 	bl	8010188 <OS_Strncpy>
    /** we know here that netX firmware is flash based, therefore we check if it starts up
     ** by comparing cookie at DPM address 0x00 is valid.*/

    do
    {
      SerialDPM_Init(ptDevInstance);
 800101c:	6838      	ldr	r0, [r7, #0]
 800101e:	f00f fc1b 	bl	8010858 <SerialDPM_Init>
    } while(false == isCookieAvailable(ptDevInstance, 100));
 8001022:	2164      	movs	r1, #100	@ 0x64
 8001024:	6838      	ldr	r0, [r7, #0]
 8001026:	f7ff ff69 	bl	8000efc <isCookieAvailable>
 800102a:	4603      	mov	r3, r0
 800102c:	f083 0301 	eor.w	r3, r3, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f2      	bne.n	800101c <InitializeToolkit+0x54>

    /* Add the device to the toolkits handled device list */
    lRet = cifXTKitAddDevice(ptDevInstance);
 8001036:	6838      	ldr	r0, [r7, #0]
 8001038:	f018 f9d6 	bl	80193e8 <cifXTKitAddDevice>
 800103c:	6078      	str	r0, [r7, #4]

    /** If it succeeded do device tests */
    if(CIFX_NO_ERROR != lRet)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <InitializeToolkit+0x80>
    {
      /** Uninitialize Toolkit, this will remove all handled boards from the toolkit and
       deallocate the device instance */
      cifXTKitDeinit();
 8001044:	f018 fa7a 	bl	801953c <cifXTKitDeinit>
    }
  }

  return lRet;
 8001048:	687b      	ldr	r3, [r7, #4]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000080 	.word	0x20000080
 8001058:	0801d6bc 	.word	0x0801d6bc

0800105c <PrintDeviceNetStatus>:
 * @param ptAppData  Application data structure
 *
 * Stack 초기화 후 상태를 확인하여 Explicit 메시징 준비 상태를 점검
 */
static void PrintDeviceNetStatus(APP_DATA_T* ptAppData)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b0ae      	sub	sp, #184	@ 0xb8
 8001060:	af02      	add	r7, sp, #8
 8001062:	6078      	str	r0, [r7, #4]
    CHANNEL_INFORMATION tInfo;
    int32_t lRet;

    // Get channel information
    lRet = xChannelInfo(ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->hChannel,
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
 800106c:	f107 0208 	add.w	r2, r7, #8
 8001070:	21a4      	movs	r1, #164	@ 0xa4
 8001072:	4618      	mov	r0, r3
 8001074:	f012 fb7c 	bl	8013770 <xChannelInfo>
 8001078:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
                        sizeof(CHANNEL_INFORMATION),
                        &tInfo);

    if (lRet != CIFX_NO_ERROR) {
 800107c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001080:	2b00      	cmp	r3, #0
 8001082:	d006      	beq.n	8001092 <PrintDeviceNetStatus+0x36>
        printf("[ERROR] Failed to get channel info: 0x%08X\r\n", (unsigned int)lRet);
 8001084:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001088:	4619      	mov	r1, r3
 800108a:	4853      	ldr	r0, [pc, #332]	@ (80011d8 <PrintDeviceNetStatus+0x17c>)
 800108c:	f01a f9f2 	bl	801b474 <iprintf>
 8001090:	e09e      	b.n	80011d0 <PrintDeviceNetStatus+0x174>
        return;
    }

    // Print status banner
    printf("\r\n");
 8001092:	4852      	ldr	r0, [pc, #328]	@ (80011dc <PrintDeviceNetStatus+0x180>)
 8001094:	f01a fa5e 	bl	801b554 <puts>
    printf("=============================================\r\n");
 8001098:	4851      	ldr	r0, [pc, #324]	@ (80011e0 <PrintDeviceNetStatus+0x184>)
 800109a:	f01a fa5b 	bl	801b554 <puts>
    printf("  DeviceNet Stack Status\r\n");
 800109e:	4851      	ldr	r0, [pc, #324]	@ (80011e4 <PrintDeviceNetStatus+0x188>)
 80010a0:	f01a fa58 	bl	801b554 <puts>
    printf("=============================================\r\n");
 80010a4:	484e      	ldr	r0, [pc, #312]	@ (80011e0 <PrintDeviceNetStatus+0x184>)
 80010a6:	f01a fa55 	bl	801b554 <puts>

    // Channel READY status
    printf("Channel READY:     %s\r\n",
        (tInfo.ulDeviceCOSFlags & HIL_COMM_COS_READY) ? "[OK] YES" : "[FAIL] NO");
 80010aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80010ae:	f003 0301 	and.w	r3, r3, #1
    printf("Channel READY:     %s\r\n",
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <PrintDeviceNetStatus+0x5e>
 80010b6:	4b4c      	ldr	r3, [pc, #304]	@ (80011e8 <PrintDeviceNetStatus+0x18c>)
 80010b8:	e000      	b.n	80010bc <PrintDeviceNetStatus+0x60>
 80010ba:	4b4c      	ldr	r3, [pc, #304]	@ (80011ec <PrintDeviceNetStatus+0x190>)
 80010bc:	4619      	mov	r1, r3
 80010be:	484c      	ldr	r0, [pc, #304]	@ (80011f0 <PrintDeviceNetStatus+0x194>)
 80010c0:	f01a f9d8 	bl	801b474 <iprintf>

    // BUS ON status
    printf("BUS ON:            %s\r\n",
        (tInfo.ulDeviceCOSFlags & HIL_COMM_COS_BUS_ON) ? "[OK] YES" : "[FAIL] NO");
 80010c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80010c8:	f003 0304 	and.w	r3, r3, #4
    printf("BUS ON:            %s\r\n",
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <PrintDeviceNetStatus+0x78>
 80010d0:	4b45      	ldr	r3, [pc, #276]	@ (80011e8 <PrintDeviceNetStatus+0x18c>)
 80010d2:	e000      	b.n	80010d6 <PrintDeviceNetStatus+0x7a>
 80010d4:	4b45      	ldr	r3, [pc, #276]	@ (80011ec <PrintDeviceNetStatus+0x190>)
 80010d6:	4619      	mov	r1, r3
 80010d8:	4846      	ldr	r0, [pc, #280]	@ (80011f4 <PrintDeviceNetStatus+0x198>)
 80010da:	f01a f9cb 	bl	801b474 <iprintf>

    // Communication state
    printf("Comm State:        %s\r\n",
        (tInfo.ulDeviceCOSFlags & HIL_COMM_COS_RUN) ? "[OK] RUN" : "[WARN] STOP");
 80010de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80010e2:	f003 0302 	and.w	r3, r3, #2
    printf("Comm State:        %s\r\n",
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <PrintDeviceNetStatus+0x92>
 80010ea:	4b43      	ldr	r3, [pc, #268]	@ (80011f8 <PrintDeviceNetStatus+0x19c>)
 80010ec:	e000      	b.n	80010f0 <PrintDeviceNetStatus+0x94>
 80010ee:	4b43      	ldr	r3, [pc, #268]	@ (80011fc <PrintDeviceNetStatus+0x1a0>)
 80010f0:	4619      	mov	r1, r3
 80010f2:	4843      	ldr	r0, [pc, #268]	@ (8001200 <PrintDeviceNetStatus+0x1a4>)
 80010f4:	f01a f9be 	bl	801b474 <iprintf>

    // Node configuration
    printf("\r\n--- Configuration ---\r\n");
 80010f8:	4842      	ldr	r0, [pc, #264]	@ (8001204 <PrintDeviceNetStatus+0x1a8>)
 80010fa:	f01a fa2b 	bl	801b554 <puts>
    printf("Node ID:           %d\r\n", g_tAppDnsData.bNodeIdValue);
 80010fe:	4b42      	ldr	r3, [pc, #264]	@ (8001208 <PrintDeviceNetStatus+0x1ac>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	4619      	mov	r1, r3
 8001104:	4841      	ldr	r0, [pc, #260]	@ (800120c <PrintDeviceNetStatus+0x1b0>)
 8001106:	f01a f9b5 	bl	801b474 <iprintf>
    printf("Baud Rate:         ");
 800110a:	4841      	ldr	r0, [pc, #260]	@ (8001210 <PrintDeviceNetStatus+0x1b4>)
 800110c:	f01a f9b2 	bl	801b474 <iprintf>
    switch (g_tAppDnsData.bBaudRateValue) {
 8001110:	4b3d      	ldr	r3, [pc, #244]	@ (8001208 <PrintDeviceNetStatus+0x1ac>)
 8001112:	785b      	ldrb	r3, [r3, #1]
 8001114:	2b02      	cmp	r3, #2
 8001116:	d00e      	beq.n	8001136 <PrintDeviceNetStatus+0xda>
 8001118:	2b02      	cmp	r3, #2
 800111a:	dc10      	bgt.n	800113e <PrintDeviceNetStatus+0xe2>
 800111c:	2b00      	cmp	r3, #0
 800111e:	d002      	beq.n	8001126 <PrintDeviceNetStatus+0xca>
 8001120:	2b01      	cmp	r3, #1
 8001122:	d004      	beq.n	800112e <PrintDeviceNetStatus+0xd2>
 8001124:	e00b      	b.n	800113e <PrintDeviceNetStatus+0xe2>
        case 0: printf("125 kB/s\r\n"); break;
 8001126:	483b      	ldr	r0, [pc, #236]	@ (8001214 <PrintDeviceNetStatus+0x1b8>)
 8001128:	f01a fa14 	bl	801b554 <puts>
 800112c:	e00e      	b.n	800114c <PrintDeviceNetStatus+0xf0>
        case 1: printf("250 kB/s\r\n"); break;
 800112e:	483a      	ldr	r0, [pc, #232]	@ (8001218 <PrintDeviceNetStatus+0x1bc>)
 8001130:	f01a fa10 	bl	801b554 <puts>
 8001134:	e00a      	b.n	800114c <PrintDeviceNetStatus+0xf0>
        case 2: printf("500 kB/s\r\n"); break;
 8001136:	4839      	ldr	r0, [pc, #228]	@ (800121c <PrintDeviceNetStatus+0x1c0>)
 8001138:	f01a fa0c 	bl	801b554 <puts>
 800113c:	e006      	b.n	800114c <PrintDeviceNetStatus+0xf0>
        default: printf("Unknown (%d)\r\n", g_tAppDnsData.bBaudRateValue); break;
 800113e:	4b32      	ldr	r3, [pc, #200]	@ (8001208 <PrintDeviceNetStatus+0x1ac>)
 8001140:	785b      	ldrb	r3, [r3, #1]
 8001142:	4619      	mov	r1, r3
 8001144:	4836      	ldr	r0, [pc, #216]	@ (8001220 <PrintDeviceNetStatus+0x1c4>)
 8001146:	f01a f995 	bl	801b474 <iprintf>
 800114a:	bf00      	nop
    }

    // Device information
    printf("\r\n--- Device Info ---\r\n");
 800114c:	4835      	ldr	r0, [pc, #212]	@ (8001224 <PrintDeviceNetStatus+0x1c8>)
 800114e:	f01a fa01 	bl	801b554 <puts>
    printf("Device Number:     %u\r\n", (unsigned int)tInfo.ulDeviceNumber);
 8001152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001154:	4619      	mov	r1, r3
 8001156:	4834      	ldr	r0, [pc, #208]	@ (8001228 <PrintDeviceNetStatus+0x1cc>)
 8001158:	f01a f98c 	bl	801b474 <iprintf>
    printf("Serial Number:     %u\r\n", (unsigned int)tInfo.ulSerialNumber);
 800115c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800115e:	4619      	mov	r1, r3
 8001160:	4832      	ldr	r0, [pc, #200]	@ (800122c <PrintDeviceNetStatus+0x1d0>)
 8001162:	f01a f987 	bl	801b474 <iprintf>
    printf("Firmware:          %u.%u.%u build %u\r\n",
        (unsigned int)tInfo.usFWMajor,
 8001166:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
    printf("Firmware:          %u.%u.%u build %u\r\n",
 8001168:	4619      	mov	r1, r3
        (unsigned int)tInfo.usFWMinor,
 800116a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
    printf("Firmware:          %u.%u.%u build %u\r\n",
 800116c:	461a      	mov	r2, r3
        (unsigned int)tInfo.usFWRevision,
 800116e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
    printf("Firmware:          %u.%u.%u build %u\r\n",
 8001170:	4618      	mov	r0, r3
        (unsigned int)tInfo.usFWBuild);
 8001172:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
    printf("Firmware:          %u.%u.%u build %u\r\n",
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	4603      	mov	r3, r0
 8001178:	482d      	ldr	r0, [pc, #180]	@ (8001230 <PrintDeviceNetStatus+0x1d4>)
 800117a:	f01a f97b 	bl	801b474 <iprintf>

    // Error information
    printf("\r\n--- Error Status ---\r\n");
 800117e:	482d      	ldr	r0, [pc, #180]	@ (8001234 <PrintDeviceNetStatus+0x1d8>)
 8001180:	f01a f9e8 	bl	801b554 <puts>
    if (tInfo.ulDeviceCOSFlags & HIL_COMM_COS_CONFIG_LOCKED) {
 8001184:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001188:	f003 0308 	and.w	r3, r3, #8
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <PrintDeviceNetStatus+0x13c>
        printf("Config Locked:     [WARN] YES (cannot reconfigure)\r\n");
 8001190:	4829      	ldr	r0, [pc, #164]	@ (8001238 <PrintDeviceNetStatus+0x1dc>)
 8001192:	f01a f9df 	bl	801b554 <puts>
 8001196:	e002      	b.n	800119e <PrintDeviceNetStatus+0x142>
    } else {
        printf("Config Locked:     [OK] NO\r\n");
 8001198:	4828      	ldr	r0, [pc, #160]	@ (800123c <PrintDeviceNetStatus+0x1e0>)
 800119a:	f01a f9db 	bl	801b554 <puts>
    }

    printf("=============================================\r\n\r\n");
 800119e:	4828      	ldr	r0, [pc, #160]	@ (8001240 <PrintDeviceNetStatus+0x1e4>)
 80011a0:	f01a f9d8 	bl	801b554 <puts>

    // Explicit message readiness check
    if ((tInfo.ulDeviceCOSFlags & HIL_COMM_COS_READY) &&
 80011a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d009      	beq.n	80011c4 <PrintDeviceNetStatus+0x168>
        (tInfo.ulDeviceCOSFlags & HIL_COMM_COS_BUS_ON)) {
 80011b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011b4:	f003 0304 	and.w	r3, r3, #4
    if ((tInfo.ulDeviceCOSFlags & HIL_COMM_COS_READY) &&
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d003      	beq.n	80011c4 <PrintDeviceNetStatus+0x168>
        printf("✅ Stack is READY for Explicit Messaging\r\n\r\n");
 80011bc:	4821      	ldr	r0, [pc, #132]	@ (8001244 <PrintDeviceNetStatus+0x1e8>)
 80011be:	f01a f9c9 	bl	801b554 <puts>
 80011c2:	e005      	b.n	80011d0 <PrintDeviceNetStatus+0x174>
    } else {
        printf("❌ Stack is NOT READY for Explicit Messaging\r\n");
 80011c4:	4820      	ldr	r0, [pc, #128]	@ (8001248 <PrintDeviceNetStatus+0x1ec>)
 80011c6:	f01a f9c5 	bl	801b554 <puts>
        printf("   Please check Channel READY and BUS ON status\r\n\r\n");
 80011ca:	4820      	ldr	r0, [pc, #128]	@ (800124c <PrintDeviceNetStatus+0x1f0>)
 80011cc:	f01a f9c2 	bl	801b554 <puts>
    }
}
 80011d0:	37b0      	adds	r7, #176	@ 0xb0
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	0801d6c4 	.word	0x0801d6c4
 80011dc:	0801d6f4 	.word	0x0801d6f4
 80011e0:	0801d6f8 	.word	0x0801d6f8
 80011e4:	0801d728 	.word	0x0801d728
 80011e8:	0801d744 	.word	0x0801d744
 80011ec:	0801d750 	.word	0x0801d750
 80011f0:	0801d75c 	.word	0x0801d75c
 80011f4:	0801d774 	.word	0x0801d774
 80011f8:	0801d78c 	.word	0x0801d78c
 80011fc:	0801d798 	.word	0x0801d798
 8001200:	0801d7a4 	.word	0x0801d7a4
 8001204:	0801d7bc 	.word	0x0801d7bc
 8001208:	2000005c 	.word	0x2000005c
 800120c:	0801d7d8 	.word	0x0801d7d8
 8001210:	0801d7f0 	.word	0x0801d7f0
 8001214:	0801d804 	.word	0x0801d804
 8001218:	0801d810 	.word	0x0801d810
 800121c:	0801d81c 	.word	0x0801d81c
 8001220:	0801d828 	.word	0x0801d828
 8001224:	0801d838 	.word	0x0801d838
 8001228:	0801d850 	.word	0x0801d850
 800122c:	0801d868 	.word	0x0801d868
 8001230:	0801d880 	.word	0x0801d880
 8001234:	0801d8a8 	.word	0x0801d8a8
 8001238:	0801d8c0 	.word	0x0801d8c0
 800123c:	0801d8f4 	.word	0x0801d8f4
 8001240:	0801d910 	.word	0x0801d910
 8001244:	0801d944 	.word	0x0801d944
 8001248:	0801d974 	.word	0x0801d974
 800124c:	0801d9a4 	.word	0x0801d9a4

08001250 <PrintDeviceInformation>:
 * @param hChannel  cifX 채널 핸들
 *
 * 드라이버, 보드, 채널 정보를 조회하여 출력
 */
static void PrintDeviceInformation(CIFXHANDLE hDriver, CIFXHANDLE hChannel)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b0ea      	sub	sp, #424	@ 0x1a8
 8001254:	af02      	add	r7, sp, #8
 8001256:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800125a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800125e:	6018      	str	r0, [r3, #0]
 8001260:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001264:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001268:	6019      	str	r1, [r3, #0]
    int32_t lRet = CIFX_NO_ERROR;
 800126a:	2300      	movs	r3, #0
 800126c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

    printf("\r\n");
 8001270:	48d3      	ldr	r0, [pc, #844]	@ (80015c0 <PrintDeviceInformation+0x370>)
 8001272:	f01a f96f 	bl	801b554 <puts>
    printf("========================================\r\n");
 8001276:	48d3      	ldr	r0, [pc, #844]	@ (80015c4 <PrintDeviceInformation+0x374>)
 8001278:	f01a f96c 	bl	801b554 <puts>
    printf(" Device Information\r\n");
 800127c:	48d2      	ldr	r0, [pc, #840]	@ (80015c8 <PrintDeviceInformation+0x378>)
 800127e:	f01a f969 	bl	801b554 <puts>
    printf("========================================\r\n");
 8001282:	48d0      	ldr	r0, [pc, #832]	@ (80015c4 <PrintDeviceInformation+0x374>)
 8001284:	f01a f966 	bl	801b554 <puts>

    /* 1. 드라이버 정보 */
    DRIVER_INFORMATION tDriverInfo;
    lRet = xDriverGetInformation(hDriver, sizeof(DRIVER_INFORMATION), &tDriverInfo);
 8001288:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800128c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001290:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001294:	2124      	movs	r1, #36	@ 0x24
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	f012 f9b2 	bl	8013600 <xDriverGetInformation>
 800129c:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c
    if(lRet == CIFX_NO_ERROR)
 80012a0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d10f      	bne.n	80012c8 <PrintDeviceInformation+0x78>
    {
        printf("\r\n[Driver Information]\r\n");
 80012a8:	48c8      	ldr	r0, [pc, #800]	@ (80015cc <PrintDeviceInformation+0x37c>)
 80012aa:	f01a f953 	bl	801b554 <puts>
        printf("  Driver Version:  %s\r\n", tDriverInfo.abDriverVersion);
 80012ae:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012b2:	4619      	mov	r1, r3
 80012b4:	48c6      	ldr	r0, [pc, #792]	@ (80015d0 <PrintDeviceInformation+0x380>)
 80012b6:	f01a f8dd 	bl	801b474 <iprintf>
        printf("  Board Count:     %lu\r\n", tDriverInfo.ulBoardCnt);
 80012ba:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80012be:	4619      	mov	r1, r3
 80012c0:	48c4      	ldr	r0, [pc, #784]	@ (80015d4 <PrintDeviceInformation+0x384>)
 80012c2:	f01a f8d7 	bl	801b474 <iprintf>
 80012c6:	e005      	b.n	80012d4 <PrintDeviceInformation+0x84>
    }
    else
    {
        printf("\r\n[Driver Information] ERROR: 0x%08X\r\n", (unsigned int)lRet);
 80012c8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80012cc:	4619      	mov	r1, r3
 80012ce:	48c2      	ldr	r0, [pc, #776]	@ (80015d8 <PrintDeviceInformation+0x388>)
 80012d0:	f01a f8d0 	bl	801b474 <iprintf>
    }

    /* 2. 보드 정보 */
    BOARD_INFORMATION tBoardInfo;
    lRet = xDriverEnumBoards(hDriver, 0, sizeof(BOARD_INFORMATION), &tBoardInfo);
 80012d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80012d8:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 80012dc:	f5a2 70ce 	sub.w	r0, r2, #412	@ 0x19c
 80012e0:	226d      	movs	r2, #109	@ 0x6d
 80012e2:	2100      	movs	r1, #0
 80012e4:	6800      	ldr	r0, [r0, #0]
 80012e6:	f012 f9b7 	bl	8013658 <xDriverEnumBoards>
 80012ea:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c
    if(lRet == CIFX_NO_ERROR)
 80012ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d13c      	bne.n	8001370 <PrintDeviceInformation+0x120>
    {
        printf("\r\n[Board Information]\r\n");
 80012f6:	48b9      	ldr	r0, [pc, #740]	@ (80015dc <PrintDeviceInformation+0x38c>)
 80012f8:	f01a f92c 	bl	801b554 <puts>
        printf("  Board Name:      %s\r\n", tBoardInfo.abBoardName);
 80012fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001300:	3304      	adds	r3, #4
 8001302:	4619      	mov	r1, r3
 8001304:	48b6      	ldr	r0, [pc, #728]	@ (80015e0 <PrintDeviceInformation+0x390>)
 8001306:	f01a f8b5 	bl	801b474 <iprintf>
        printf("  Board Alias:     %s\r\n", tBoardInfo.abBoardAlias);
 800130a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800130e:	3314      	adds	r3, #20
 8001310:	4619      	mov	r1, r3
 8001312:	48b4      	ldr	r0, [pc, #720]	@ (80015e4 <PrintDeviceInformation+0x394>)
 8001314:	f01a f8ae 	bl	801b474 <iprintf>
        printf("  Board ID:        0x%08lX\r\n", tBoardInfo.ulBoardID);
 8001318:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800131c:	4619      	mov	r1, r3
 800131e:	48b2      	ldr	r0, [pc, #712]	@ (80015e8 <PrintDeviceInformation+0x398>)
 8001320:	f01a f8a8 	bl	801b474 <iprintf>
        printf("  Device Number:   %lu\r\n", tBoardInfo.tSystemInfo.ulDeviceNumber);
 8001324:	f8d7 314d 	ldr.w	r3, [r7, #333]	@ 0x14d
 8001328:	4619      	mov	r1, r3
 800132a:	48b0      	ldr	r0, [pc, #704]	@ (80015ec <PrintDeviceInformation+0x39c>)
 800132c:	f01a f8a2 	bl	801b474 <iprintf>
        printf("  Serial Number:   %lu\r\n", tBoardInfo.tSystemInfo.ulSerialNumber);
 8001330:	f8d7 3151 	ldr.w	r3, [r7, #337]	@ 0x151
 8001334:	4619      	mov	r1, r3
 8001336:	48ae      	ldr	r0, [pc, #696]	@ (80015f0 <PrintDeviceInformation+0x3a0>)
 8001338:	f01a f89c 	bl	801b474 <iprintf>
        printf("  DPM Size:        %lu bytes\r\n", tBoardInfo.ulDpmTotalSize);
 800133c:	f8d7 3141 	ldr.w	r3, [r7, #321]	@ 0x141
 8001340:	4619      	mov	r1, r3
 8001342:	48ac      	ldr	r0, [pc, #688]	@ (80015f4 <PrintDeviceInformation+0x3a4>)
 8001344:	f01a f896 	bl	801b474 <iprintf>
        printf("  Channel Count:   %lu\r\n", tBoardInfo.ulChannelCnt);
 8001348:	f8d7 313d 	ldr.w	r3, [r7, #317]	@ 0x13d
 800134c:	4619      	mov	r1, r3
 800134e:	48aa      	ldr	r0, [pc, #680]	@ (80015f8 <PrintDeviceInformation+0x3a8>)
 8001350:	f01a f890 	bl	801b474 <iprintf>
        printf("  HW Revision:     %u\r\n", tBoardInfo.tSystemInfo.bHwRevision);
 8001354:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8001358:	4619      	mov	r1, r3
 800135a:	48a8      	ldr	r0, [pc, #672]	@ (80015fc <PrintDeviceInformation+0x3ac>)
 800135c:	f01a f88a 	bl	801b474 <iprintf>
        printf("  Device Class:    0x%04X\r\n", tBoardInfo.tSystemInfo.usDeviceClass);
 8001360:	f8b7 316d 	ldrh.w	r3, [r7, #365]	@ 0x16d
 8001364:	b29b      	uxth	r3, r3
 8001366:	4619      	mov	r1, r3
 8001368:	48a5      	ldr	r0, [pc, #660]	@ (8001600 <PrintDeviceInformation+0x3b0>)
 800136a:	f01a f883 	bl	801b474 <iprintf>
 800136e:	e005      	b.n	800137c <PrintDeviceInformation+0x12c>
    }
    else
    {
        printf("\r\n[Board Information] ERROR: 0x%08X\r\n", (unsigned int)lRet);
 8001370:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001374:	4619      	mov	r1, r3
 8001376:	48a3      	ldr	r0, [pc, #652]	@ (8001604 <PrintDeviceInformation+0x3b4>)
 8001378:	f01a f87c 	bl	801b474 <iprintf>
    }

    /* 3. 채널 정보 */
    CHANNEL_INFORMATION tChannelInfo;
    lRet = xChannelInfo(hChannel, sizeof(CHANNEL_INFORMATION), &tChannelInfo);
 800137c:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8001380:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001384:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001388:	21a4      	movs	r1, #164	@ 0xa4
 800138a:	6818      	ldr	r0, [r3, #0]
 800138c:	f012 f9f0 	bl	8013770 <xChannelInfo>
 8001390:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c
    if(lRet == CIFX_NO_ERROR)
 8001394:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001398:	2b00      	cmp	r3, #0
 800139a:	f040 80a8 	bne.w	80014ee <PrintDeviceInformation+0x29e>
    {
        printf("\r\n[Channel Information]\r\n");
 800139e:	489a      	ldr	r0, [pc, #616]	@ (8001608 <PrintDeviceInformation+0x3b8>)
 80013a0:	f01a f8d8 	bl	801b554 <puts>
        printf("  Board Name:      %s\r\n", tChannelInfo.abBoardName);
 80013a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013a8:	4619      	mov	r1, r3
 80013aa:	488d      	ldr	r0, [pc, #564]	@ (80015e0 <PrintDeviceInformation+0x390>)
 80013ac:	f01a f862 	bl	801b474 <iprintf>
        printf("  Device Number:   %lu\r\n", tChannelInfo.ulDeviceNumber);
 80013b0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80013b4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80013b8:	6a1b      	ldr	r3, [r3, #32]
 80013ba:	4619      	mov	r1, r3
 80013bc:	488b      	ldr	r0, [pc, #556]	@ (80015ec <PrintDeviceInformation+0x39c>)
 80013be:	f01a f859 	bl	801b474 <iprintf>
        printf("  Serial Number:   %lu\r\n", tChannelInfo.ulSerialNumber);
 80013c2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80013c6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80013ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013cc:	4619      	mov	r1, r3
 80013ce:	4888      	ldr	r0, [pc, #544]	@ (80015f0 <PrintDeviceInformation+0x3a0>)
 80013d0:	f01a f850 	bl	801b474 <iprintf>

        printf("\r\n[Firmware Information]\r\n");
 80013d4:	488d      	ldr	r0, [pc, #564]	@ (800160c <PrintDeviceInformation+0x3bc>)
 80013d6:	f01a f8bd 	bl	801b554 <puts>
        printf("  Firmware Name:   %.*s\r\n",
               tChannelInfo.bFWNameLength,
 80013da:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80013de:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80013e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
        printf("  Firmware Name:   %.*s\r\n",
 80013e6:	4619      	mov	r1, r3
 80013e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013ec:	3331      	adds	r3, #49	@ 0x31
 80013ee:	461a      	mov	r2, r3
 80013f0:	4887      	ldr	r0, [pc, #540]	@ (8001610 <PrintDeviceInformation+0x3c0>)
 80013f2:	f01a f83f 	bl	801b474 <iprintf>
               tChannelInfo.abFWName);
        printf("  FW Version:      %u.%u.%u.%u\r\n",
               tChannelInfo.usFWMajor,
 80013f6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80013fa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80013fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        printf("  FW Version:      %u.%u.%u.%u\r\n",
 8001400:	4619      	mov	r1, r3
               tChannelInfo.usFWMinor,
 8001402:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001406:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800140a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
        printf("  FW Version:      %u.%u.%u.%u\r\n",
 800140c:	461a      	mov	r2, r3
               tChannelInfo.usFWBuild,
 800140e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001412:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001416:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
        printf("  FW Version:      %u.%u.%u.%u\r\n",
 8001418:	4618      	mov	r0, r3
               tChannelInfo.usFWRevision);
 800141a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800141e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001422:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
        printf("  FW Version:      %u.%u.%u.%u\r\n",
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	4603      	mov	r3, r0
 8001428:	487a      	ldr	r0, [pc, #488]	@ (8001614 <PrintDeviceInformation+0x3c4>)
 800142a:	f01a f823 	bl	801b474 <iprintf>
        printf("  FW Build Date:   %04u-%02u-%02u\r\n",
               tChannelInfo.usFWYear,
 800142e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001432:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001436:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
        printf("  FW Build Date:   %04u-%02u-%02u\r\n",
 800143a:	4619      	mov	r1, r3
               tChannelInfo.bFWMonth,
 800143c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001440:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001444:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
        printf("  FW Build Date:   %04u-%02u-%02u\r\n",
 8001448:	461a      	mov	r2, r3
               tChannelInfo.bFWDay);
 800144a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800144e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001452:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
        printf("  FW Build Date:   %04u-%02u-%02u\r\n",
 8001456:	4870      	ldr	r0, [pc, #448]	@ (8001618 <PrintDeviceInformation+0x3c8>)
 8001458:	f01a f80c 	bl	801b474 <iprintf>

        printf("\r\n[Channel Status]\r\n");
 800145c:	486f      	ldr	r0, [pc, #444]	@ (800161c <PrintDeviceInformation+0x3cc>)
 800145e:	f01a f879 	bl	801b554 <puts>
        printf("  Open Count:      %lu\r\n", tChannelInfo.ulOpenCnt);
 8001462:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001466:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800146a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800146c:	4619      	mov	r1, r3
 800146e:	486c      	ldr	r0, [pc, #432]	@ (8001620 <PrintDeviceInformation+0x3d0>)
 8001470:	f01a f800 	bl	801b474 <iprintf>
        printf("  Mailbox Size:    %lu bytes\r\n", tChannelInfo.ulMailboxSize);
 8001474:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001478:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800147c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001480:	4619      	mov	r1, r3
 8001482:	4868      	ldr	r0, [pc, #416]	@ (8001624 <PrintDeviceInformation+0x3d4>)
 8001484:	f019 fff6 	bl	801b474 <iprintf>
        printf("  IO Input Areas:  %lu\r\n", tChannelInfo.ulIOInAreaCnt);
 8001488:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800148c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001494:	4619      	mov	r1, r3
 8001496:	4864      	ldr	r0, [pc, #400]	@ (8001628 <PrintDeviceInformation+0x3d8>)
 8001498:	f019 ffec 	bl	801b474 <iprintf>
        printf("  IO Output Areas: %lu\r\n", tChannelInfo.ulIOOutAreaCnt);
 800149c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80014a0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014a8:	4619      	mov	r1, r3
 80014aa:	4860      	ldr	r0, [pc, #384]	@ (800162c <PrintDeviceInformation+0x3dc>)
 80014ac:	f019 ffe2 	bl	801b474 <iprintf>
        printf("  netX Flags:      0x%08lX\r\n", tChannelInfo.ulNetxFlags);
 80014b0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80014b4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014bc:	4619      	mov	r1, r3
 80014be:	485c      	ldr	r0, [pc, #368]	@ (8001630 <PrintDeviceInformation+0x3e0>)
 80014c0:	f019 ffd8 	bl	801b474 <iprintf>
        printf("  Host Flags:      0x%08lX\r\n", tChannelInfo.ulHostFlags);
 80014c4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80014c8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014d0:	4619      	mov	r1, r3
 80014d2:	4858      	ldr	r0, [pc, #352]	@ (8001634 <PrintDeviceInformation+0x3e4>)
 80014d4:	f019 ffce 	bl	801b474 <iprintf>
        printf("  Device COS:      0x%08lX\r\n", tChannelInfo.ulDeviceCOSFlags);
 80014d8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80014dc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80014e4:	4619      	mov	r1, r3
 80014e6:	4854      	ldr	r0, [pc, #336]	@ (8001638 <PrintDeviceInformation+0x3e8>)
 80014e8:	f019 ffc4 	bl	801b474 <iprintf>
 80014ec:	e005      	b.n	80014fa <PrintDeviceInformation+0x2aa>
    }
    else
    {
        printf("\r\n[Channel Information] ERROR: 0x%08X\r\n", (unsigned int)lRet);
 80014ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80014f2:	4619      	mov	r1, r3
 80014f4:	4851      	ldr	r0, [pc, #324]	@ (800163c <PrintDeviceInformation+0x3ec>)
 80014f6:	f019 ffbd 	bl	801b474 <iprintf>
    }

    printf("========================================\r\n\r\n");
 80014fa:	4851      	ldr	r0, [pc, #324]	@ (8001640 <PrintDeviceInformation+0x3f0>)
 80014fc:	f01a f82a 	bl	801b554 <puts>

    /* 4. DeviceNet Master Identity Information */
    printf("========================================\r\n");
 8001500:	4830      	ldr	r0, [pc, #192]	@ (80015c4 <PrintDeviceInformation+0x374>)
 8001502:	f01a f827 	bl	801b554 <puts>
    printf(" DeviceNet Master Identity\r\n");
 8001506:	484f      	ldr	r0, [pc, #316]	@ (8001644 <PrintDeviceInformation+0x3f4>)
 8001508:	f01a f824 	bl	801b554 <puts>
    printf("========================================\r\n");
 800150c:	482d      	ldr	r0, [pc, #180]	@ (80015c4 <PrintDeviceInformation+0x374>)
 800150e:	f01a f821 	bl	801b554 <puts>

    DEVICENET_MASTER_IDENTITY_T tMasterIdentity;
    uint8_t masterNodeId = 0;  /* Try common master address first */
 8001512:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001516:	f2a3 1391 	subw	r3, r3, #401	@ 0x191
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]

    /* Try to scan for master on network */
    lRet = DeviceNet_ScanForMaster(hChannel, &masterNodeId);
 800151e:	f107 020f 	add.w	r2, r7, #15
 8001522:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001526:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800152a:	4611      	mov	r1, r2
 800152c:	6818      	ldr	r0, [r3, #0]
 800152e:	f00b f8d5 	bl	800c6dc <DeviceNet_ScanForMaster>
 8001532:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c

    if(lRet == CIFX_NO_ERROR)
 8001536:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800153a:	2b00      	cmp	r3, #0
 800153c:	d105      	bne.n	800154a <PrintDeviceInformation+0x2fa>
    {
        /* Print detailed master information */
        DeviceNet_PrintMasterIdentity(&tMasterIdentity);
 800153e:	f107 0310 	add.w	r3, r7, #16
 8001542:	4618      	mov	r0, r3
 8001544:	f00b f858 	bl	800c5f8 <DeviceNet_PrintMasterIdentity>
 8001548:	e032      	b.n	80015b0 <PrintDeviceInformation+0x360>
    }
    else
    {
        /* Scanning failed, try direct query at node 0 */
        printf("Scanning failed, trying direct query at Node 0...\r\n");
 800154a:	483f      	ldr	r0, [pc, #252]	@ (8001648 <PrintDeviceInformation+0x3f8>)
 800154c:	f01a f802 	bl	801b554 <puts>
        lRet = DeviceNet_GetMasterIdentity(hChannel, 0, &tMasterIdentity);
 8001550:	f107 0210 	add.w	r2, r7, #16
 8001554:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001558:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800155c:	2100      	movs	r1, #0
 800155e:	6818      	ldr	r0, [r3, #0]
 8001560:	f00a fe1e 	bl	800c1a0 <DeviceNet_GetMasterIdentity>
 8001564:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c

        if(lRet == CIFX_NO_ERROR && tMasterIdentity.bDataValid)
 8001568:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800156c:	2b00      	cmp	r3, #0
 800156e:	d10d      	bne.n	800158c <PrintDeviceInformation+0x33c>
 8001570:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001574:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001578:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800157c:	2b00      	cmp	r3, #0
 800157e:	d005      	beq.n	800158c <PrintDeviceInformation+0x33c>
        {
            DeviceNet_PrintMasterIdentity(&tMasterIdentity);
 8001580:	f107 0310 	add.w	r3, r7, #16
 8001584:	4618      	mov	r0, r3
 8001586:	f00b f837 	bl	800c5f8 <DeviceNet_PrintMasterIdentity>
 800158a:	e011      	b.n	80015b0 <PrintDeviceInformation+0x360>
        }
        else
        {
            printf("ERROR: Could not retrieve Master identity\r\n");
 800158c:	482f      	ldr	r0, [pc, #188]	@ (800164c <PrintDeviceInformation+0x3fc>)
 800158e:	f019 ffe1 	bl	801b554 <puts>
            printf("Please verify:\r\n");
 8001592:	482f      	ldr	r0, [pc, #188]	@ (8001650 <PrintDeviceInformation+0x400>)
 8001594:	f019 ffde 	bl	801b554 <puts>
            printf("  1. DeviceNet Master is powered on\r\n");
 8001598:	482e      	ldr	r0, [pc, #184]	@ (8001654 <PrintDeviceInformation+0x404>)
 800159a:	f019 ffdb 	bl	801b554 <puts>
            printf("  2. Network cables are connected\r\n");
 800159e:	482e      	ldr	r0, [pc, #184]	@ (8001658 <PrintDeviceInformation+0x408>)
 80015a0:	f019 ffd8 	bl	801b554 <puts>
            printf("  3. Network termination is correct\r\n");
 80015a4:	482d      	ldr	r0, [pc, #180]	@ (800165c <PrintDeviceInformation+0x40c>)
 80015a6:	f019 ffd5 	bl	801b554 <puts>
            printf("  4. Master node address configuration\r\n");
 80015aa:	482d      	ldr	r0, [pc, #180]	@ (8001660 <PrintDeviceInformation+0x410>)
 80015ac:	f019 ffd2 	bl	801b554 <puts>
        }
    }

    printf("========================================\r\n\r\n");
 80015b0:	4823      	ldr	r0, [pc, #140]	@ (8001640 <PrintDeviceInformation+0x3f0>)
 80015b2:	f019 ffcf 	bl	801b554 <puts>
}
 80015b6:	bf00      	nop
 80015b8:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	0801d6f4 	.word	0x0801d6f4
 80015c4:	0801d9d8 	.word	0x0801d9d8
 80015c8:	0801da04 	.word	0x0801da04
 80015cc:	0801da1c 	.word	0x0801da1c
 80015d0:	0801da34 	.word	0x0801da34
 80015d4:	0801da4c 	.word	0x0801da4c
 80015d8:	0801da68 	.word	0x0801da68
 80015dc:	0801da90 	.word	0x0801da90
 80015e0:	0801daa8 	.word	0x0801daa8
 80015e4:	0801dac0 	.word	0x0801dac0
 80015e8:	0801dad8 	.word	0x0801dad8
 80015ec:	0801daf8 	.word	0x0801daf8
 80015f0:	0801db14 	.word	0x0801db14
 80015f4:	0801db30 	.word	0x0801db30
 80015f8:	0801db50 	.word	0x0801db50
 80015fc:	0801db6c 	.word	0x0801db6c
 8001600:	0801db84 	.word	0x0801db84
 8001604:	0801dba0 	.word	0x0801dba0
 8001608:	0801dbc8 	.word	0x0801dbc8
 800160c:	0801dbe4 	.word	0x0801dbe4
 8001610:	0801dc00 	.word	0x0801dc00
 8001614:	0801dc1c 	.word	0x0801dc1c
 8001618:	0801dc40 	.word	0x0801dc40
 800161c:	0801dc64 	.word	0x0801dc64
 8001620:	0801dc78 	.word	0x0801dc78
 8001624:	0801dc94 	.word	0x0801dc94
 8001628:	0801dcb4 	.word	0x0801dcb4
 800162c:	0801dcd0 	.word	0x0801dcd0
 8001630:	0801dcec 	.word	0x0801dcec
 8001634:	0801dd0c 	.word	0x0801dd0c
 8001638:	0801dd2c 	.word	0x0801dd2c
 800163c:	0801dd4c 	.word	0x0801dd4c
 8001640:	0801dd74 	.word	0x0801dd74
 8001644:	0801dda0 	.word	0x0801dda0
 8001648:	0801ddbc 	.word	0x0801ddbc
 800164c:	0801ddf0 	.word	0x0801ddf0
 8001650:	0801de1c 	.word	0x0801de1c
 8001654:	0801de2c 	.word	0x0801de2c
 8001658:	0801de54 	.word	0x0801de54
 800165c:	0801de78 	.word	0x0801de78
 8001660:	0801dea0 	.word	0x0801dea0

08001664 <VAT_InitializeTest>:
 * @brief VAT 테스트 초기화
 *
 * VAT Adaptive Pressure Controller 테스트를 위한 초기 설정
 */
static void VAT_InitializeTest(void)
{
 8001664:	b590      	push	{r4, r7, lr}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
    printf("\r\n========================================\r\n");
 800166a:	481f      	ldr	r0, [pc, #124]	@ (80016e8 <VAT_InitializeTest+0x84>)
 800166c:	f019 ff72 	bl	801b554 <puts>
    printf(" VAT DeviceNet Test Initialization\r\n");
 8001670:	481e      	ldr	r0, [pc, #120]	@ (80016ec <VAT_InitializeTest+0x88>)
 8001672:	f019 ff6f 	bl	801b554 <puts>
    printf("========================================\r\n");
 8001676:	481e      	ldr	r0, [pc, #120]	@ (80016f0 <VAT_InitializeTest+0x8c>)
 8001678:	f019 ff6c 	bl	801b554 <puts>

    /* VAT Diagnostic 초기화 */
    VAT_Diagnostic_Init();
 800167c:	f009 fb80 	bl	800ad80 <VAT_Diagnostic_Init>

    /* 테스트 컨텍스트 초기화 */
    VAT_Test_Init(&g_tVatContext);
 8001680:	481c      	ldr	r0, [pc, #112]	@ (80016f4 <VAT_InitializeTest+0x90>)
 8001682:	f00b f8db 	bl	800c83c <VAT_Test_Init>

    /* 테스트 설정 */
    VAT_TEST_CONFIG_T tConfig = {
 8001686:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <VAT_InitializeTest+0x94>)
 8001688:	463c      	mov	r4, r7
 800168a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800168c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .output_assembly = VAT_OUTPUT_ASSEMBLY_8,       /* 5바이트 제어+모드 */
        .enable_logging = true,                         /* 로깅 활성화 */
        .enable_validation = true                       /* 검증 활성화 */
    };

    VAT_Test_Configure(&g_tVatContext, &tConfig);
 8001690:	463b      	mov	r3, r7
 8001692:	4619      	mov	r1, r3
 8001694:	4817      	ldr	r0, [pc, #92]	@ (80016f4 <VAT_InitializeTest+0x90>)
 8001696:	f00b f8fd 	bl	800c894 <VAT_Test_Configure>

    printf("VAT Test Configuration:\r\n");
 800169a:	4818      	ldr	r0, [pc, #96]	@ (80016fc <VAT_InitializeTest+0x98>)
 800169c:	f019 ff5a 	bl	801b554 <puts>
    printf("  Mode: %u (1=Basic, 2=Calibration, 3=Monitoring)\r\n", g_VatTestMode);
 80016a0:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <VAT_InitializeTest+0x9c>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	4619      	mov	r1, r3
 80016a8:	4816      	ldr	r0, [pc, #88]	@ (8001704 <VAT_InitializeTest+0xa0>)
 80016aa:	f019 fee3 	bl	801b474 <iprintf>
    printf("  Node Address: %u\r\n", tConfig.node_address);
 80016ae:	783b      	ldrb	r3, [r7, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	4815      	ldr	r0, [pc, #84]	@ (8001708 <VAT_InitializeTest+0xa4>)
 80016b4:	f019 fede 	bl	801b474 <iprintf>
    printf("  Baud Rate: %lu bps\r\n", tConfig.baud_rate);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4619      	mov	r1, r3
 80016bc:	4813      	ldr	r0, [pc, #76]	@ (800170c <VAT_InitializeTest+0xa8>)
 80016be:	f019 fed9 	bl	801b474 <iprintf>
    printf("  Input Assembly: 0x%02X (%u bytes)\r\n",
           tConfig.input_assembly,
 80016c2:	7abb      	ldrb	r3, [r7, #10]
    printf("  Input Assembly: 0x%02X (%u bytes)\r\n",
 80016c4:	2208      	movs	r2, #8
 80016c6:	4619      	mov	r1, r3
 80016c8:	4811      	ldr	r0, [pc, #68]	@ (8001710 <VAT_InitializeTest+0xac>)
 80016ca:	f019 fed3 	bl	801b474 <iprintf>
           sizeof(VAT_INPUT_ASSEMBLY_100_T));
    printf("  Output Assembly: 0x%02X (%u bytes)\r\n",
           tConfig.output_assembly,
 80016ce:	7afb      	ldrb	r3, [r7, #11]
    printf("  Output Assembly: 0x%02X (%u bytes)\r\n",
 80016d0:	2206      	movs	r2, #6
 80016d2:	4619      	mov	r1, r3
 80016d4:	480f      	ldr	r0, [pc, #60]	@ (8001714 <VAT_InitializeTest+0xb0>)
 80016d6:	f019 fecd 	bl	801b474 <iprintf>
           sizeof(VAT_OUTPUT_ASSEMBLY_8_T));
    printf("========================================\r\n\r\n");
 80016da:	480f      	ldr	r0, [pc, #60]	@ (8001718 <VAT_InitializeTest+0xb4>)
 80016dc:	f019 ff3a 	bl	801b554 <puts>
}
 80016e0:	bf00      	nop
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd90      	pop	{r4, r7, pc}
 80016e8:	0801dec8 	.word	0x0801dec8
 80016ec:	0801def4 	.word	0x0801def4
 80016f0:	0801d9d8 	.word	0x0801d9d8
 80016f4:	20000474 	.word	0x20000474
 80016f8:	0801dfe8 	.word	0x0801dfe8
 80016fc:	0801df18 	.word	0x0801df18
 8001700:	20000000 	.word	0x20000000
 8001704:	0801df34 	.word	0x0801df34
 8001708:	0801df68 	.word	0x0801df68
 800170c:	0801df80 	.word	0x0801df80
 8001710:	0801df98 	.word	0x0801df98
 8001714:	0801dfc0 	.word	0x0801dfc0
 8001718:	0801dd74 	.word	0x0801dd74

0800171c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b0b0      	sub	sp, #192	@ 0xc0
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	 int32_t lRet=CIFX_NO_ERROR;    /* Return value for common error codes      */
 8001722:	2300      	movs	r3, #0
 8001724:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001728:	f001 fa8a 	bl	8002c40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172c:	f000 fa74 	bl	8001c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001730:	f000 fc04 	bl	8001f3c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001734:	f000 fb10 	bl	8001d58 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001738:	f000 fbd6 	bl	8001ee8 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 800173c:	f00d ffb8 	bl	800f6b0 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 8001740:	f000 fb5a 	bl	8001df8 <MX_TIM3_Init>
  MX_SPI4_Init();
 8001744:	f000 fad2 	bl	8001cec <MX_SPI4_Init>
  MX_UART5_Init();
 8001748:	f000 fba4 	bl	8001e94 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */


  UART_Ring_Init(&huart5);  // 인터럽트 수신 초기화
 800174c:	48a7      	ldr	r0, [pc, #668]	@ (80019ec <main+0x2d0>)
 800174e:	f000 feb9 	bl	80024c4 <UART_Ring_Init>
//  HAL_UART_Transmit(&huart1, (uint8_t *)"RX: ", 4, HAL_MAX_DELAY);
//            HAL_UART_Transmit(&huart1, line, len, HAL_MAX_DELAY);
//            HAL_UART_Transmit(&huart1, (uint8_t *)"\r\n", 2, HAL_MAX_DELAY);

  /* UART printf 테스트 */
  printf("\r\n\r\n");
 8001752:	48a7      	ldr	r0, [pc, #668]	@ (80019f0 <main+0x2d4>)
 8001754:	f019 fefe 	bl	801b554 <puts>
  printf("========================================\r\n");
 8001758:	48a6      	ldr	r0, [pc, #664]	@ (80019f4 <main+0x2d8>)
 800175a:	f019 fefb 	bl	801b554 <puts>
  printf(" STM32F429 + netX90 System Starting\r\n");
 800175e:	48a6      	ldr	r0, [pc, #664]	@ (80019f8 <main+0x2dc>)
 8001760:	f019 fef8 	bl	801b554 <puts>
  printf("========================================\r\n");
 8001764:	48a3      	ldr	r0, [pc, #652]	@ (80019f4 <main+0x2d8>)
 8001766:	f019 fef5 	bl	801b554 <puts>
  printf("UART5: 115200 baud, 8N1\r\n");
 800176a:	48a4      	ldr	r0, [pc, #656]	@ (80019fc <main+0x2e0>)
 800176c:	f019 fef2 	bl	801b554 <puts>
  printf("Date: 2025-10-28\r\n");
 8001770:	48a3      	ldr	r0, [pc, #652]	@ (8001a00 <main+0x2e4>)
 8001772:	f019 feef 	bl	801b554 <puts>
  printf("========================================\r\n\r\n");
 8001776:	48a3      	ldr	r0, [pc, #652]	@ (8001a04 <main+0x2e8>)
 8001778:	f019 feec 	bl	801b554 <puts>
      
      HAL_Delay(100); // Short delay to prevent busy-waiting
  }
  */
  
  lRet = InitializeToolkit();
 800177c:	f7ff fc24 	bl	8000fc8 <InitializeToolkit>
 8001780:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc

  if(CIFX_NO_ERROR == lRet)
 8001784:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001788:	2b00      	cmp	r3, #0
 800178a:	f040 820f 	bne.w	8001bac <main+0x490>
  {
      /* ========== VAT TEST INTEGRATION - 메인 로직 수정 시작 ========== */

      if(g_bEnableVatTest)
 800178e:	4b9e      	ldr	r3, [pc, #632]	@ (8001a08 <main+0x2ec>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	f000 8201 	beq.w	8001b9c <main+0x480>
      {
          /* VAT 테스트 모드 */
          CIFXHANDLE hDriver = NULL;
 800179a:	2300      	movs	r3, #0
 800179c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
          CIFXHANDLE hChannel = NULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

          /* VAT 테스트 초기화 */
          VAT_InitializeTest();
 80017a6:	f7ff ff5d 	bl	8001664 <VAT_InitializeTest>

          /* cifX 드라이버 열기 */
          lRet = xDriverOpen(&hDriver);
 80017aa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80017ae:	4618      	mov	r0, r3
 80017b0:	f011 fee6 	bl	8013580 <xDriverOpen>
 80017b4:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
          if(CIFX_NO_ERROR == lRet)
 80017b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f040 81d4 	bne.w	8001b6a <main+0x44e>
          {
              /* 채널 0 열기 */
              lRet = xChannelOpen(hDriver, "cifX0", 0, &hChannel);
 80017c2:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80017c6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80017ca:	2200      	movs	r2, #0
 80017cc:	498f      	ldr	r1, [pc, #572]	@ (8001a0c <main+0x2f0>)
 80017ce:	f011 fc9d 	bl	801310c <xChannelOpen>
 80017d2:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
              if(CIFX_NO_ERROR == lRet)
 80017d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f040 81be 	bne.w	8001b5c <main+0x440>
              {
                  /* ========== DeviceNet 스택 초기화 시작 ========== */
                  printf("\r\n");
 80017e0:	488b      	ldr	r0, [pc, #556]	@ (8001a10 <main+0x2f4>)
 80017e2:	f019 feb7 	bl	801b554 <puts>
                  printf("========================================\r\n");
 80017e6:	4883      	ldr	r0, [pc, #524]	@ (80019f4 <main+0x2d8>)
 80017e8:	f019 feb4 	bl	801b554 <puts>
                  printf(" DeviceNet Stack Initialization\r\n");
 80017ec:	4889      	ldr	r0, [pc, #548]	@ (8001a14 <main+0x2f8>)
 80017ee:	f019 feb1 	bl	801b554 <puts>
                  printf("========================================\r\n");
 80017f2:	4880      	ldr	r0, [pc, #512]	@ (80019f4 <main+0x2d8>)
 80017f4:	f019 feae 	bl	801b554 <puts>

                  /* g_tAppData 채널 0 설정 */
                  if(g_tAppData.aptChannels[0] == NULL)
 80017f8:	4b87      	ldr	r3, [pc, #540]	@ (8001a18 <main+0x2fc>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d112      	bne.n	8001826 <main+0x10a>
                  {
                      g_tAppData.aptChannels[0] = (APP_COMM_CHANNEL_T*)calloc(1, sizeof(APP_COMM_CHANNEL_T));
 8001800:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 8001804:	2001      	movs	r0, #1
 8001806:	f018 fff9 	bl	801a7fc <calloc>
 800180a:	4603      	mov	r3, r0
 800180c:	461a      	mov	r2, r3
 800180e:	4b82      	ldr	r3, [pc, #520]	@ (8001a18 <main+0x2fc>)
 8001810:	601a      	str	r2, [r3, #0]
                      if(g_tAppData.aptChannels[0] == NULL)
 8001812:	4b81      	ldr	r3, [pc, #516]	@ (8001a18 <main+0x2fc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d105      	bne.n	8001826 <main+0x10a>
                      {
                          printf("ERROR: Failed to allocate memory for channel 0\r\n");
 800181a:	4880      	ldr	r0, [pc, #512]	@ (8001a1c <main+0x300>)
 800181c:	f019 fe9a 	bl	801b554 <puts>
                          lRet = CIFX_DRV_INIT_ERROR;
 8001820:	4b7f      	ldr	r3, [pc, #508]	@ (8001a20 <main+0x304>)
 8001822:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                      }
                  }

                  if(lRet == CIFX_NO_ERROR)
 8001826:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800182a:	2b00      	cmp	r3, #0
 800182c:	f040 813e 	bne.w	8001aac <main+0x390>
                  {
                      /* 채널 핸들 및 프로토콜 핸들러 설정 */
                      g_tAppData.aptChannels[0]->hChannel = hChannel;
 8001830:	4b79      	ldr	r3, [pc, #484]	@ (8001a18 <main+0x2fc>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001838:	f8c3 263c 	str.w	r2, [r3, #1596]	@ 0x63c
                      g_tAppData.aptChannels[0]->tProtocol = g_tRealtimeProtocolHandlers;
 800183c:	4b76      	ldr	r3, [pc, #472]	@ (8001a18 <main+0x2fc>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a78      	ldr	r2, [pc, #480]	@ (8001a24 <main+0x308>)
 8001842:	f203 63e4 	addw	r3, r3, #1764	@ 0x6e4
 8001846:	e892 0003 	ldmia.w	r2, {r0, r1}
 800184a:	e883 0003 	stmia.w	r3, {r0, r1}

                      /* ========== CRITICAL: Wait for channel ready BEFORE configuration! ========== */
                      printf("\r\nStep 1: Waiting for channel to be ready...\r\n");
 800184e:	4876      	ldr	r0, [pc, #472]	@ (8001a28 <main+0x30c>)
 8001850:	f019 fe80 	bl	801b554 <puts>
                      CHANNEL_INFORMATION tChannelInfo;
                      uint32_t timeout_ms = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
                      const uint32_t MAX_WAIT_MS = 5000;
 800185a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800185e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

                      do {
                          xChannelInfo(hChannel, sizeof(CHANNEL_INFORMATION), &tChannelInfo);
 8001862:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001866:	463a      	mov	r2, r7
 8001868:	21a4      	movs	r1, #164	@ 0xa4
 800186a:	4618      	mov	r0, r3
 800186c:	f011 ff80 	bl	8013770 <xChannelInfo>

                          if(tChannelInfo.ulDeviceCOSFlags & HIL_COMM_COS_READY)
 8001870:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	2b00      	cmp	r3, #0
 800187a:	d12d      	bne.n	80018d8 <main+0x1bc>
                              break;

                          HAL_Delay(100);
 800187c:	2064      	movs	r0, #100	@ 0x64
 800187e:	f001 fa21 	bl	8002cc4 <HAL_Delay>
                          timeout_ms += 100;
 8001882:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001886:	3364      	adds	r3, #100	@ 0x64
 8001888:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

                          if((timeout_ms % 1000) == 0) {
 800188c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001890:	4b66      	ldr	r3, [pc, #408]	@ (8001a2c <main+0x310>)
 8001892:	fba3 1302 	umull	r1, r3, r3, r2
 8001896:	099b      	lsrs	r3, r3, #6
 8001898:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800189c:	fb01 f303 	mul.w	r3, r1, r3
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10b      	bne.n	80018be <main+0x1a2>
                              printf("  [%lu s] COS Flags: 0x%08X\r\n",
 80018a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80018aa:	4a60      	ldr	r2, [pc, #384]	@ (8001a2c <main+0x310>)
 80018ac:	fba2 2303 	umull	r2, r3, r2, r3
 80018b0:	099b      	lsrs	r3, r3, #6
                                     timeout_ms / 1000,
                                     (unsigned int)tChannelInfo.ulDeviceCOSFlags);
 80018b2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
                              printf("  [%lu s] COS Flags: 0x%08X\r\n",
 80018b6:	4619      	mov	r1, r3
 80018b8:	485d      	ldr	r0, [pc, #372]	@ (8001a30 <main+0x314>)
 80018ba:	f019 fddb 	bl	801b474 <iprintf>
                          }

                          if(timeout_ms >= MAX_WAIT_MS) {
 80018be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80018c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d3cb      	bcc.n	8001862 <main+0x146>
                              printf("ERROR: Channel ready timeout!\r\n");
 80018ca:	485a      	ldr	r0, [pc, #360]	@ (8001a34 <main+0x318>)
 80018cc:	f019 fe42 	bl	801b554 <puts>
                              lRet = CIFX_DEV_NOT_READY;
 80018d0:	4b59      	ldr	r3, [pc, #356]	@ (8001a38 <main+0x31c>)
 80018d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                              break;
 80018d6:	e000      	b.n	80018da <main+0x1be>
                              break;
 80018d8:	bf00      	nop
                          }
                      } while(1);

                      if(lRet == CIFX_NO_ERROR) {
 80018da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d127      	bne.n	8001932 <main+0x216>
                          printf("  Channel ready! COS Flags: 0x%08X\r\n",
                                 (unsigned int)tChannelInfo.ulDeviceCOSFlags);
 80018e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
                          printf("  Channel ready! COS Flags: 0x%08X\r\n",
 80018e6:	4619      	mov	r1, r3
 80018e8:	4854      	ldr	r0, [pc, #336]	@ (8001a3c <main+0x320>)
 80018ea:	f019 fdc3 	bl	801b474 <iprintf>

                          /* Set Host State to READY */
                          printf("\r\nStep 2: Setting Host State to READY...\r\n");
 80018ee:	4854      	ldr	r0, [pc, #336]	@ (8001a40 <main+0x324>)
 80018f0:	f019 fe30 	bl	801b554 <puts>
                          uint32_t ulState = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          lRet = xChannelHostState(hChannel, CIFX_HOST_STATE_READY, &ulState, 1000);
 80018fa:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 80018fe:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8001902:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001906:	2101      	movs	r1, #1
 8001908:	f012 f800 	bl	801390c <xChannelHostState>
 800190c:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
                          if(lRet == CIFX_NO_ERROR) {
 8001910:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001914:	2b00      	cmp	r3, #0
 8001916:	d106      	bne.n	8001926 <main+0x20a>
                              printf("  Host State set to READY (State: 0x%08X)\r\n", (unsigned int)ulState);
 8001918:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800191c:	4619      	mov	r1, r3
 800191e:	4849      	ldr	r0, [pc, #292]	@ (8001a44 <main+0x328>)
 8001920:	f019 fda8 	bl	801b474 <iprintf>
 8001924:	e005      	b.n	8001932 <main+0x216>
                          } else {
                              printf("ERROR: xChannelHostState failed: 0x%08X\r\n", (unsigned int)lRet);
 8001926:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800192a:	4619      	mov	r1, r3
 800192c:	4846      	ldr	r0, [pc, #280]	@ (8001a48 <main+0x32c>)
 800192e:	f019 fda1 	bl	801b474 <iprintf>
                          }
                      }

                      if(lRet == CIFX_NO_ERROR)
 8001932:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001936:	2b00      	cmp	r3, #0
 8001938:	d122      	bne.n	8001980 <main+0x264>
                      {
                          printf("\r\nStep 3: Calling Protocol_StartConfiguration...\r\n");
 800193a:	4844      	ldr	r0, [pc, #272]	@ (8001a4c <main+0x330>)
 800193c:	f019 fe0a 	bl	801b554 <puts>

                          /* Protocol Start Configuration (includes Pkt_Init and RegisterIndicationHandler) */
                          if(g_tAppData.aptChannels[0]->tProtocol.pfStartChannelConfiguration != NULL)
 8001940:	4b35      	ldr	r3, [pc, #212]	@ (8001a18 <main+0x2fc>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f8d3 36e4 	ldr.w	r3, [r3, #1764]	@ 0x6e4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d013      	beq.n	8001974 <main+0x258>
                          {
                              lRet = g_tAppData.aptChannels[0]->tProtocol.pfStartChannelConfiguration(&g_tAppData);
 800194c:	4b32      	ldr	r3, [pc, #200]	@ (8001a18 <main+0x2fc>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f8d3 36e4 	ldr.w	r3, [r3, #1764]	@ 0x6e4
 8001954:	4830      	ldr	r0, [pc, #192]	@ (8001a18 <main+0x2fc>)
 8001956:	4798      	blx	r3
 8001958:	4603      	mov	r3, r0
 800195a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                              if(lRet != CIFX_NO_ERROR)
 800195e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001962:	2b00      	cmp	r3, #0
 8001964:	d00c      	beq.n	8001980 <main+0x264>
                              {
                                  printf("ERROR: Protocol_StartConfiguration failed: 0x%08X\r\n", (unsigned int)lRet);
 8001966:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800196a:	4619      	mov	r1, r3
 800196c:	4838      	ldr	r0, [pc, #224]	@ (8001a50 <main+0x334>)
 800196e:	f019 fd81 	bl	801b474 <iprintf>
 8001972:	e005      	b.n	8001980 <main+0x264>
                              }
                          }
                          else
                          {
                              printf("ERROR: pfStartChannelConfiguration is NULL!\r\n");
 8001974:	4837      	ldr	r0, [pc, #220]	@ (8001a54 <main+0x338>)
 8001976:	f019 fded 	bl	801b554 <puts>
                              lRet = CIFX_DRV_INIT_ERROR;
 800197a:	4b29      	ldr	r3, [pc, #164]	@ (8001a20 <main+0x304>)
 800197c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                          }
                      }

                      if(lRet == CIFX_NO_ERROR)
 8001980:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001984:	2b00      	cmp	r3, #0
 8001986:	d17f      	bne.n	8001a88 <main+0x36c>
                      {
                          printf("  [OK] Protocol_StartConfiguration completed\r\n");
 8001988:	4833      	ldr	r0, [pc, #204]	@ (8001a58 <main+0x33c>)
 800198a:	f019 fde3 	bl	801b554 <puts>
                          printf("    - Pkt_Init() done\r\n");
 800198e:	4833      	ldr	r0, [pc, #204]	@ (8001a5c <main+0x340>)
 8001990:	f019 fde0 	bl	801b554 <puts>
                          printf("    - Pkt_RegisterIndicationHandler() done\r\n");
 8001994:	4832      	ldr	r0, [pc, #200]	@ (8001a60 <main+0x344>)
 8001996:	f019 fddd 	bl	801b554 <puts>
                          printf("    - Application registered (if DNS_HOST_APP_REGISTRATION defined)\r\n");
 800199a:	4832      	ldr	r0, [pc, #200]	@ (8001a64 <main+0x348>)
 800199c:	f019 fdda 	bl	801b554 <puts>
                          printf("    - Stack configuration (SetConfig, ChannelInit, StartComm) done\r\n");
 80019a0:	4831      	ldr	r0, [pc, #196]	@ (8001a68 <main+0x34c>)
 80019a2:	f019 fdd7 	bl	801b554 <puts>

                          /* Initialize VAT Parameter Manager */
                          printf("\r\nStep 4: Initializing VAT Parameters...\r\n");
 80019a6:	4831      	ldr	r0, [pc, #196]	@ (8001a6c <main+0x350>)
 80019a8:	f019 fdd4 	bl	801b554 <puts>
                          VAT_Param_Init(&g_tParamManager);
 80019ac:	4830      	ldr	r0, [pc, #192]	@ (8001a70 <main+0x354>)
 80019ae:	f009 fbdf 	bl	800b170 <VAT_Param_Init>
                          printf("  VAT Parameter Manager initialized (%d parameters)\r\n",
                                 g_tParamManager.param_count);
 80019b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a70 <main+0x354>)
 80019b4:	f503 43c0 	add.w	r3, r3, #24576	@ 0x6000
 80019b8:	f893 348c 	ldrb.w	r3, [r3, #1164]	@ 0x48c
                          printf("  VAT Parameter Manager initialized (%d parameters)\r\n",
 80019bc:	4619      	mov	r1, r3
 80019be:	482d      	ldr	r0, [pc, #180]	@ (8001a74 <main+0x358>)
 80019c0:	f019 fd58 	bl	801b474 <iprintf>

                          printf("\r\n========================================\r\n");
 80019c4:	482c      	ldr	r0, [pc, #176]	@ (8001a78 <main+0x35c>)
 80019c6:	f019 fdc5 	bl	801b554 <puts>
                          printf("DeviceNet Stack initialized successfully!\r\n");
 80019ca:	482c      	ldr	r0, [pc, #176]	@ (8001a7c <main+0x360>)
 80019cc:	f019 fdc2 	bl	801b554 <puts>
                          printf("Waiting for Explicit Messages from master...\r\n");
 80019d0:	482b      	ldr	r0, [pc, #172]	@ (8001a80 <main+0x364>)
 80019d2:	f019 fdbf 	bl	801b554 <puts>
                          printf("\r\nNOTE: CIP Service Indications will be logged below\r\n");
 80019d6:	482b      	ldr	r0, [pc, #172]	@ (8001a84 <main+0x368>)
 80019d8:	f019 fdbc 	bl	801b554 <puts>
                          printf("========================================\r\n\r\n");
 80019dc:	4809      	ldr	r0, [pc, #36]	@ (8001a04 <main+0x2e8>)
 80019de:	f019 fdb9 	bl	801b554 <puts>

                          /* ⭐ Print stack status for debugging Explicit messaging */
                          PrintDeviceNetStatus(&g_tAppData);
 80019e2:	480d      	ldr	r0, [pc, #52]	@ (8001a18 <main+0x2fc>)
 80019e4:	f7ff fb3a 	bl	800105c <PrintDeviceNetStatus>
 80019e8:	e060      	b.n	8001aac <main+0x390>
 80019ea:	bf00      	nop
 80019ec:	20000350 	.word	0x20000350
 80019f0:	0801e2f8 	.word	0x0801e2f8
 80019f4:	0801d9d8 	.word	0x0801d9d8
 80019f8:	0801e2fc 	.word	0x0801e2fc
 80019fc:	0801e324 	.word	0x0801e324
 8001a00:	0801e340 	.word	0x0801e340
 8001a04:	0801dd74 	.word	0x0801dd74
 8001a08:	20000001 	.word	0x20000001
 8001a0c:	0801d6bc 	.word	0x0801d6bc
 8001a10:	0801d6f4 	.word	0x0801d6f4
 8001a14:	0801e354 	.word	0x0801e354
 8001a18:	2000058c 	.word	0x2000058c
 8001a1c:	0801e378 	.word	0x0801e378
 8001a20:	800b0031 	.word	0x800b0031
 8001a24:	20000030 	.word	0x20000030
 8001a28:	0801e3a8 	.word	0x0801e3a8
 8001a2c:	10624dd3 	.word	0x10624dd3
 8001a30:	0801e3d8 	.word	0x0801e3d8
 8001a34:	0801e3f8 	.word	0x0801e3f8
 8001a38:	800c0011 	.word	0x800c0011
 8001a3c:	0801e418 	.word	0x0801e418
 8001a40:	0801e440 	.word	0x0801e440
 8001a44:	0801e46c 	.word	0x0801e46c
 8001a48:	0801e498 	.word	0x0801e498
 8001a4c:	0801e4c4 	.word	0x0801e4c4
 8001a50:	0801e4f8 	.word	0x0801e4f8
 8001a54:	0801e52c 	.word	0x0801e52c
 8001a58:	0801e55c 	.word	0x0801e55c
 8001a5c:	0801e58c 	.word	0x0801e58c
 8001a60:	0801e5a4 	.word	0x0801e5a4
 8001a64:	0801e5d0 	.word	0x0801e5d0
 8001a68:	0801e618 	.word	0x0801e618
 8001a6c:	0801e65c 	.word	0x0801e65c
 8001a70:	2000064c 	.word	0x2000064c
 8001a74:	0801e688 	.word	0x0801e688
 8001a78:	0801dec8 	.word	0x0801dec8
 8001a7c:	0801e6c0 	.word	0x0801e6c0
 8001a80:	0801e6ec 	.word	0x0801e6ec
 8001a84:	0801e71c 	.word	0x0801e71c
                      }
                      else
                      {
                          printf("Step 1: ❌ AppDNS_ConfigureStack() FAILED\r\n");
 8001a88:	484a      	ldr	r0, [pc, #296]	@ (8001bb4 <main+0x498>)
 8001a8a:	f019 fd63 	bl	801b554 <puts>
                          printf("  Error Code: 0x%08X\r\n", (unsigned int)lRet);
 8001a8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001a92:	4619      	mov	r1, r3
 8001a94:	4848      	ldr	r0, [pc, #288]	@ (8001bb8 <main+0x49c>)
 8001a96:	f019 fced 	bl	801b474 <iprintf>
                          printf("\r\nDeviceNet Stack initialization failed!\r\n");
 8001a9a:	4848      	ldr	r0, [pc, #288]	@ (8001bbc <main+0x4a0>)
 8001a9c:	f019 fd5a 	bl	801b554 <puts>
                          printf("Master scan will NOT detect this slave.\r\n");
 8001aa0:	4847      	ldr	r0, [pc, #284]	@ (8001bc0 <main+0x4a4>)
 8001aa2:	f019 fd57 	bl	801b554 <puts>
                          printf("========================================\r\n\r\n");
 8001aa6:	4847      	ldr	r0, [pc, #284]	@ (8001bc4 <main+0x4a8>)
 8001aa8:	f019 fd54 	bl	801b554 <puts>
                      }
                  }
                  /* ========== DeviceNet 스택 초기화 끝 ========== */

                  /* Continue with testing if initialization succeeded */
                  if(lRet == CIFX_NO_ERROR)
 8001aac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d14c      	bne.n	8001b4e <main+0x432>
                  {
                      /* 디바이스 정보 출력 */
                      PrintDeviceInformation(hDriver, hChannel);
 8001ab4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ab8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001abc:	4611      	mov	r1, r2
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff fbc6 	bl	8001250 <PrintDeviceInformation>

                      /* ========== Main Communication Loop ========== */
                      printf("\r\n========================================\r\n");
 8001ac4:	4840      	ldr	r0, [pc, #256]	@ (8001bc8 <main+0x4ac>)
 8001ac6:	f019 fd45 	bl	801b554 <puts>
                      printf(" Entering Main Communication Loop\r\n");
 8001aca:	4840      	ldr	r0, [pc, #256]	@ (8001bcc <main+0x4b0>)
 8001acc:	f019 fd42 	bl	801b554 <puts>
                      printf(" - Processing Explicit Messages\r\n");
 8001ad0:	483f      	ldr	r0, [pc, #252]	@ (8001bd0 <main+0x4b4>)
 8001ad2:	f019 fd3f 	bl	801b554 <puts>
                      printf(" - Handling IO Data\r\n");
 8001ad6:	483f      	ldr	r0, [pc, #252]	@ (8001bd4 <main+0x4b8>)
 8001ad8:	f019 fd3c 	bl	801b554 <puts>
                      printf(" Press RESET to stop\r\n");
 8001adc:	483e      	ldr	r0, [pc, #248]	@ (8001bd8 <main+0x4bc>)
 8001ade:	f019 fd39 	bl	801b554 <puts>
                      printf("========================================\r\n\r\n");
 8001ae2:	4838      	ldr	r0, [pc, #224]	@ (8001bc4 <main+0x4a8>)
 8001ae4:	f019 fd36 	bl	801b554 <puts>

                      uint32_t loop_count = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
                      while(1)
                      {
                          /* Process incoming packets (Explicit Messages) - CRITICAL! */
                          lRet = App_AllChannels_PacketHandler(&g_tAppData);
 8001aee:	483b      	ldr	r0, [pc, #236]	@ (8001bdc <main+0x4c0>)
 8001af0:	f008 fbdb 	bl	800a2aa <App_AllChannels_PacketHandler>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                          if(lRet != CIFX_NO_ERROR)
 8001afa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d005      	beq.n	8001b0e <main+0x3f2>
                          {
                              printf("ERROR: PacketHandler failed: 0x%08X\r\n", (unsigned int)lRet);
 8001b02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001b06:	4619      	mov	r1, r3
 8001b08:	4835      	ldr	r0, [pc, #212]	@ (8001be0 <main+0x4c4>)
 8001b0a:	f019 fcb3 	bl	801b474 <iprintf>

                          /* TODO: Process IO Data here if needed */
                          /* For now, just focus on Explicit Messages */

                          /* Periodic status output every 10 seconds */
                          if((loop_count % 1000) == 0)
 8001b0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001b12:	4b34      	ldr	r3, [pc, #208]	@ (8001be4 <main+0x4c8>)
 8001b14:	fba3 1302 	umull	r1, r3, r3, r2
 8001b18:	099b      	lsrs	r3, r3, #6
 8001b1a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b1e:	fb01 f303 	mul.w	r3, r1, r3
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d109      	bne.n	8001b3c <main+0x420>
                          {
                              printf("[%lu] Communication active, waiting for Explicit Messages...\r\n",
 8001b28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b2c:	4a2e      	ldr	r2, [pc, #184]	@ (8001be8 <main+0x4cc>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	095b      	lsrs	r3, r3, #5
 8001b34:	4619      	mov	r1, r3
 8001b36:	482d      	ldr	r0, [pc, #180]	@ (8001bec <main+0x4d0>)
 8001b38:	f019 fc9c 	bl	801b474 <iprintf>
                                     loop_count / 100);
                          }

                          HAL_Delay(10);  /* 10ms cycle time */
 8001b3c:	200a      	movs	r0, #10
 8001b3e:	f001 f8c1 	bl	8002cc4 <HAL_Delay>
                          loop_count++;
 8001b42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b46:	3301      	adds	r3, #1
 8001b48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
                          lRet = App_AllChannels_PacketHandler(&g_tAppData);
 8001b4c:	e7cf      	b.n	8001aee <main+0x3d2>
                      }
                  }
                  else
                  {
                      printf("\r\n*** Skipping communication loop due to initialization failure ***\r\n");
 8001b4e:	4828      	ldr	r0, [pc, #160]	@ (8001bf0 <main+0x4d4>)
 8001b50:	f019 fd00 	bl	801b554 <puts>
                  }

                  /* ✅ 수정: 채널은 닫지 않고 유지 - 계속 통신 가능하도록 */
                  printf("\r\n*** VAT Test completed - keeping channel open for continuous operation ***\r\n");
 8001b54:	4827      	ldr	r0, [pc, #156]	@ (8001bf4 <main+0x4d8>)
 8001b56:	f019 fcfd 	bl	801b554 <puts>
 8001b5a:	e00c      	b.n	8001b76 <main+0x45a>
                  // xChannelClose(hChannel);  /* 주석 처리: 통신 유지 */
              }
              else
              {
                  printf("ERROR: xChannelOpen failed: 0x%08X\r\n", (unsigned int)lRet);
 8001b5c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001b60:	4619      	mov	r1, r3
 8001b62:	4825      	ldr	r0, [pc, #148]	@ (8001bf8 <main+0x4dc>)
 8001b64:	f019 fc86 	bl	801b474 <iprintf>
 8001b68:	e005      	b.n	8001b76 <main+0x45a>
              /* ✅ 수정: 드라이버도 닫지 않고 유지 - 계속 통신 가능하도록 */
              // xDriverClose(hDriver);  /* 주석 처리: 통신 유지 */
          }
          else
          {
              printf("ERROR: xDriverOpen failed: 0x%08X\r\n", (unsigned int)lRet);
 8001b6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4822      	ldr	r0, [pc, #136]	@ (8001bfc <main+0x4e0>)
 8001b72:	f019 fc7f 	bl	801b474 <iprintf>
          }

          /* ✅ 수정: 통계 출력만 수행하고 채널은 유지 */
          printf("\r\n========================================\r\n");
 8001b76:	4814      	ldr	r0, [pc, #80]	@ (8001bc8 <main+0x4ac>)
 8001b78:	f019 fcec 	bl	801b554 <puts>
          printf(" VAT Test Statistics\r\n");
 8001b7c:	4820      	ldr	r0, [pc, #128]	@ (8001c00 <main+0x4e4>)
 8001b7e:	f019 fce9 	bl	801b554 <puts>
          printf("========================================\r\n");
 8001b82:	4820      	ldr	r0, [pc, #128]	@ (8001c04 <main+0x4e8>)
 8001b84:	f019 fce6 	bl	801b554 <puts>
          VAT_Test_PrintStats(&g_tVatContext);
 8001b88:	481f      	ldr	r0, [pc, #124]	@ (8001c08 <main+0x4ec>)
 8001b8a:	f00a fe99 	bl	800c8c0 <VAT_Test_PrintStats>
          printf("Communication channel remains active.\r\n");
 8001b8e:	481f      	ldr	r0, [pc, #124]	@ (8001c0c <main+0x4f0>)
 8001b90:	f019 fce0 	bl	801b554 <puts>
          printf("========================================\r\n\r\n");
 8001b94:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <main+0x4a8>)
 8001b96:	f019 fcdd 	bl	801b554 <puts>
 8001b9a:	e007      	b.n	8001bac <main+0x490>
          // VAT_Test_Deinit(&g_tVatContext);  /* 주석 처리: 통신 유지 */
      }
      else
      {
          /* 기존 App_CifXApplicationDemo 실행 */
          printf("Running original App_CifXApplicationDemo...\r\n");
 8001b9c:	481c      	ldr	r0, [pc, #112]	@ (8001c10 <main+0x4f4>)
 8001b9e:	f019 fcd9 	bl	801b554 <puts>
          lRet = App_CifXApplicationDemo("cifX0");
 8001ba2:	481c      	ldr	r0, [pc, #112]	@ (8001c14 <main+0x4f8>)
 8001ba4:	f008 fbea 	bl	800a37c <App_CifXApplicationDemo>
 8001ba8:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001bac:	f00d fda6 	bl	800f6fc <MX_USB_HOST_Process>
 8001bb0:	e7fc      	b.n	8001bac <main+0x490>
 8001bb2:	bf00      	nop
 8001bb4:	0801e754 	.word	0x0801e754
 8001bb8:	0801e780 	.word	0x0801e780
 8001bbc:	0801e798 	.word	0x0801e798
 8001bc0:	0801e7c4 	.word	0x0801e7c4
 8001bc4:	0801dd74 	.word	0x0801dd74
 8001bc8:	0801dec8 	.word	0x0801dec8
 8001bcc:	0801e7f0 	.word	0x0801e7f0
 8001bd0:	0801e814 	.word	0x0801e814
 8001bd4:	0801e838 	.word	0x0801e838
 8001bd8:	0801e850 	.word	0x0801e850
 8001bdc:	2000058c 	.word	0x2000058c
 8001be0:	0801e868 	.word	0x0801e868
 8001be4:	10624dd3 	.word	0x10624dd3
 8001be8:	51eb851f 	.word	0x51eb851f
 8001bec:	0801e890 	.word	0x0801e890
 8001bf0:	0801e8d0 	.word	0x0801e8d0
 8001bf4:	0801e918 	.word	0x0801e918
 8001bf8:	0801e968 	.word	0x0801e968
 8001bfc:	0801e990 	.word	0x0801e990
 8001c00:	0801e9b4 	.word	0x0801e9b4
 8001c04:	0801d9d8 	.word	0x0801d9d8
 8001c08:	20000474 	.word	0x20000474
 8001c0c:	0801e9cc 	.word	0x0801e9cc
 8001c10:	0801e9f4 	.word	0x0801e9f4
 8001c14:	0801d6bc 	.word	0x0801d6bc

08001c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b094      	sub	sp, #80	@ 0x50
 8001c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c1e:	f107 0320 	add.w	r3, r7, #32
 8001c22:	2230      	movs	r2, #48	@ 0x30
 8001c24:	2100      	movs	r1, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f019 fdbe 	bl	801b7a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	4b28      	ldr	r3, [pc, #160]	@ (8001ce4 <SystemClock_Config+0xcc>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	4a27      	ldr	r2, [pc, #156]	@ (8001ce4 <SystemClock_Config+0xcc>)
 8001c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4c:	4b25      	ldr	r3, [pc, #148]	@ (8001ce4 <SystemClock_Config+0xcc>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c58:	2300      	movs	r3, #0
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ce8 <SystemClock_Config+0xd0>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c64:	4a20      	ldr	r2, [pc, #128]	@ (8001ce8 <SystemClock_Config+0xd0>)
 8001c66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <SystemClock_Config+0xd0>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c82:	2302      	movs	r3, #2
 8001c84:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c86:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001c90:	2348      	movs	r3, #72	@ 0x48
 8001c92:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c94:	2302      	movs	r3, #2
 8001c96:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c9c:	f107 0320 	add.w	r3, r7, #32
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f003 ffd5 	bl	8005c50 <HAL_RCC_OscConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001cac:	f000 fc84 	bl	80025b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb0:	230f      	movs	r3, #15
 8001cb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cc6:	f107 030c 	add.w	r3, r7, #12
 8001cca:	2102      	movs	r1, #2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f004 fa37 	bl	8006140 <HAL_RCC_ClockConfig>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001cd8:	f000 fc6e 	bl	80025b8 <Error_Handler>
  }
}
 8001cdc:	bf00      	nop
 8001cde:	3750      	adds	r7, #80	@ 0x50
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40007000 	.word	0x40007000

08001cec <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001cf0:	4b17      	ldr	r3, [pc, #92]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001cf2:	4a18      	ldr	r2, [pc, #96]	@ (8001d54 <MX_SPI4_Init+0x68>)
 8001cf4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001cf6:	4b16      	ldr	r3, [pc, #88]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001cf8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cfc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001cfe:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d04:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001d0a:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d0c:	2202      	movs	r2, #2
 8001d0e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d1c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d20:	2210      	movs	r2, #16
 8001d22:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d24:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d2a:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d30:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001d36:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d38:	220a      	movs	r2, #10
 8001d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001d3c:	4804      	ldr	r0, [pc, #16]	@ (8001d50 <MX_SPI4_Init+0x64>)
 8001d3e:	f004 fc51 	bl	80065e4 <HAL_SPI_Init>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001d48:	f000 fc36 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000268 	.word	0x20000268
 8001d54:	40013400 	.word	0x40013400

08001d58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5e:	f107 0308 	add.w	r3, r7, #8
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d74:	4b1e      	ldr	r3, [pc, #120]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <MX_TIM1_Init+0x9c>)
 8001d78:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d80:	4b1b      	ldr	r3, [pc, #108]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d86:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d8c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8e:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d94:	4b16      	ldr	r3, [pc, #88]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d9a:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001da0:	4813      	ldr	r0, [pc, #76]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001da2:	f005 fb37 	bl	8007414 <HAL_TIM_Base_Init>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001dac:	f000 fc04 	bl	80025b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001db0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	4619      	mov	r1, r3
 8001dbc:	480c      	ldr	r0, [pc, #48]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001dbe:	f005 fcd9 	bl	8007774 <HAL_TIM_ConfigClockSource>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001dc8:	f000 fbf6 	bl	80025b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4805      	ldr	r0, [pc, #20]	@ (8001df0 <MX_TIM1_Init+0x98>)
 8001dda:	f005 fefb 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001de4:	f000 fbe8 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	200002c0 	.word	0x200002c0
 8001df4:	40010000 	.word	0x40010000

08001df8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dfe:	f107 0308 	add.w	r3, r7, #8
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e0c:	463b      	mov	r3, r7
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e14:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e16:	4a1e      	ldr	r2, [pc, #120]	@ (8001e90 <MX_TIM3_Init+0x98>)
 8001e18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e1c:	22c7      	movs	r2, #199	@ 0xc7
 8001e1e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e20:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001e26:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e28:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e2e:	4b17      	ldr	r3, [pc, #92]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e34:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e3a:	4814      	ldr	r0, [pc, #80]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e3c:	f005 faea 	bl	8007414 <HAL_TIM_Base_Init>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001e46:	f000 fbb7 	bl	80025b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e50:	f107 0308 	add.w	r3, r7, #8
 8001e54:	4619      	mov	r1, r3
 8001e56:	480d      	ldr	r0, [pc, #52]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e58:	f005 fc8c 	bl	8007774 <HAL_TIM_ConfigClockSource>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001e62:	f000 fba9 	bl	80025b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e66:	2300      	movs	r3, #0
 8001e68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e6e:	463b      	mov	r3, r7
 8001e70:	4619      	mov	r1, r3
 8001e72:	4806      	ldr	r0, [pc, #24]	@ (8001e8c <MX_TIM3_Init+0x94>)
 8001e74:	f005 feae 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001e7e:	f000 fb9b 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e82:	bf00      	nop
 8001e84:	3718      	adds	r7, #24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000308 	.word	0x20000308
 8001e90:	40000400 	.word	0x40000400

08001e94 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001e98:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001e9a:	4a12      	ldr	r2, [pc, #72]	@ (8001ee4 <MX_UART5_Init+0x50>)
 8001e9c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001ea0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ea4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001eb8:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001eba:	220c      	movs	r2, #12
 8001ebc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ebe:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001eca:	4805      	ldr	r0, [pc, #20]	@ (8001ee0 <MX_UART5_Init+0x4c>)
 8001ecc:	f005 ff12 	bl	8007cf4 <HAL_UART_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001ed6:	f000 fb6f 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000350 	.word	0x20000350
 8001ee4:	40005000 	.word	0x40005000

08001ee8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001eec:	4b11      	ldr	r3, [pc, #68]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001eee:	4a12      	ldr	r2, [pc, #72]	@ (8001f38 <MX_USART1_UART_Init+0x50>)
 8001ef0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ef2:	4b10      	ldr	r3, [pc, #64]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001ef4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ef8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001efa:	4b0e      	ldr	r3, [pc, #56]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f00:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f06:	4b0b      	ldr	r3, [pc, #44]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f0c:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001f0e:	220c      	movs	r2, #12
 8001f10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f12:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f1e:	4805      	ldr	r0, [pc, #20]	@ (8001f34 <MX_USART1_UART_Init+0x4c>)
 8001f20:	f005 fee8 	bl	8007cf4 <HAL_UART_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f2a:	f000 fb45 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000398 	.word	0x20000398
 8001f38:	40011000 	.word	0x40011000

08001f3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08e      	sub	sp, #56	@ 0x38
 8001f40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	60da      	str	r2, [r3, #12]
 8001f50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	623b      	str	r3, [r7, #32]
 8001f56:	4bb2      	ldr	r3, [pc, #712]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	4ab1      	ldr	r2, [pc, #708]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f5c:	f043 0310 	orr.w	r3, r3, #16
 8001f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f62:	4baf      	ldr	r3, [pc, #700]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	623b      	str	r3, [r7, #32]
 8001f6c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	4bab      	ldr	r3, [pc, #684]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4aaa      	ldr	r2, [pc, #680]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f78:	f043 0304 	orr.w	r3, r3, #4
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4ba8      	ldr	r3, [pc, #672]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0304 	and.w	r3, r3, #4
 8001f86:	61fb      	str	r3, [r7, #28]
 8001f88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
 8001f8e:	4ba4      	ldr	r3, [pc, #656]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4aa3      	ldr	r2, [pc, #652]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f94:	f043 0320 	orr.w	r3, r3, #32
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4ba1      	ldr	r3, [pc, #644]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0320 	and.w	r3, r3, #32
 8001fa2:	61bb      	str	r3, [r7, #24]
 8001fa4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	4b9d      	ldr	r3, [pc, #628]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a9c      	ldr	r2, [pc, #624]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b9a      	ldr	r3, [pc, #616]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	4b96      	ldr	r3, [pc, #600]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a95      	ldr	r2, [pc, #596]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b93      	ldr	r3, [pc, #588]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b8f      	ldr	r3, [pc, #572]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	4a8e      	ldr	r2, [pc, #568]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fee:	4b8c      	ldr	r3, [pc, #560]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	4b88      	ldr	r3, [pc, #544]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a87      	ldr	r2, [pc, #540]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8002004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b85      	ldr	r3, [pc, #532]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	4b81      	ldr	r3, [pc, #516]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a80      	ldr	r2, [pc, #512]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b7e      	ldr	r3, [pc, #504]	@ (8002220 <MX_GPIO_Init+0x2e4>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8002032:	2200      	movs	r2, #0
 8002034:	2116      	movs	r1, #22
 8002036:	487b      	ldr	r0, [pc, #492]	@ (8002224 <MX_GPIO_Init+0x2e8>)
 8002038:	f001 fcbc 	bl	80039b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI5_CS_Pin|GPIO_PIN_6|ACP_RST_Pin, GPIO_PIN_RESET);
 800203c:	2200      	movs	r2, #0
 800203e:	21e0      	movs	r1, #224	@ 0xe0
 8002040:	4879      	ldr	r0, [pc, #484]	@ (8002228 <MX_GPIO_Init+0x2ec>)
 8002042:	f001 fcb7 	bl	80039b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800204c:	4877      	ldr	r0, [pc, #476]	@ (800222c <MX_GPIO_Init+0x2f0>)
 800204e:	f001 fcb1 	bl	80039b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8002052:	2200      	movs	r2, #0
 8002054:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002058:	4875      	ldr	r0, [pc, #468]	@ (8002230 <MX_GPIO_Init+0x2f4>)
 800205a:	f001 fcab 	bl	80039b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800205e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206c:	2303      	movs	r3, #3
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002070:	230c      	movs	r3, #12
 8002072:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002074:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002078:	4619      	mov	r1, r3
 800207a:	486e      	ldr	r0, [pc, #440]	@ (8002234 <MX_GPIO_Init+0x2f8>)
 800207c:	f001 faee 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002080:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002084:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002092:	2305      	movs	r3, #5
 8002094:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002096:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800209a:	4619      	mov	r1, r3
 800209c:	4865      	ldr	r0, [pc, #404]	@ (8002234 <MX_GPIO_Init+0x2f8>)
 800209e:	f001 fadd 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 80020a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020b4:	230e      	movs	r3, #14
 80020b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80020b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020bc:	4619      	mov	r1, r3
 80020be:	485d      	ldr	r0, [pc, #372]	@ (8002234 <MX_GPIO_Init+0x2f8>)
 80020c0:	f001 facc 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80020c4:	2301      	movs	r3, #1
 80020c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c8:	2302      	movs	r3, #2
 80020ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d0:	2303      	movs	r3, #3
 80020d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020d4:	230c      	movs	r3, #12
 80020d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80020d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020dc:	4619      	mov	r1, r3
 80020de:	4851      	ldr	r0, [pc, #324]	@ (8002224 <MX_GPIO_Init+0x2e8>)
 80020e0:	f001 fabc 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80020e4:	2316      	movs	r3, #22
 80020e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e8:	2301      	movs	r3, #1
 80020ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020f8:	4619      	mov	r1, r3
 80020fa:	484a      	ldr	r0, [pc, #296]	@ (8002224 <MX_GPIO_Init+0x2e8>)
 80020fc:	f001 faae 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8002100:	f248 0307 	movw	r3, #32775	@ 0x8007
 8002104:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002106:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800210a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002114:	4619      	mov	r1, r3
 8002116:	4844      	ldr	r0, [pc, #272]	@ (8002228 <MX_GPIO_Init+0x2ec>)
 8002118:	f001 faa0 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin R4_Pin R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|R4_Pin|R5_Pin;
 800211c:	f641 0318 	movw	r3, #6168	@ 0x1818
 8002120:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212a:	2300      	movs	r3, #0
 800212c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800212e:	230e      	movs	r3, #14
 8002130:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002136:	4619      	mov	r1, r3
 8002138:	483b      	ldr	r0, [pc, #236]	@ (8002228 <MX_GPIO_Init+0x2ec>)
 800213a:	f001 fa8f 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_CS_Pin PA6 ACP_RST_Pin */
  GPIO_InitStruct.Pin = SPI5_CS_Pin|GPIO_PIN_6|ACP_RST_Pin;
 800213e:	23e0      	movs	r3, #224	@ 0xe0
 8002140:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002142:	2301      	movs	r3, #1
 8002144:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002146:	2300      	movs	r3, #0
 8002148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214a:	2300      	movs	r3, #0
 800214c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002152:	4619      	mov	r1, r3
 8002154:	4834      	ldr	r0, [pc, #208]	@ (8002228 <MX_GPIO_Init+0x2ec>)
 8002156:	f001 fa81 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800215a:	2320      	movs	r3, #32
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800215e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002162:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002164:	2300      	movs	r3, #0
 8002166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8002168:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800216c:	4619      	mov	r1, r3
 800216e:	482d      	ldr	r0, [pc, #180]	@ (8002224 <MX_GPIO_Init+0x2e8>)
 8002170:	f001 fa74 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002174:	2303      	movs	r3, #3
 8002176:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002178:	2302      	movs	r3, #2
 800217a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002180:	2300      	movs	r3, #0
 8002182:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002184:	2309      	movs	r3, #9
 8002186:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800218c:	4619      	mov	r1, r3
 800218e:	482a      	ldr	r0, [pc, #168]	@ (8002238 <MX_GPIO_Init+0x2fc>)
 8002190:	f001 fa64 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002194:	2304      	movs	r3, #4
 8002196:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002198:	2300      	movs	r3, #0
 800219a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80021a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021a4:	4619      	mov	r1, r3
 80021a6:	4824      	ldr	r0, [pc, #144]	@ (8002238 <MX_GPIO_Init+0x2fc>)
 80021a8:	f001 fa58 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80021ac:	f248 1333 	movw	r3, #33075	@ 0x8133
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ba:	2303      	movs	r3, #3
 80021bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021be:	230c      	movs	r3, #12
 80021c0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c6:	4619      	mov	r1, r3
 80021c8:	4819      	ldr	r0, [pc, #100]	@ (8002230 <MX_GPIO_Init+0x2f4>)
 80021ca:	f001 fa47 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80021ce:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d4:	2302      	movs	r3, #2
 80021d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021dc:	2303      	movs	r3, #3
 80021de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021e0:	230c      	movs	r3, #12
 80021e2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e8:	4619      	mov	r1, r3
 80021ea:	4814      	ldr	r0, [pc, #80]	@ (800223c <MX_GPIO_Init+0x300>)
 80021ec:	f001 fa36 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80021f0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80021f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fe:	2300      	movs	r3, #0
 8002200:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002202:	230e      	movs	r3, #14
 8002204:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800220a:	4619      	mov	r1, r3
 800220c:	480a      	ldr	r0, [pc, #40]	@ (8002238 <MX_GPIO_Init+0x2fc>)
 800220e:	f001 fa25 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002212:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002218:	2302      	movs	r3, #2
 800221a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800221c:	e010      	b.n	8002240 <MX_GPIO_Init+0x304>
 800221e:	bf00      	nop
 8002220:	40023800 	.word	0x40023800
 8002224:	40020800 	.word	0x40020800
 8002228:	40020000 	.word	0x40020000
 800222c:	40020c00 	.word	0x40020c00
 8002230:	40021800 	.word	0x40021800
 8002234:	40021400 	.word	0x40021400
 8002238:	40020400 	.word	0x40020400
 800223c:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002248:	230c      	movs	r3, #12
 800224a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800224c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002250:	4619      	mov	r1, r3
 8002252:	4853      	ldr	r0, [pc, #332]	@ (80023a0 <MX_GPIO_Init+0x464>)
 8002254:	f001 fa02 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002258:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800225e:	2300      	movs	r3, #0
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800226a:	4619      	mov	r1, r3
 800226c:	484c      	ldr	r0, [pc, #304]	@ (80023a0 <MX_GPIO_Init+0x464>)
 800226e:	f001 f9f5 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002272:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002276:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002278:	2301      	movs	r3, #1
 800227a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002284:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002288:	4619      	mov	r1, r3
 800228a:	4845      	ldr	r0, [pc, #276]	@ (80023a0 <MX_GPIO_Init+0x464>)
 800228c:	f001 f9e6 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002290:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002296:	2302      	movs	r3, #2
 8002298:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229e:	2300      	movs	r3, #0
 80022a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022a2:	230e      	movs	r3, #14
 80022a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022aa:	4619      	mov	r1, r3
 80022ac:	483d      	ldr	r0, [pc, #244]	@ (80023a4 <MX_GPIO_Init+0x468>)
 80022ae:	f001 f9d5 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80022b2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80022b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c0:	2300      	movs	r3, #0
 80022c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022c4:	230e      	movs	r3, #14
 80022c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4836      	ldr	r0, [pc, #216]	@ (80023a8 <MX_GPIO_Init+0x46c>)
 80022d0:	f001 f9c4 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80022d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022da:	2312      	movs	r3, #18
 80022dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022de:	2301      	movs	r3, #1
 80022e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	2300      	movs	r3, #0
 80022e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80022e6:	2304      	movs	r3, #4
 80022e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80022ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022ee:	4619      	mov	r1, r3
 80022f0:	482d      	ldr	r0, [pc, #180]	@ (80023a8 <MX_GPIO_Init+0x46c>)
 80022f2:	f001 f9b3 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80022f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022fc:	2312      	movs	r3, #18
 80022fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002300:	2301      	movs	r3, #1
 8002302:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002308:	2304      	movs	r3, #4
 800230a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002310:	4619      	mov	r1, r3
 8002312:	4826      	ldr	r0, [pc, #152]	@ (80023ac <MX_GPIO_Init+0x470>)
 8002314:	f001 f9a2 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002318:	2348      	movs	r3, #72	@ 0x48
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002324:	2300      	movs	r3, #0
 8002326:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002328:	230e      	movs	r3, #14
 800232a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002330:	4619      	mov	r1, r3
 8002332:	481b      	ldr	r0, [pc, #108]	@ (80023a0 <MX_GPIO_Init+0x464>)
 8002334:	f001 f992 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002338:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002346:	2300      	movs	r3, #0
 8002348:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800234a:	2309      	movs	r3, #9
 800234c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800234e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002352:	4619      	mov	r1, r3
 8002354:	4813      	ldr	r0, [pc, #76]	@ (80023a4 <MX_GPIO_Init+0x468>)
 8002356:	f001 f981 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800235a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002360:	2301      	movs	r3, #1
 8002362:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002368:	2300      	movs	r3, #0
 800236a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800236c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002370:	4619      	mov	r1, r3
 8002372:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <MX_GPIO_Init+0x468>)
 8002374:	f001 f972 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002378:	2360      	movs	r3, #96	@ 0x60
 800237a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002388:	230c      	movs	r3, #12
 800238a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002390:	4619      	mov	r1, r3
 8002392:	4807      	ldr	r0, [pc, #28]	@ (80023b0 <MX_GPIO_Init+0x474>)
 8002394:	f001 f962 	bl	800365c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002398:	bf00      	nop
 800239a:	3738      	adds	r7, #56	@ 0x38
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40020c00 	.word	0x40020c00
 80023a4:	40021800 	.word	0x40021800
 80023a8:	40020800 	.word	0x40020800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	40020400 	.word	0x40020400

080023b4 <HAL_UART_ErrorCallback>:
//  }
//}

// 에러 콜백
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08a      	sub	sp, #40	@ 0x28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  if (huart->Instance == UART5)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a3a      	ldr	r2, [pc, #232]	@ (80024ac <HAL_UART_ErrorCallback+0xf8>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d16d      	bne.n	80024a2 <HAL_UART_ErrorCallback+0xee>
  {
    // 에러 종류 확인 및 처리
    uint32_t error = HAL_UART_GetError(huart);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f006 f854 	bl	8008474 <HAL_UART_GetError>
 80023cc:	6278      	str	r0, [r7, #36]	@ 0x24
    
    HAL_UART_Transmit(&huart5, (uint8_t*)"UART Error Code: 0x", 19, HAL_MAX_DELAY);
 80023ce:	f04f 33ff 	mov.w	r3, #4294967295
 80023d2:	2213      	movs	r2, #19
 80023d4:	4936      	ldr	r1, [pc, #216]	@ (80024b0 <HAL_UART_ErrorCallback+0xfc>)
 80023d6:	4837      	ldr	r0, [pc, #220]	@ (80024b4 <HAL_UART_ErrorCallback+0x100>)
 80023d8:	f005 fcdc 	bl	8007d94 <HAL_UART_Transmit>
    
    // 에러 코드를 16진수로 출력
    char errorStr[9];
    sprintf(errorStr, "%08X", (unsigned int)error);
 80023dc:	f107 0318 	add.w	r3, r7, #24
 80023e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e2:	4935      	ldr	r1, [pc, #212]	@ (80024b8 <HAL_UART_ErrorCallback+0x104>)
 80023e4:	4618      	mov	r0, r3
 80023e6:	f019 f8bd 	bl	801b564 <siprintf>
    HAL_UART_Transmit(&huart5, (uint8_t*)errorStr, 8, HAL_MAX_DELAY);
 80023ea:	f107 0118 	add.w	r1, r7, #24
 80023ee:	f04f 33ff 	mov.w	r3, #4294967295
 80023f2:	2208      	movs	r2, #8
 80023f4:	482f      	ldr	r0, [pc, #188]	@ (80024b4 <HAL_UART_ErrorCallback+0x100>)
 80023f6:	f005 fccd 	bl	8007d94 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart5, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 80023fa:	f04f 33ff 	mov.w	r3, #4294967295
 80023fe:	2202      	movs	r2, #2
 8002400:	492e      	ldr	r1, [pc, #184]	@ (80024bc <HAL_UART_ErrorCallback+0x108>)
 8002402:	482c      	ldr	r0, [pc, #176]	@ (80024b4 <HAL_UART_ErrorCallback+0x100>)
 8002404:	f005 fcc6 	bl	8007d94 <HAL_UART_Transmit>
    
    // UART 상태 재설정 및 수신 재시작
    if(__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) {
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	2b08      	cmp	r3, #8
 8002414:	d10a      	bne.n	800242c <HAL_UART_ErrorCallback+0x78>
        __HAL_UART_CLEAR_OREFLAG(huart);
 8002416:	2300      	movs	r3, #0
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	617b      	str	r3, [r7, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	697b      	ldr	r3, [r7, #20]
    }
    if(__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) {
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b04      	cmp	r3, #4
 8002438:	d10a      	bne.n	8002450 <HAL_UART_ErrorCallback+0x9c>
        __HAL_UART_CLEAR_NEFLAG(huart);
 800243a:	2300      	movs	r3, #0
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	693b      	ldr	r3, [r7, #16]
    }
    if(__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) {
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b02      	cmp	r3, #2
 800245c:	d10a      	bne.n	8002474 <HAL_UART_ErrorCallback+0xc0>
        __HAL_UART_CLEAR_FEFLAG(huart);
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	68fb      	ldr	r3, [r7, #12]
    }
    if(__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) {
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b01      	cmp	r3, #1
 8002480:	d10a      	bne.n	8002498 <HAL_UART_ErrorCallback+0xe4>
        __HAL_UART_CLEAR_PEFLAG(huart);
 8002482:	2300      	movs	r3, #0
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	60bb      	str	r3, [r7, #8]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	68bb      	ldr	r3, [r7, #8]
    }
    
    // UART 수신 재시작
    HAL_UART_Receive_IT(huart, &rx_temp, 1);
 8002498:	2201      	movs	r2, #1
 800249a:	4909      	ldr	r1, [pc, #36]	@ (80024c0 <HAL_UART_ErrorCallback+0x10c>)
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f005 fd04 	bl	8007eaa <HAL_UART_Receive_IT>
  }
}
 80024a2:	bf00      	nop
 80024a4:	3728      	adds	r7, #40	@ 0x28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40005000 	.word	0x40005000
 80024b0:	0801ea24 	.word	0x0801ea24
 80024b4:	20000350 	.word	0x20000350
 80024b8:	0801ea38 	.word	0x0801ea38
 80024bc:	0801ea40 	.word	0x0801ea40
 80024c0:	20000470 	.word	0x20000470

080024c4 <UART_Ring_Init>:




void UART_Ring_Init(UART_HandleTypeDef *huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
    huart_ring = huart;
 80024cc:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <UART_Ring_Init+0x34>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6013      	str	r3, [r2, #0]
    rx_ring.head = 0;
 80024d2:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <UART_Ring_Init+0x38>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    rx_ring.tail = 0;
 80024da:	4b08      	ldr	r3, [pc, #32]	@ (80024fc <UART_Ring_Init+0x38>)
 80024dc:	2200      	movs	r2, #0
 80024de:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82

    // 첫 1바이트 수신 시작
    HAL_UART_Receive_IT(huart_ring, &rx_temp, 1);
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <UART_Ring_Init+0x34>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2201      	movs	r2, #1
 80024e8:	4905      	ldr	r1, [pc, #20]	@ (8002500 <UART_Ring_Init+0x3c>)
 80024ea:	4618      	mov	r0, r3
 80024ec:	f005 fcdd 	bl	8007eaa <HAL_UART_Receive_IT>
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	200003e8 	.word	0x200003e8
 80024fc:	200003ec 	.word	0x200003ec
 8002500:	20000470 	.word	0x20000470

08002504 <HAL_UART_RxCpltCallback>:

// 인터럽트 콜백: 수신 완료 시 호출됨
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

	  if (huart->Instance == UART5)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a1b      	ldr	r2, [pc, #108]	@ (8002580 <HAL_UART_RxCpltCallback+0x7c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d102      	bne.n	800251c <HAL_UART_RxCpltCallback+0x18>
	  {
	    rxReady = 1;
 8002516:	4b1b      	ldr	r3, [pc, #108]	@ (8002584 <HAL_UART_RxCpltCallback+0x80>)
 8002518:	2201      	movs	r2, #1
 800251a:	701a      	strb	r2, [r3, #0]
	  }


    if (huart == huart_ring)
 800251c:	4b1a      	ldr	r3, [pc, #104]	@ (8002588 <HAL_UART_RxCpltCallback+0x84>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	429a      	cmp	r2, r3
 8002524:	d127      	bne.n	8002576 <HAL_UART_RxCpltCallback+0x72>
    {
        uint16_t next_head = (rx_ring.head + 1) % UART_RX_BUFFER_SIZE;
 8002526:	4b19      	ldr	r3, [pc, #100]	@ (800258c <HAL_UART_RxCpltCallback+0x88>)
 8002528:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800252c:	b29b      	uxth	r3, r3
 800252e:	3301      	adds	r3, #1
 8002530:	425a      	negs	r2, r3
 8002532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002536:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800253a:	bf58      	it	pl
 800253c:	4253      	negpl	r3, r2
 800253e:	81fb      	strh	r3, [r7, #14]

        // 버퍼가 가득 차면 덮어쓰지 않음 (오버플로우 방지)
        if (next_head != rx_ring.tail)
 8002540:	4b12      	ldr	r3, [pc, #72]	@ (800258c <HAL_UART_RxCpltCallback+0x88>)
 8002542:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8002546:	b29b      	uxth	r3, r3
 8002548:	89fa      	ldrh	r2, [r7, #14]
 800254a:	429a      	cmp	r2, r3
 800254c:	d00c      	beq.n	8002568 <HAL_UART_RxCpltCallback+0x64>
        {
            rx_ring.buffer[rx_ring.head] = rx_temp;
 800254e:	4b0f      	ldr	r3, [pc, #60]	@ (800258c <HAL_UART_RxCpltCallback+0x88>)
 8002550:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8002554:	b29b      	uxth	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <HAL_UART_RxCpltCallback+0x8c>)
 800255a:	7819      	ldrb	r1, [r3, #0]
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_UART_RxCpltCallback+0x88>)
 800255e:	5499      	strb	r1, [r3, r2]
            rx_ring.head = next_head;
 8002560:	4a0a      	ldr	r2, [pc, #40]	@ (800258c <HAL_UART_RxCpltCallback+0x88>)
 8002562:	89fb      	ldrh	r3, [r7, #14]
 8002564:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80
        }

        // 다음 수신 요청
        HAL_UART_Receive_IT(huart_ring, &rx_temp, 1);
 8002568:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <HAL_UART_RxCpltCallback+0x84>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2201      	movs	r2, #1
 800256e:	4908      	ldr	r1, [pc, #32]	@ (8002590 <HAL_UART_RxCpltCallback+0x8c>)
 8002570:	4618      	mov	r0, r3
 8002572:	f005 fc9a 	bl	8007eaa <HAL_UART_Receive_IT>
    }
}
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40005000 	.word	0x40005000
 8002584:	200003e5 	.word	0x200003e5
 8002588:	200003e8 	.word	0x200003e8
 800258c:	200003ec 	.word	0x200003ec
 8002590:	20000470 	.word	0x20000470

08002594 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d101      	bne.n	80025aa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025a6:	f000 fb6d 	bl	8002c84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40001000 	.word	0x40001000

080025b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025bc:	b672      	cpsid	i
}
 80025be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <Error_Handler+0x8>

080025c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	607b      	str	r3, [r7, #4]
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <HAL_MspInit+0x4c>)
 80025d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002610 <HAL_MspInit+0x4c>)
 80025d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025da:	4b0d      	ldr	r3, [pc, #52]	@ (8002610 <HAL_MspInit+0x4c>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e2:	607b      	str	r3, [r7, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	603b      	str	r3, [r7, #0]
 80025ea:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <HAL_MspInit+0x4c>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	4a08      	ldr	r2, [pc, #32]	@ (8002610 <HAL_MspInit+0x4c>)
 80025f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <HAL_MspInit+0x4c>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	40023800 	.word	0x40023800

08002614 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	@ 0x28
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a1d      	ldr	r2, [pc, #116]	@ (80026a8 <HAL_SPI_MspInit+0x94>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d133      	bne.n	800269e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	4b1c      	ldr	r3, [pc, #112]	@ (80026ac <HAL_SPI_MspInit+0x98>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263e:	4a1b      	ldr	r2, [pc, #108]	@ (80026ac <HAL_SPI_MspInit+0x98>)
 8002640:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002644:	6453      	str	r3, [r2, #68]	@ 0x44
 8002646:	4b19      	ldr	r3, [pc, #100]	@ (80026ac <HAL_SPI_MspInit+0x98>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	4b15      	ldr	r3, [pc, #84]	@ (80026ac <HAL_SPI_MspInit+0x98>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	4a14      	ldr	r2, [pc, #80]	@ (80026ac <HAL_SPI_MspInit+0x98>)
 800265c:	f043 0310 	orr.w	r3, r3, #16
 8002660:	6313      	str	r3, [r2, #48]	@ 0x30
 8002662:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <HAL_SPI_MspInit+0x98>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	f003 0310 	and.w	r3, r3, #16
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800266e:	2364      	movs	r3, #100	@ 0x64
 8002670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002672:	2302      	movs	r3, #2
 8002674:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267a:	2303      	movs	r3, #3
 800267c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800267e:	2305      	movs	r3, #5
 8002680:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002682:	f107 0314 	add.w	r3, r7, #20
 8002686:	4619      	mov	r1, r3
 8002688:	4809      	ldr	r0, [pc, #36]	@ (80026b0 <HAL_SPI_MspInit+0x9c>)
 800268a:	f000 ffe7 	bl	800365c <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800268e:	2200      	movs	r2, #0
 8002690:	2100      	movs	r1, #0
 8002692:	2054      	movs	r0, #84	@ 0x54
 8002694:	f000 fc16 	bl	8002ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002698:	2054      	movs	r0, #84	@ 0x54
 800269a:	f000 fc2f 	bl	8002efc <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI4_MspInit 1 */

  }

}
 800269e:	bf00      	nop
 80026a0:	3728      	adds	r7, #40	@ 0x28
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40013400 	.word	0x40013400
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40021000 	.word	0x40021000

080026b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a18      	ldr	r2, [pc, #96]	@ (8002724 <HAL_TIM_Base_MspInit+0x70>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d10e      	bne.n	80026e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	4b17      	ldr	r3, [pc, #92]	@ (8002728 <HAL_TIM_Base_MspInit+0x74>)
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	4a16      	ldr	r2, [pc, #88]	@ (8002728 <HAL_TIM_Base_MspInit+0x74>)
 80026d0:	f043 0301 	orr.w	r3, r3, #1
 80026d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026d6:	4b14      	ldr	r3, [pc, #80]	@ (8002728 <HAL_TIM_Base_MspInit+0x74>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80026e2:	e01a      	b.n	800271a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a10      	ldr	r2, [pc, #64]	@ (800272c <HAL_TIM_Base_MspInit+0x78>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d115      	bne.n	800271a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002728 <HAL_TIM_Base_MspInit+0x74>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	4a0c      	ldr	r2, [pc, #48]	@ (8002728 <HAL_TIM_Base_MspInit+0x74>)
 80026f8:	f043 0302 	orr.w	r3, r3, #2
 80026fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <HAL_TIM_Base_MspInit+0x74>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	60bb      	str	r3, [r7, #8]
 8002708:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800270a:	2200      	movs	r2, #0
 800270c:	2100      	movs	r1, #0
 800270e:	201d      	movs	r0, #29
 8002710:	f000 fbd8 	bl	8002ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002714:	201d      	movs	r0, #29
 8002716:	f000 fbf1 	bl	8002efc <HAL_NVIC_EnableIRQ>
}
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40010000 	.word	0x40010000
 8002728:	40023800 	.word	0x40023800
 800272c:	40000400 	.word	0x40000400

08002730 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08c      	sub	sp, #48	@ 0x30
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002738:	f107 031c 	add.w	r3, r7, #28
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	605a      	str	r2, [r3, #4]
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	60da      	str	r2, [r3, #12]
 8002746:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a46      	ldr	r2, [pc, #280]	@ (8002868 <HAL_UART_MspInit+0x138>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d153      	bne.n	80027fa <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	61bb      	str	r3, [r7, #24]
 8002756:	4b45      	ldr	r3, [pc, #276]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	4a44      	ldr	r2, [pc, #272]	@ (800286c <HAL_UART_MspInit+0x13c>)
 800275c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002760:	6413      	str	r3, [r2, #64]	@ 0x40
 8002762:	4b42      	ldr	r3, [pc, #264]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800276a:	61bb      	str	r3, [r7, #24]
 800276c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
 8002772:	4b3e      	ldr	r3, [pc, #248]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	4a3d      	ldr	r2, [pc, #244]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002778:	f043 0304 	orr.w	r3, r3, #4
 800277c:	6313      	str	r3, [r2, #48]	@ 0x30
 800277e:	4b3b      	ldr	r3, [pc, #236]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	617b      	str	r3, [r7, #20]
 8002788:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
 800278e:	4b37      	ldr	r3, [pc, #220]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a36      	ldr	r2, [pc, #216]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002794:	f043 0308 	orr.w	r3, r3, #8
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b34      	ldr	r3, [pc, #208]	@ (800286c <HAL_UART_MspInit+0x13c>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	613b      	str	r3, [r7, #16]
 80027a4:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80027a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ac:	2302      	movs	r3, #2
 80027ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b4:	2303      	movs	r3, #3
 80027b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80027b8:	2308      	movs	r3, #8
 80027ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027bc:	f107 031c 	add.w	r3, r7, #28
 80027c0:	4619      	mov	r1, r3
 80027c2:	482b      	ldr	r0, [pc, #172]	@ (8002870 <HAL_UART_MspInit+0x140>)
 80027c4:	f000 ff4a 	bl	800365c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027c8:	2304      	movs	r3, #4
 80027ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80027d8:	2308      	movs	r3, #8
 80027da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027dc:	f107 031c 	add.w	r3, r7, #28
 80027e0:	4619      	mov	r1, r3
 80027e2:	4824      	ldr	r0, [pc, #144]	@ (8002874 <HAL_UART_MspInit+0x144>)
 80027e4:	f000 ff3a 	bl	800365c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80027e8:	2200      	movs	r2, #0
 80027ea:	2100      	movs	r1, #0
 80027ec:	2035      	movs	r0, #53	@ 0x35
 80027ee:	f000 fb69 	bl	8002ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80027f2:	2035      	movs	r0, #53	@ 0x35
 80027f4:	f000 fb82 	bl	8002efc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80027f8:	e031      	b.n	800285e <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART1)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002878 <HAL_UART_MspInit+0x148>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d12c      	bne.n	800285e <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	4b18      	ldr	r3, [pc, #96]	@ (800286c <HAL_UART_MspInit+0x13c>)
 800280a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280c:	4a17      	ldr	r2, [pc, #92]	@ (800286c <HAL_UART_MspInit+0x13c>)
 800280e:	f043 0310 	orr.w	r3, r3, #16
 8002812:	6453      	str	r3, [r2, #68]	@ 0x44
 8002814:	4b15      	ldr	r3, [pc, #84]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002818:	f003 0310 	and.w	r3, r3, #16
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002828:	4a10      	ldr	r2, [pc, #64]	@ (800286c <HAL_UART_MspInit+0x13c>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002830:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <HAL_UART_MspInit+0x13c>)
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800283c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002842:	2302      	movs	r3, #2
 8002844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284a:	2303      	movs	r3, #3
 800284c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800284e:	2307      	movs	r3, #7
 8002850:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002852:	f107 031c 	add.w	r3, r7, #28
 8002856:	4619      	mov	r1, r3
 8002858:	4808      	ldr	r0, [pc, #32]	@ (800287c <HAL_UART_MspInit+0x14c>)
 800285a:	f000 feff 	bl	800365c <HAL_GPIO_Init>
}
 800285e:	bf00      	nop
 8002860:	3730      	adds	r7, #48	@ 0x30
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40005000 	.word	0x40005000
 800286c:	40023800 	.word	0x40023800
 8002870:	40020800 	.word	0x40020800
 8002874:	40020c00 	.word	0x40020c00
 8002878:	40011000 	.word	0x40011000
 800287c:	40020000 	.word	0x40020000

08002880 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08e      	sub	sp, #56	@ 0x38
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002890:	2300      	movs	r3, #0
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	4b33      	ldr	r3, [pc, #204]	@ (8002964 <HAL_InitTick+0xe4>)
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	4a32      	ldr	r2, [pc, #200]	@ (8002964 <HAL_InitTick+0xe4>)
 800289a:	f043 0310 	orr.w	r3, r3, #16
 800289e:	6413      	str	r3, [r2, #64]	@ 0x40
 80028a0:	4b30      	ldr	r3, [pc, #192]	@ (8002964 <HAL_InitTick+0xe4>)
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80028ac:	f107 0210 	add.w	r2, r7, #16
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	4611      	mov	r1, r2
 80028b6:	4618      	mov	r0, r3
 80028b8:	f003 fe62 	bl	8006580 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80028bc:	6a3b      	ldr	r3, [r7, #32]
 80028be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80028c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d103      	bne.n	80028ce <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80028c6:	f003 fe33 	bl	8006530 <HAL_RCC_GetPCLK1Freq>
 80028ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80028cc:	e004      	b.n	80028d8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80028ce:	f003 fe2f 	bl	8006530 <HAL_RCC_GetPCLK1Freq>
 80028d2:	4603      	mov	r3, r0
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80028d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028da:	4a23      	ldr	r2, [pc, #140]	@ (8002968 <HAL_InitTick+0xe8>)
 80028dc:	fba2 2303 	umull	r2, r3, r2, r3
 80028e0:	0c9b      	lsrs	r3, r3, #18
 80028e2:	3b01      	subs	r3, #1
 80028e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80028e6:	4b21      	ldr	r3, [pc, #132]	@ (800296c <HAL_InitTick+0xec>)
 80028e8:	4a21      	ldr	r2, [pc, #132]	@ (8002970 <HAL_InitTick+0xf0>)
 80028ea:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80028ec:	4b1f      	ldr	r3, [pc, #124]	@ (800296c <HAL_InitTick+0xec>)
 80028ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028f2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80028f4:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_InitTick+0xec>)
 80028f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80028fa:	4b1c      	ldr	r3, [pc, #112]	@ (800296c <HAL_InitTick+0xec>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002900:	4b1a      	ldr	r3, [pc, #104]	@ (800296c <HAL_InitTick+0xec>)
 8002902:	2200      	movs	r2, #0
 8002904:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002906:	4b19      	ldr	r3, [pc, #100]	@ (800296c <HAL_InitTick+0xec>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800290c:	4817      	ldr	r0, [pc, #92]	@ (800296c <HAL_InitTick+0xec>)
 800290e:	f004 fd81 	bl	8007414 <HAL_TIM_Base_Init>
 8002912:	4603      	mov	r3, r0
 8002914:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002918:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800291c:	2b00      	cmp	r3, #0
 800291e:	d11b      	bne.n	8002958 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002920:	4812      	ldr	r0, [pc, #72]	@ (800296c <HAL_InitTick+0xec>)
 8002922:	f004 fdc7 	bl	80074b4 <HAL_TIM_Base_Start_IT>
 8002926:	4603      	mov	r3, r0
 8002928:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800292c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002930:	2b00      	cmp	r3, #0
 8002932:	d111      	bne.n	8002958 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002934:	2036      	movs	r0, #54	@ 0x36
 8002936:	f000 fae1 	bl	8002efc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b0f      	cmp	r3, #15
 800293e:	d808      	bhi.n	8002952 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002940:	2200      	movs	r2, #0
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	2036      	movs	r0, #54	@ 0x36
 8002946:	f000 fabd 	bl	8002ec4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800294a:	4a0a      	ldr	r2, [pc, #40]	@ (8002974 <HAL_InitTick+0xf4>)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6013      	str	r3, [r2, #0]
 8002950:	e002      	b.n	8002958 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002958:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800295c:	4618      	mov	r0, r3
 800295e:	3738      	adds	r7, #56	@ 0x38
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40023800 	.word	0x40023800
 8002968:	431bde83 	.word	0x431bde83
 800296c:	200004dc 	.word	0x200004dc
 8002970:	40001000 	.word	0x40001000
 8002974:	20000008 	.word	0x20000008

08002978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800297c:	bf00      	nop
 800297e:	e7fd      	b.n	800297c <NMI_Handler+0x4>

08002980 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002984:	bf00      	nop
 8002986:	e7fd      	b.n	8002984 <HardFault_Handler+0x4>

08002988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800298c:	bf00      	nop
 800298e:	e7fd      	b.n	800298c <MemManage_Handler+0x4>

08002990 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <BusFault_Handler+0x4>

08002998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <UsageFault_Handler+0x4>

080029a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029dc:	4802      	ldr	r0, [pc, #8]	@ (80029e8 <TIM3_IRQHandler+0x10>)
 80029de:	f004 fdd9 	bl	8007594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000308 	.word	0x20000308

080029ec <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80029f0:	4802      	ldr	r0, [pc, #8]	@ (80029fc <UART5_IRQHandler+0x10>)
 80029f2:	f005 fa7f 	bl	8007ef4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000350 	.word	0x20000350

08002a00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a04:	4802      	ldr	r0, [pc, #8]	@ (8002a10 <TIM6_DAC_IRQHandler+0x10>)
 8002a06:	f004 fdc5 	bl	8007594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	200004dc 	.word	0x200004dc

08002a14 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002a18:	4802      	ldr	r0, [pc, #8]	@ (8002a24 <OTG_HS_IRQHandler+0x10>)
 8002a1a:	f001 fac5 	bl	8003fa8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20006ec4 	.word	0x20006ec4

08002a28 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002a2c:	4802      	ldr	r0, [pc, #8]	@ (8002a38 <SPI4_IRQHandler+0x10>)
 8002a2e:	f004 f80d 	bl	8006a4c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000268 	.word	0x20000268

08002a3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return 1;
 8002a40:	2301      	movs	r3, #1
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <_kill>:

int _kill(int pid, int sig)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a56:	f018 ff3d 	bl	801b8d4 <__errno>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2216      	movs	r2, #22
 8002a5e:	601a      	str	r2, [r3, #0]
  return -1;
 8002a60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <_exit>:

void _exit (int status)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a74:	f04f 31ff 	mov.w	r1, #4294967295
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff ffe7 	bl	8002a4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a7e:	bf00      	nop
 8002a80:	e7fd      	b.n	8002a7e <_exit+0x12>

08002a82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b086      	sub	sp, #24
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	60f8      	str	r0, [r7, #12]
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	e00a      	b.n	8002aaa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a94:	f3af 8000 	nop.w
 8002a98:	4601      	mov	r1, r0
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	60ba      	str	r2, [r7, #8]
 8002aa0:	b2ca      	uxtb	r2, r1
 8002aa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	dbf0      	blt.n	8002a94 <_read+0x12>
  }

  return len;
 8002ab2:	687b      	ldr	r3, [r7, #4]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	e009      	b.n	8002ae2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	1c5a      	adds	r2, r3, #1
 8002ad2:	60ba      	str	r2, [r7, #8]
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe f9fe 	bl	8000ed8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	617b      	str	r3, [r7, #20]
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	dbf1      	blt.n	8002ace <_write+0x12>
  }
  return len;
 8002aea:	687b      	ldr	r3, [r7, #4]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3718      	adds	r7, #24
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <_close>:

int _close(int file)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002afc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b1c:	605a      	str	r2, [r3, #4]
  return 0;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <_isatty>:

int _isatty(int file)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b34:	2301      	movs	r3, #1
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b085      	sub	sp, #20
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	60f8      	str	r0, [r7, #12]
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b64:	4a14      	ldr	r2, [pc, #80]	@ (8002bb8 <_sbrk+0x5c>)
 8002b66:	4b15      	ldr	r3, [pc, #84]	@ (8002bbc <_sbrk+0x60>)
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b70:	4b13      	ldr	r3, [pc, #76]	@ (8002bc0 <_sbrk+0x64>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d102      	bne.n	8002b7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b78:	4b11      	ldr	r3, [pc, #68]	@ (8002bc0 <_sbrk+0x64>)
 8002b7a:	4a12      	ldr	r2, [pc, #72]	@ (8002bc4 <_sbrk+0x68>)
 8002b7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b7e:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <_sbrk+0x64>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d207      	bcs.n	8002b9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b8c:	f018 fea2 	bl	801b8d4 <__errno>
 8002b90:	4603      	mov	r3, r0
 8002b92:	220c      	movs	r2, #12
 8002b94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b96:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9a:	e009      	b.n	8002bb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b9c:	4b08      	ldr	r3, [pc, #32]	@ (8002bc0 <_sbrk+0x64>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ba2:	4b07      	ldr	r3, [pc, #28]	@ (8002bc0 <_sbrk+0x64>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4413      	add	r3, r2
 8002baa:	4a05      	ldr	r2, [pc, #20]	@ (8002bc0 <_sbrk+0x64>)
 8002bac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bae:	68fb      	ldr	r3, [r7, #12]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	20030000 	.word	0x20030000
 8002bbc:	00000400 	.word	0x00000400
 8002bc0:	20000524 	.word	0x20000524
 8002bc4:	20007428 	.word	0x20007428

08002bc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <SystemInit+0x20>)
 8002bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd2:	4a05      	ldr	r2, [pc, #20]	@ (8002be8 <SystemInit+0x20>)
 8002bd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002bec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002bf0:	f7ff ffea 	bl	8002bc8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bf4:	480c      	ldr	r0, [pc, #48]	@ (8002c28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bf6:	490d      	ldr	r1, [pc, #52]	@ (8002c2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bfc:	e002      	b.n	8002c04 <LoopCopyDataInit>

08002bfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c02:	3304      	adds	r3, #4

08002c04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c08:	d3f9      	bcc.n	8002bfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002c38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c10:	e001      	b.n	8002c16 <LoopFillZerobss>

08002c12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c14:	3204      	adds	r2, #4

08002c16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c18:	d3fb      	bcc.n	8002c12 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002c1a:	f018 fe61 	bl	801b8e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c1e:	f7fe fd7d 	bl	800171c <main>
  bx  lr    
 8002c22:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002c24:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c2c:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8002c30:	08023c64 	.word	0x08023c64
  ldr r2, =_sbss
 8002c34:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 8002c38:	20007428 	.word	0x20007428

08002c3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c3c:	e7fe      	b.n	8002c3c <ADC_IRQHandler>
	...

08002c40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c44:	4b0e      	ldr	r3, [pc, #56]	@ (8002c80 <HAL_Init+0x40>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a0d      	ldr	r2, [pc, #52]	@ (8002c80 <HAL_Init+0x40>)
 8002c4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_Init+0x40>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0a      	ldr	r2, [pc, #40]	@ (8002c80 <HAL_Init+0x40>)
 8002c56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c5c:	4b08      	ldr	r3, [pc, #32]	@ (8002c80 <HAL_Init+0x40>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a07      	ldr	r2, [pc, #28]	@ (8002c80 <HAL_Init+0x40>)
 8002c62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c68:	2003      	movs	r0, #3
 8002c6a:	f000 f920 	bl	8002eae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c6e:	200f      	movs	r0, #15
 8002c70:	f7ff fe06 	bl	8002880 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c74:	f7ff fca6 	bl	80025c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40023c00 	.word	0x40023c00

08002c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c88:	4b06      	ldr	r3, [pc, #24]	@ (8002ca4 <HAL_IncTick+0x20>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <HAL_IncTick+0x24>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4413      	add	r3, r2
 8002c94:	4a04      	ldr	r2, [pc, #16]	@ (8002ca8 <HAL_IncTick+0x24>)
 8002c96:	6013      	str	r3, [r2, #0]
}
 8002c98:	bf00      	nop
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	2000000c 	.word	0x2000000c
 8002ca8:	20000528 	.word	0x20000528

08002cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return uwTick;
 8002cb0:	4b03      	ldr	r3, [pc, #12]	@ (8002cc0 <HAL_GetTick+0x14>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000528 	.word	0x20000528

08002cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ccc:	f7ff ffee 	bl	8002cac <HAL_GetTick>
 8002cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cdc:	d005      	beq.n	8002cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cde:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <HAL_Delay+0x44>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cea:	bf00      	nop
 8002cec:	f7ff ffde 	bl	8002cac <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d8f7      	bhi.n	8002cec <HAL_Delay+0x28>
  {
  }
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	2000000c 	.word	0x2000000c

08002d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <__NVIC_SetPriorityGrouping+0x44>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3e:	4a04      	ldr	r2, [pc, #16]	@ (8002d50 <__NVIC_SetPriorityGrouping+0x44>)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	60d3      	str	r3, [r2, #12]
}
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d58:	4b04      	ldr	r3, [pc, #16]	@ (8002d6c <__NVIC_GetPriorityGrouping+0x18>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	0a1b      	lsrs	r3, r3, #8
 8002d5e:	f003 0307 	and.w	r3, r3, #7
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	e000ed00 	.word	0xe000ed00

08002d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	db0b      	blt.n	8002d9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	f003 021f 	and.w	r2, r3, #31
 8002d88:	4907      	ldr	r1, [pc, #28]	@ (8002da8 <__NVIC_EnableIRQ+0x38>)
 8002d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	2001      	movs	r0, #1
 8002d92:	fa00 f202 	lsl.w	r2, r0, r2
 8002d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	e000e100 	.word	0xe000e100

08002dac <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	db12      	blt.n	8002de4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	f003 021f 	and.w	r2, r3, #31
 8002dc4:	490a      	ldr	r1, [pc, #40]	@ (8002df0 <__NVIC_DisableIRQ+0x44>)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	095b      	lsrs	r3, r3, #5
 8002dcc:	2001      	movs	r0, #1
 8002dce:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd2:	3320      	adds	r3, #32
 8002dd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002dd8:	f3bf 8f4f 	dsb	sy
}
 8002ddc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dde:	f3bf 8f6f 	isb	sy
}
 8002de2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	e000e100 	.word	0xe000e100

08002df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	db0a      	blt.n	8002e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	490c      	ldr	r1, [pc, #48]	@ (8002e40 <__NVIC_SetPriority+0x4c>)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	0112      	lsls	r2, r2, #4
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	440b      	add	r3, r1
 8002e18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e1c:	e00a      	b.n	8002e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	4908      	ldr	r1, [pc, #32]	@ (8002e44 <__NVIC_SetPriority+0x50>)
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	3b04      	subs	r3, #4
 8002e2c:	0112      	lsls	r2, r2, #4
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	440b      	add	r3, r1
 8002e32:	761a      	strb	r2, [r3, #24]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	e000e100 	.word	0xe000e100
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	@ 0x24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f1c3 0307 	rsb	r3, r3, #7
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	bf28      	it	cs
 8002e66:	2304      	movcs	r3, #4
 8002e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	2b06      	cmp	r3, #6
 8002e70:	d902      	bls.n	8002e78 <NVIC_EncodePriority+0x30>
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	3b03      	subs	r3, #3
 8002e76:	e000      	b.n	8002e7a <NVIC_EncodePriority+0x32>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	43da      	mvns	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e90:	f04f 31ff 	mov.w	r1, #4294967295
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9a:	43d9      	mvns	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea0:	4313      	orrs	r3, r2
         );
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3724      	adds	r7, #36	@ 0x24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff ff28 	bl	8002d0c <__NVIC_SetPriorityGrouping>
}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
 8002ed0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed6:	f7ff ff3d 	bl	8002d54 <__NVIC_GetPriorityGrouping>
 8002eda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	68b9      	ldr	r1, [r7, #8]
 8002ee0:	6978      	ldr	r0, [r7, #20]
 8002ee2:	f7ff ffb1 	bl	8002e48 <NVIC_EncodePriority>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eec:	4611      	mov	r1, r2
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7ff ff80 	bl	8002df4 <__NVIC_SetPriority>
}
 8002ef4:	bf00      	nop
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff ff30 	bl	8002d70 <__NVIC_EnableIRQ>
}
 8002f10:	bf00      	nop
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ff40 	bl	8002dac <__NVIC_DisableIRQ>
}
 8002f2c:	bf00      	nop
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f40:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f42:	f7ff feb3 	bl	8002cac <HAL_GetTick>
 8002f46:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d008      	beq.n	8002f66 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2280      	movs	r2, #128	@ 0x80
 8002f58:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e052      	b.n	800300c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0216 	bic.w	r2, r2, #22
 8002f74:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f84:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d103      	bne.n	8002f96 <HAL_DMA_Abort+0x62>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d007      	beq.n	8002fa6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 0208 	bic.w	r2, r2, #8
 8002fa4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0201 	bic.w	r2, r2, #1
 8002fb4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fb6:	e013      	b.n	8002fe0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fb8:	f7ff fe78 	bl	8002cac <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b05      	cmp	r3, #5
 8002fc4:	d90c      	bls.n	8002fe0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2203      	movs	r2, #3
 8002fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e015      	b.n	800300c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1e4      	bne.n	8002fb8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff2:	223f      	movs	r2, #63	@ 0x3f
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d004      	beq.n	8003032 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2280      	movs	r2, #128	@ 0x80
 800302c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e00c      	b.n	800304c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2205      	movs	r2, #5
 8003036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0201 	bic.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003066:	4b23      	ldr	r3, [pc, #140]	@ (80030f4 <HAL_FLASH_Program+0x9c>)
 8003068:	7e1b      	ldrb	r3, [r3, #24]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_FLASH_Program+0x1a>
 800306e:	2302      	movs	r3, #2
 8003070:	e03b      	b.n	80030ea <HAL_FLASH_Program+0x92>
 8003072:	4b20      	ldr	r3, [pc, #128]	@ (80030f4 <HAL_FLASH_Program+0x9c>)
 8003074:	2201      	movs	r2, #1
 8003076:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003078:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800307c:	f000 f870 	bl	8003160 <FLASH_WaitForLastOperation>
 8003080:	4603      	mov	r3, r0
 8003082:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8003084:	7dfb      	ldrb	r3, [r7, #23]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d12b      	bne.n	80030e2 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d105      	bne.n	800309c <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003090:	783b      	ldrb	r3, [r7, #0]
 8003092:	4619      	mov	r1, r3
 8003094:	68b8      	ldr	r0, [r7, #8]
 8003096:	f000 f91b 	bl	80032d0 <FLASH_Program_Byte>
 800309a:	e016      	b.n	80030ca <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d105      	bne.n	80030ae <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80030a2:	883b      	ldrh	r3, [r7, #0]
 80030a4:	4619      	mov	r1, r3
 80030a6:	68b8      	ldr	r0, [r7, #8]
 80030a8:	f000 f8ee 	bl	8003288 <FLASH_Program_HalfWord>
 80030ac:	e00d      	b.n	80030ca <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d105      	bne.n	80030c0 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	4619      	mov	r1, r3
 80030b8:	68b8      	ldr	r0, [r7, #8]
 80030ba:	f000 f8c3 	bl	8003244 <FLASH_Program_Word>
 80030be:	e004      	b.n	80030ca <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80030c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030c4:	68b8      	ldr	r0, [r7, #8]
 80030c6:	f000 f88b 	bl	80031e0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80030ce:	f000 f847 	bl	8003160 <FLASH_WaitForLastOperation>
 80030d2:	4603      	mov	r3, r0
 80030d4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80030d6:	4b08      	ldr	r3, [pc, #32]	@ (80030f8 <HAL_FLASH_Program+0xa0>)
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	4a07      	ldr	r2, [pc, #28]	@ (80030f8 <HAL_FLASH_Program+0xa0>)
 80030dc:	f023 0301 	bic.w	r3, r3, #1
 80030e0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030e2:	4b04      	ldr	r3, [pc, #16]	@ (80030f4 <HAL_FLASH_Program+0x9c>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	761a      	strb	r2, [r3, #24]

  return status;
 80030e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	2000052c 	.word	0x2000052c
 80030f8:	40023c00 	.word	0x40023c00

080030fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003106:	4b0b      	ldr	r3, [pc, #44]	@ (8003134 <HAL_FLASH_Unlock+0x38>)
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	2b00      	cmp	r3, #0
 800310c:	da0b      	bge.n	8003126 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800310e:	4b09      	ldr	r3, [pc, #36]	@ (8003134 <HAL_FLASH_Unlock+0x38>)
 8003110:	4a09      	ldr	r2, [pc, #36]	@ (8003138 <HAL_FLASH_Unlock+0x3c>)
 8003112:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003114:	4b07      	ldr	r3, [pc, #28]	@ (8003134 <HAL_FLASH_Unlock+0x38>)
 8003116:	4a09      	ldr	r2, [pc, #36]	@ (800313c <HAL_FLASH_Unlock+0x40>)
 8003118:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800311a:	4b06      	ldr	r3, [pc, #24]	@ (8003134 <HAL_FLASH_Unlock+0x38>)
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	da01      	bge.n	8003126 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003126:	79fb      	ldrb	r3, [r7, #7]
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	40023c00 	.word	0x40023c00
 8003138:	45670123 	.word	0x45670123
 800313c:	cdef89ab 	.word	0xcdef89ab

08003140 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003144:	4b05      	ldr	r3, [pc, #20]	@ (800315c <HAL_FLASH_Lock+0x1c>)
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	4a04      	ldr	r2, [pc, #16]	@ (800315c <HAL_FLASH_Lock+0x1c>)
 800314a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800314e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	40023c00 	.word	0x40023c00

08003160 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800316c:	4b1a      	ldr	r3, [pc, #104]	@ (80031d8 <FLASH_WaitForLastOperation+0x78>)
 800316e:	2200      	movs	r2, #0
 8003170:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003172:	f7ff fd9b 	bl	8002cac <HAL_GetTick>
 8003176:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8003178:	e010      	b.n	800319c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003180:	d00c      	beq.n	800319c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d007      	beq.n	8003198 <FLASH_WaitForLastOperation+0x38>
 8003188:	f7ff fd90 	bl	8002cac <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	429a      	cmp	r2, r3
 8003196:	d201      	bcs.n	800319c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e019      	b.n	80031d0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800319c:	4b0f      	ldr	r3, [pc, #60]	@ (80031dc <FLASH_WaitForLastOperation+0x7c>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1e8      	bne.n	800317a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80031a8:	4b0c      	ldr	r3, [pc, #48]	@ (80031dc <FLASH_WaitForLastOperation+0x7c>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80031b4:	4b09      	ldr	r3, [pc, #36]	@ (80031dc <FLASH_WaitForLastOperation+0x7c>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80031ba:	4b08      	ldr	r3, [pc, #32]	@ (80031dc <FLASH_WaitForLastOperation+0x7c>)
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80031c6:	f000 f8a5 	bl	8003314 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0

}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	2000052c 	.word	0x2000052c
 80031dc:	40023c00 	.word	0x40023c00

080031e0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80031ec:	4b14      	ldr	r3, [pc, #80]	@ (8003240 <FLASH_Program_DoubleWord+0x60>)
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	4a13      	ldr	r2, [pc, #76]	@ (8003240 <FLASH_Program_DoubleWord+0x60>)
 80031f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80031f8:	4b11      	ldr	r3, [pc, #68]	@ (8003240 <FLASH_Program_DoubleWord+0x60>)
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	4a10      	ldr	r2, [pc, #64]	@ (8003240 <FLASH_Program_DoubleWord+0x60>)
 80031fe:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003202:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003204:	4b0e      	ldr	r3, [pc, #56]	@ (8003240 <FLASH_Program_DoubleWord+0x60>)
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	4a0d      	ldr	r2, [pc, #52]	@ (8003240 <FLASH_Program_DoubleWord+0x60>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003216:	f3bf 8f6f 	isb	sy
}
 800321a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 800321c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	000a      	movs	r2, r1
 800322a:	2300      	movs	r3, #0
 800322c:	68f9      	ldr	r1, [r7, #12]
 800322e:	3104      	adds	r1, #4
 8003230:	4613      	mov	r3, r2
 8003232:	600b      	str	r3, [r1, #0]
}
 8003234:	bf00      	nop
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	40023c00 	.word	0x40023c00

08003244 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800324e:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <FLASH_Program_Word+0x40>)
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	4a0c      	ldr	r2, [pc, #48]	@ (8003284 <FLASH_Program_Word+0x40>)
 8003254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003258:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800325a:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <FLASH_Program_Word+0x40>)
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	4a09      	ldr	r2, [pc, #36]	@ (8003284 <FLASH_Program_Word+0x40>)
 8003260:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003264:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003266:	4b07      	ldr	r3, [pc, #28]	@ (8003284 <FLASH_Program_Word+0x40>)
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	4a06      	ldr	r2, [pc, #24]	@ (8003284 <FLASH_Program_Word+0x40>)
 800326c:	f043 0301 	orr.w	r3, r3, #1
 8003270:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	601a      	str	r2, [r3, #0]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	40023c00 	.word	0x40023c00

08003288 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003294:	4b0d      	ldr	r3, [pc, #52]	@ (80032cc <FLASH_Program_HalfWord+0x44>)
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	4a0c      	ldr	r2, [pc, #48]	@ (80032cc <FLASH_Program_HalfWord+0x44>)
 800329a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800329e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80032a0:	4b0a      	ldr	r3, [pc, #40]	@ (80032cc <FLASH_Program_HalfWord+0x44>)
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	4a09      	ldr	r2, [pc, #36]	@ (80032cc <FLASH_Program_HalfWord+0x44>)
 80032a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80032ac:	4b07      	ldr	r3, [pc, #28]	@ (80032cc <FLASH_Program_HalfWord+0x44>)
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	4a06      	ldr	r2, [pc, #24]	@ (80032cc <FLASH_Program_HalfWord+0x44>)
 80032b2:	f043 0301 	orr.w	r3, r3, #1
 80032b6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	887a      	ldrh	r2, [r7, #2]
 80032bc:	801a      	strh	r2, [r3, #0]
}
 80032be:	bf00      	nop
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40023c00 	.word	0x40023c00

080032d0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80032dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003310 <FLASH_Program_Byte+0x40>)
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003310 <FLASH_Program_Byte+0x40>)
 80032e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80032e8:	4b09      	ldr	r3, [pc, #36]	@ (8003310 <FLASH_Program_Byte+0x40>)
 80032ea:	4a09      	ldr	r2, [pc, #36]	@ (8003310 <FLASH_Program_Byte+0x40>)
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80032f0:	4b07      	ldr	r3, [pc, #28]	@ (8003310 <FLASH_Program_Byte+0x40>)
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	4a06      	ldr	r2, [pc, #24]	@ (8003310 <FLASH_Program_Byte+0x40>)
 80032f6:	f043 0301 	orr.w	r3, r3, #1
 80032fa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	78fa      	ldrb	r2, [r7, #3]
 8003300:	701a      	strb	r2, [r3, #0]
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40023c00 	.word	0x40023c00

08003314 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003318:	4b2f      	ldr	r3, [pc, #188]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0310 	and.w	r3, r3, #16
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003324:	4b2d      	ldr	r3, [pc, #180]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	f043 0310 	orr.w	r3, r3, #16
 800332c:	4a2b      	ldr	r2, [pc, #172]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 800332e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003330:	4b29      	ldr	r3, [pc, #164]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 8003332:	2210      	movs	r2, #16
 8003334:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003336:	4b28      	ldr	r3, [pc, #160]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b00      	cmp	r3, #0
 8003340:	d008      	beq.n	8003354 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003342:	4b26      	ldr	r3, [pc, #152]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	f043 0308 	orr.w	r3, r3, #8
 800334a:	4a24      	ldr	r2, [pc, #144]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 800334c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800334e:	4b22      	ldr	r3, [pc, #136]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 8003350:	2220      	movs	r2, #32
 8003352:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003354:	4b20      	ldr	r3, [pc, #128]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d008      	beq.n	8003372 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003360:	4b1e      	ldr	r3, [pc, #120]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	f043 0304 	orr.w	r3, r3, #4
 8003368:	4a1c      	ldr	r2, [pc, #112]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 800336a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800336c:	4b1a      	ldr	r3, [pc, #104]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 800336e:	2240      	movs	r2, #64	@ 0x40
 8003370:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003372:	4b19      	ldr	r3, [pc, #100]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800337a:	2b00      	cmp	r3, #0
 800337c:	d008      	beq.n	8003390 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800337e:	4b17      	ldr	r3, [pc, #92]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f043 0302 	orr.w	r3, r3, #2
 8003386:	4a15      	ldr	r2, [pc, #84]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 8003388:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800338a:	4b13      	ldr	r3, [pc, #76]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 800338c:	2280      	movs	r2, #128	@ 0x80
 800338e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8003390:	4b11      	ldr	r3, [pc, #68]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003398:	2b00      	cmp	r3, #0
 800339a:	d009      	beq.n	80033b0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800339c:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	f043 0301 	orr.w	r3, r3, #1
 80033a4:	4a0d      	ldr	r2, [pc, #52]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 80033a6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80033a8:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 80033aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033ae:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80033b0:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80033bc:	4b07      	ldr	r3, [pc, #28]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f043 0320 	orr.w	r3, r3, #32
 80033c4:	4a05      	ldr	r2, [pc, #20]	@ (80033dc <FLASH_SetErrorCode+0xc8>)
 80033c6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80033c8:	4b03      	ldr	r3, [pc, #12]	@ (80033d8 <FLASH_SetErrorCode+0xc4>)
 80033ca:	2202      	movs	r2, #2
 80033cc:	60da      	str	r2, [r3, #12]
  }
}
 80033ce:	bf00      	nop
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr
 80033d8:	40023c00 	.word	0x40023c00
 80033dc:	2000052c 	.word	0x2000052c

080033e0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80033ee:	4b32      	ldr	r3, [pc, #200]	@ (80034b8 <HAL_FLASHEx_Erase+0xd8>)
 80033f0:	7e1b      	ldrb	r3, [r3, #24]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_FLASHEx_Erase+0x1a>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e05a      	b.n	80034b0 <HAL_FLASHEx_Erase+0xd0>
 80033fa:	4b2f      	ldr	r3, [pc, #188]	@ (80034b8 <HAL_FLASHEx_Erase+0xd8>)
 80033fc:	2201      	movs	r2, #1
 80033fe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003400:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003404:	f7ff feac 	bl	8003160 <FLASH_WaitForLastOperation>
 8003408:	4603      	mov	r3, r0
 800340a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d14a      	bne.n	80034a8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	f04f 32ff 	mov.w	r2, #4294967295
 8003418:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d117      	bne.n	8003452 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	b2da      	uxtb	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	4619      	mov	r1, r3
 800342e:	4610      	mov	r0, r2
 8003430:	f000 f846 	bl	80034c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003434:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003438:	f7ff fe92 	bl	8003160 <FLASH_WaitForLastOperation>
 800343c:	4603      	mov	r3, r0
 800343e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003440:	4b1e      	ldr	r3, [pc, #120]	@ (80034bc <HAL_FLASHEx_Erase+0xdc>)
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	4a1d      	ldr	r2, [pc, #116]	@ (80034bc <HAL_FLASHEx_Erase+0xdc>)
 8003446:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800344a:	f023 0304 	bic.w	r3, r3, #4
 800344e:	6113      	str	r3, [r2, #16]
 8003450:	e028      	b.n	80034a4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	e01c      	b.n	8003494 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	b2db      	uxtb	r3, r3
 8003460:	4619      	mov	r1, r3
 8003462:	68b8      	ldr	r0, [r7, #8]
 8003464:	f000 f866 	bl	8003534 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003468:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800346c:	f7ff fe78 	bl	8003160 <FLASH_WaitForLastOperation>
 8003470:	4603      	mov	r3, r0
 8003472:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003474:	4b11      	ldr	r3, [pc, #68]	@ (80034bc <HAL_FLASHEx_Erase+0xdc>)
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	4a10      	ldr	r2, [pc, #64]	@ (80034bc <HAL_FLASHEx_Erase+0xdc>)
 800347a:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800347e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	601a      	str	r2, [r3, #0]
          break;
 800348c:	e00a      	b.n	80034a4 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	3301      	adds	r3, #1
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	4413      	add	r3, r2
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d3da      	bcc.n	800345a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80034a4:	f000 f894 	bl	80035d0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80034a8:	4b03      	ldr	r3, [pc, #12]	@ (80034b8 <HAL_FLASHEx_Erase+0xd8>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	761a      	strb	r2, [r3, #24]

  return status;
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	2000052c 	.word	0x2000052c
 80034bc:	40023c00 	.word	0x40023c00

080034c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	6039      	str	r1, [r7, #0]
 80034ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80034cc:	4b18      	ldr	r3, [pc, #96]	@ (8003530 <FLASH_MassErase+0x70>)
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	4a17      	ldr	r2, [pc, #92]	@ (8003530 <FLASH_MassErase+0x70>)
 80034d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034d6:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d108      	bne.n	80034f0 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 80034de:	4b14      	ldr	r3, [pc, #80]	@ (8003530 <FLASH_MassErase+0x70>)
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	4a13      	ldr	r2, [pc, #76]	@ (8003530 <FLASH_MassErase+0x70>)
 80034e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034e8:	f043 0304 	orr.w	r3, r3, #4
 80034ec:	6113      	str	r3, [r2, #16]
 80034ee:	e00f      	b.n	8003510 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d106      	bne.n	8003504 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 80034f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <FLASH_MassErase+0x70>)
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	4a0d      	ldr	r2, [pc, #52]	@ (8003530 <FLASH_MassErase+0x70>)
 80034fc:	f043 0304 	orr.w	r3, r3, #4
 8003500:	6113      	str	r3, [r2, #16]
 8003502:	e005      	b.n	8003510 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003504:	4b0a      	ldr	r3, [pc, #40]	@ (8003530 <FLASH_MassErase+0x70>)
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	4a09      	ldr	r2, [pc, #36]	@ (8003530 <FLASH_MassErase+0x70>)
 800350a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800350e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003510:	4b07      	ldr	r3, [pc, #28]	@ (8003530 <FLASH_MassErase+0x70>)
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	79fb      	ldrb	r3, [r7, #7]
 8003516:	021b      	lsls	r3, r3, #8
 8003518:	4313      	orrs	r3, r2
 800351a:	4a05      	ldr	r2, [pc, #20]	@ (8003530 <FLASH_MassErase+0x70>)
 800351c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003520:	6113      	str	r3, [r2, #16]
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00

08003534 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003540:	2300      	movs	r3, #0
 8003542:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d102      	bne.n	8003550 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	e010      	b.n	8003572 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003550:	78fb      	ldrb	r3, [r7, #3]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d103      	bne.n	800355e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003556:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	e009      	b.n	8003572 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800355e:	78fb      	ldrb	r3, [r7, #3]
 8003560:	2b02      	cmp	r3, #2
 8003562:	d103      	bne.n	800356c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003564:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	e002      	b.n	8003572 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800356c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003570:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b0b      	cmp	r3, #11
 8003576:	d902      	bls.n	800357e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3304      	adds	r3, #4
 800357c:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800357e:	4b13      	ldr	r3, [pc, #76]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	4a12      	ldr	r2, [pc, #72]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 8003584:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003588:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800358a:	4b10      	ldr	r3, [pc, #64]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 800358c:	691a      	ldr	r2, [r3, #16]
 800358e:	490f      	ldr	r1, [pc, #60]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4313      	orrs	r3, r2
 8003594:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003596:	4b0d      	ldr	r3, [pc, #52]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	4a0c      	ldr	r2, [pc, #48]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 800359c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80035a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80035a2:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 80035a4:	691a      	ldr	r2, [r3, #16]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	00db      	lsls	r3, r3, #3
 80035aa:	4313      	orrs	r3, r2
 80035ac:	4a07      	ldr	r2, [pc, #28]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 80035ae:	f043 0302 	orr.w	r3, r3, #2
 80035b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80035b4:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	4a04      	ldr	r2, [pc, #16]	@ (80035cc <FLASH_Erase_Sector+0x98>)
 80035ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035be:	6113      	str	r3, [r2, #16]
}
 80035c0:	bf00      	nop
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	40023c00 	.word	0x40023c00

080035d0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80035d4:	4b20      	ldr	r3, [pc, #128]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d017      	beq.n	8003610 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80035e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035e6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035ea:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80035ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a19      	ldr	r2, [pc, #100]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035f2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80035f6:	6013      	str	r3, [r2, #0]
 80035f8:	4b17      	ldr	r3, [pc, #92]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a16      	ldr	r2, [pc, #88]	@ (8003658 <FLASH_FlushCaches+0x88>)
 80035fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003602:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003604:	4b14      	ldr	r3, [pc, #80]	@ (8003658 <FLASH_FlushCaches+0x88>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a13      	ldr	r2, [pc, #76]	@ (8003658 <FLASH_FlushCaches+0x88>)
 800360a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800360e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003610:	4b11      	ldr	r3, [pc, #68]	@ (8003658 <FLASH_FlushCaches+0x88>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003618:	2b00      	cmp	r3, #0
 800361a:	d017      	beq.n	800364c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800361c:	4b0e      	ldr	r3, [pc, #56]	@ (8003658 <FLASH_FlushCaches+0x88>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a0d      	ldr	r2, [pc, #52]	@ (8003658 <FLASH_FlushCaches+0x88>)
 8003622:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003626:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003628:	4b0b      	ldr	r3, [pc, #44]	@ (8003658 <FLASH_FlushCaches+0x88>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a0a      	ldr	r2, [pc, #40]	@ (8003658 <FLASH_FlushCaches+0x88>)
 800362e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	4b08      	ldr	r3, [pc, #32]	@ (8003658 <FLASH_FlushCaches+0x88>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a07      	ldr	r2, [pc, #28]	@ (8003658 <FLASH_FlushCaches+0x88>)
 800363a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800363e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003640:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <FLASH_FlushCaches+0x88>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a04      	ldr	r2, [pc, #16]	@ (8003658 <FLASH_FlushCaches+0x88>)
 8003646:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800364a:	6013      	str	r3, [r2, #0]
  }
}
 800364c:	bf00      	nop
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40023c00 	.word	0x40023c00

0800365c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	@ 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
 8003676:	e177      	b.n	8003968 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003678:	2201      	movs	r2, #1
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	429a      	cmp	r2, r3
 8003692:	f040 8166 	bne.w	8003962 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d005      	beq.n	80036ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d130      	bne.n	8003710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	2203      	movs	r2, #3
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036e4:	2201      	movs	r2, #1
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f003 0201 	and.w	r2, r3, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b03      	cmp	r3, #3
 800371a:	d017      	beq.n	800374c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	2203      	movs	r2, #3
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d123      	bne.n	80037a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	08da      	lsrs	r2, r3, #3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3208      	adds	r2, #8
 8003760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	08da      	lsrs	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3208      	adds	r2, #8
 800379a:	69b9      	ldr	r1, [r7, #24]
 800379c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 0203 	and.w	r2, r3, #3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80c0 	beq.w	8003962 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	4b66      	ldr	r3, [pc, #408]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80037e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ea:	4a65      	ldr	r2, [pc, #404]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80037ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037f2:	4b63      	ldr	r3, [pc, #396]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037fe:	4a61      	ldr	r2, [pc, #388]	@ (8003984 <HAL_GPIO_Init+0x328>)
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	089b      	lsrs	r3, r3, #2
 8003804:	3302      	adds	r3, #2
 8003806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	220f      	movs	r2, #15
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a58      	ldr	r2, [pc, #352]	@ (8003988 <HAL_GPIO_Init+0x32c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d037      	beq.n	800389a <HAL_GPIO_Init+0x23e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a57      	ldr	r2, [pc, #348]	@ (800398c <HAL_GPIO_Init+0x330>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d031      	beq.n	8003896 <HAL_GPIO_Init+0x23a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a56      	ldr	r2, [pc, #344]	@ (8003990 <HAL_GPIO_Init+0x334>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d02b      	beq.n	8003892 <HAL_GPIO_Init+0x236>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a55      	ldr	r2, [pc, #340]	@ (8003994 <HAL_GPIO_Init+0x338>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d025      	beq.n	800388e <HAL_GPIO_Init+0x232>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a54      	ldr	r2, [pc, #336]	@ (8003998 <HAL_GPIO_Init+0x33c>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d01f      	beq.n	800388a <HAL_GPIO_Init+0x22e>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a53      	ldr	r2, [pc, #332]	@ (800399c <HAL_GPIO_Init+0x340>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d019      	beq.n	8003886 <HAL_GPIO_Init+0x22a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a52      	ldr	r2, [pc, #328]	@ (80039a0 <HAL_GPIO_Init+0x344>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <HAL_GPIO_Init+0x226>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a51      	ldr	r2, [pc, #324]	@ (80039a4 <HAL_GPIO_Init+0x348>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00d      	beq.n	800387e <HAL_GPIO_Init+0x222>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a50      	ldr	r2, [pc, #320]	@ (80039a8 <HAL_GPIO_Init+0x34c>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d007      	beq.n	800387a <HAL_GPIO_Init+0x21e>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a4f      	ldr	r2, [pc, #316]	@ (80039ac <HAL_GPIO_Init+0x350>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d101      	bne.n	8003876 <HAL_GPIO_Init+0x21a>
 8003872:	2309      	movs	r3, #9
 8003874:	e012      	b.n	800389c <HAL_GPIO_Init+0x240>
 8003876:	230a      	movs	r3, #10
 8003878:	e010      	b.n	800389c <HAL_GPIO_Init+0x240>
 800387a:	2308      	movs	r3, #8
 800387c:	e00e      	b.n	800389c <HAL_GPIO_Init+0x240>
 800387e:	2307      	movs	r3, #7
 8003880:	e00c      	b.n	800389c <HAL_GPIO_Init+0x240>
 8003882:	2306      	movs	r3, #6
 8003884:	e00a      	b.n	800389c <HAL_GPIO_Init+0x240>
 8003886:	2305      	movs	r3, #5
 8003888:	e008      	b.n	800389c <HAL_GPIO_Init+0x240>
 800388a:	2304      	movs	r3, #4
 800388c:	e006      	b.n	800389c <HAL_GPIO_Init+0x240>
 800388e:	2303      	movs	r3, #3
 8003890:	e004      	b.n	800389c <HAL_GPIO_Init+0x240>
 8003892:	2302      	movs	r3, #2
 8003894:	e002      	b.n	800389c <HAL_GPIO_Init+0x240>
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <HAL_GPIO_Init+0x240>
 800389a:	2300      	movs	r3, #0
 800389c:	69fa      	ldr	r2, [r7, #28]
 800389e:	f002 0203 	and.w	r2, r2, #3
 80038a2:	0092      	lsls	r2, r2, #2
 80038a4:	4093      	lsls	r3, r2
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038ac:	4935      	ldr	r1, [pc, #212]	@ (8003984 <HAL_GPIO_Init+0x328>)
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	089b      	lsrs	r3, r3, #2
 80038b2:	3302      	adds	r3, #2
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038ba:	4b3d      	ldr	r3, [pc, #244]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	43db      	mvns	r3, r3
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	4013      	ands	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	4313      	orrs	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038de:	4a34      	ldr	r2, [pc, #208]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038e4:	4b32      	ldr	r3, [pc, #200]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	43db      	mvns	r3, r3
 80038ee:	69ba      	ldr	r2, [r7, #24]
 80038f0:	4013      	ands	r3, r2
 80038f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003908:	4a29      	ldr	r2, [pc, #164]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800390e:	4b28      	ldr	r3, [pc, #160]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003932:	4a1f      	ldr	r2, [pc, #124]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003938:	4b1d      	ldr	r3, [pc, #116]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800395c:	4a14      	ldr	r2, [pc, #80]	@ (80039b0 <HAL_GPIO_Init+0x354>)
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	3301      	adds	r3, #1
 8003966:	61fb      	str	r3, [r7, #28]
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	2b0f      	cmp	r3, #15
 800396c:	f67f ae84 	bls.w	8003678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003970:	bf00      	nop
 8003972:	bf00      	nop
 8003974:	3724      	adds	r7, #36	@ 0x24
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800
 8003984:	40013800 	.word	0x40013800
 8003988:	40020000 	.word	0x40020000
 800398c:	40020400 	.word	0x40020400
 8003990:	40020800 	.word	0x40020800
 8003994:	40020c00 	.word	0x40020c00
 8003998:	40021000 	.word	0x40021000
 800399c:	40021400 	.word	0x40021400
 80039a0:	40021800 	.word	0x40021800
 80039a4:	40021c00 	.word	0x40021c00
 80039a8:	40022000 	.word	0x40022000
 80039ac:	40022400 	.word	0x40022400
 80039b0:	40013c00 	.word	0x40013c00

080039b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	807b      	strh	r3, [r7, #2]
 80039c0:	4613      	mov	r3, r2
 80039c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039c4:	787b      	ldrb	r3, [r7, #1]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ca:	887a      	ldrh	r2, [r7, #2]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039d0:	e003      	b.n	80039da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039d2:	887b      	ldrh	r3, [r7, #2]
 80039d4:	041a      	lsls	r2, r3, #16
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	619a      	str	r2, [r3, #24]
}
 80039da:	bf00      	nop
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b086      	sub	sp, #24
 80039ea:	af02      	add	r7, sp, #8
 80039ec:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e059      	b.n	8003aac <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f00b feaa 	bl	800f76c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2203      	movs	r2, #3
 8003a1c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a26:	d102      	bne.n	8003a2e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f005 fa41 	bl	8008eba <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6818      	ldr	r0, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	7c1a      	ldrb	r2, [r3, #16]
 8003a40:	f88d 2000 	strb.w	r2, [sp]
 8003a44:	3304      	adds	r3, #4
 8003a46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a48:	f005 f9c2 	bl	8008dd0 <USB_CoreInit>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d005      	beq.n	8003a5e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2202      	movs	r2, #2
 8003a56:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e026      	b.n	8003aac <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2101      	movs	r1, #1
 8003a64:	4618      	mov	r0, r3
 8003a66:	f005 fa39 	bl	8008edc <USB_SetCurrentMode>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e017      	b.n	8003aac <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6818      	ldr	r0, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	7c1a      	ldrb	r2, [r3, #16]
 8003a84:	f88d 2000 	strb.w	r2, [sp]
 8003a88:	3304      	adds	r3, #4
 8003a8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a8c:	f005 fbe2 	bl	8009254 <USB_HostInit>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d005      	beq.n	8003aa2 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2202      	movs	r2, #2
 8003a9a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e004      	b.n	8003aac <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003ab4:	b590      	push	{r4, r7, lr}
 8003ab6:	b08b      	sub	sp, #44	@ 0x2c
 8003ab8:	af04      	add	r7, sp, #16
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	4608      	mov	r0, r1
 8003abe:	4611      	mov	r1, r2
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	70fb      	strb	r3, [r7, #3]
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	70bb      	strb	r3, [r7, #2]
 8003aca:	4613      	mov	r3, r2
 8003acc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003ace:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ad0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <HAL_HCD_HC_Init+0x2c>
 8003adc:	2302      	movs	r3, #2
 8003ade:	e09d      	b.n	8003c1c <HAL_HCD_HC_Init+0x168>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	3319      	adds	r3, #25
 8003af8:	2200      	movs	r2, #0
 8003afa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	3314      	adds	r3, #20
 8003b0c:	787a      	ldrb	r2, [r7, #1]
 8003b0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003b10:	78fa      	ldrb	r2, [r7, #3]
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	3315      	adds	r3, #21
 8003b20:	78fa      	ldrb	r2, [r7, #3]
 8003b22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003b24:	78fa      	ldrb	r2, [r7, #3]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	1a9b      	subs	r3, r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	3326      	adds	r3, #38	@ 0x26
 8003b34:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003b38:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	78bb      	ldrb	r3, [r7, #2]
 8003b3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b42:	b2d8      	uxtb	r0, r3
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	011b      	lsls	r3, r3, #4
 8003b4a:	1a9b      	subs	r3, r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	3316      	adds	r3, #22
 8003b52:	4602      	mov	r2, r0
 8003b54:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003b56:	78fb      	ldrb	r3, [r7, #3]
 8003b58:	4619      	mov	r1, r3
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 fbc8 	bl	80042f0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003b60:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	da0a      	bge.n	8003b7e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	3317      	adds	r3, #23
 8003b78:	2201      	movs	r2, #1
 8003b7a:	701a      	strb	r2, [r3, #0]
 8003b7c:	e009      	b.n	8003b92 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003b7e:	78fa      	ldrb	r2, [r7, #3]
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	1a9b      	subs	r3, r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	3317      	adds	r3, #23
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f005 fcc0 	bl	800951c <USB_GetHostSpeed>
 8003b9c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003b9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d10b      	bne.n	8003bbe <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003ba6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d107      	bne.n	8003bbe <HAL_HCD_HC_Init+0x10a>
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d104      	bne.n	8003bbe <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2bbc      	cmp	r3, #188	@ 0xbc
 8003bb8:	d901      	bls.n	8003bbe <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003bba:	23bc      	movs	r3, #188	@ 0xbc
 8003bbc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003bbe:	78fa      	ldrb	r2, [r7, #3]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	3318      	adds	r3, #24
 8003bce:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003bd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003bd4:	78fa      	ldrb	r2, [r7, #3]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	b298      	uxth	r0, r3
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	440b      	add	r3, r1
 8003be6:	3328      	adds	r3, #40	@ 0x28
 8003be8:	4602      	mov	r2, r0
 8003bea:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6818      	ldr	r0, [r3, #0]
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	787c      	ldrb	r4, [r7, #1]
 8003bf6:	78ba      	ldrb	r2, [r7, #2]
 8003bf8:	78f9      	ldrb	r1, [r7, #3]
 8003bfa:	9302      	str	r3, [sp, #8]
 8003bfc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003c00:	9301      	str	r3, [sp, #4]
 8003c02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	4623      	mov	r3, r4
 8003c0a:	f005 fcaf 	bl	800956c <USB_HC_Init>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	371c      	adds	r7, #28
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd90      	pop	{r4, r7, pc}

08003c24 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003c30:	2300      	movs	r3, #0
 8003c32:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d101      	bne.n	8003c42 <HAL_HCD_HC_Halt+0x1e>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	e00f      	b.n	8003c62 <HAL_HCD_HC_Halt+0x3e>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	78fa      	ldrb	r2, [r7, #3]
 8003c50:	4611      	mov	r1, r2
 8003c52:	4618      	mov	r0, r3
 8003c54:	f006 f841 	bl	8009cda <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
	...

08003c6c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	4608      	mov	r0, r1
 8003c76:	4611      	mov	r1, r2
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	70fb      	strb	r3, [r7, #3]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	70bb      	strb	r3, [r7, #2]
 8003c82:	4613      	mov	r3, r2
 8003c84:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	440b      	add	r3, r1
 8003c94:	3317      	adds	r3, #23
 8003c96:	78ba      	ldrb	r2, [r7, #2]
 8003c98:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	1a9b      	subs	r3, r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	3326      	adds	r3, #38	@ 0x26
 8003caa:	787a      	ldrb	r2, [r7, #1]
 8003cac:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003cae:	7c3b      	ldrb	r3, [r7, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d114      	bne.n	8003cde <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003cb4:	78fa      	ldrb	r2, [r7, #3]
 8003cb6:	6879      	ldr	r1, [r7, #4]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	1a9b      	subs	r3, r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	332a      	adds	r3, #42	@ 0x2a
 8003cc4:	2203      	movs	r2, #3
 8003cc6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003cc8:	78fa      	ldrb	r2, [r7, #3]
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	1a9b      	subs	r3, r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	3319      	adds	r3, #25
 8003cd8:	7f3a      	ldrb	r2, [r7, #28]
 8003cda:	701a      	strb	r2, [r3, #0]
 8003cdc:	e009      	b.n	8003cf2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003cde:	78fa      	ldrb	r2, [r7, #3]
 8003ce0:	6879      	ldr	r1, [r7, #4]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	011b      	lsls	r3, r3, #4
 8003ce6:	1a9b      	subs	r3, r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	440b      	add	r3, r1
 8003cec:	332a      	adds	r3, #42	@ 0x2a
 8003cee:	2202      	movs	r2, #2
 8003cf0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003cf2:	787b      	ldrb	r3, [r7, #1]
 8003cf4:	2b03      	cmp	r3, #3
 8003cf6:	f200 8102 	bhi.w	8003efe <HAL_HCD_HC_SubmitRequest+0x292>
 8003cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003d00 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d00:	08003d11 	.word	0x08003d11
 8003d04:	08003ee9 	.word	0x08003ee9
 8003d08:	08003dd5 	.word	0x08003dd5
 8003d0c:	08003e5f 	.word	0x08003e5f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003d10:	7c3b      	ldrb	r3, [r7, #16]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	f040 80f5 	bne.w	8003f02 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003d18:	78bb      	ldrb	r3, [r7, #2]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d12d      	bne.n	8003d7a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003d1e:	8b3b      	ldrh	r3, [r7, #24]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d109      	bne.n	8003d38 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	1a9b      	subs	r3, r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	333d      	adds	r3, #61	@ 0x3d
 8003d34:	2201      	movs	r2, #1
 8003d36:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	1a9b      	subs	r3, r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	333d      	adds	r3, #61	@ 0x3d
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10a      	bne.n	8003d64 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003d4e:	78fa      	ldrb	r2, [r7, #3]
 8003d50:	6879      	ldr	r1, [r7, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	1a9b      	subs	r3, r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	332a      	adds	r3, #42	@ 0x2a
 8003d5e:	2200      	movs	r2, #0
 8003d60:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003d62:	e0ce      	b.n	8003f02 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003d64:	78fa      	ldrb	r2, [r7, #3]
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	011b      	lsls	r3, r3, #4
 8003d6c:	1a9b      	subs	r3, r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	332a      	adds	r3, #42	@ 0x2a
 8003d74:	2202      	movs	r2, #2
 8003d76:	701a      	strb	r2, [r3, #0]
      break;
 8003d78:	e0c3      	b.n	8003f02 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003d7a:	78fa      	ldrb	r2, [r7, #3]
 8003d7c:	6879      	ldr	r1, [r7, #4]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	011b      	lsls	r3, r3, #4
 8003d82:	1a9b      	subs	r3, r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	440b      	add	r3, r1
 8003d88:	331a      	adds	r3, #26
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	f040 80b8 	bne.w	8003f02 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003d92:	78fa      	ldrb	r2, [r7, #3]
 8003d94:	6879      	ldr	r1, [r7, #4]
 8003d96:	4613      	mov	r3, r2
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	1a9b      	subs	r3, r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	440b      	add	r3, r1
 8003da0:	333c      	adds	r3, #60	@ 0x3c
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10a      	bne.n	8003dbe <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	332a      	adds	r3, #42	@ 0x2a
 8003db8:	2200      	movs	r2, #0
 8003dba:	701a      	strb	r2, [r3, #0]
      break;
 8003dbc:	e0a1      	b.n	8003f02 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	332a      	adds	r3, #42	@ 0x2a
 8003dce:	2202      	movs	r2, #2
 8003dd0:	701a      	strb	r2, [r3, #0]
      break;
 8003dd2:	e096      	b.n	8003f02 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003dd4:	78bb      	ldrb	r3, [r7, #2]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d120      	bne.n	8003e1c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003dda:	78fa      	ldrb	r2, [r7, #3]
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	4613      	mov	r3, r2
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	1a9b      	subs	r3, r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	440b      	add	r3, r1
 8003de8:	333d      	adds	r3, #61	@ 0x3d
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10a      	bne.n	8003e06 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	1a9b      	subs	r3, r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	332a      	adds	r3, #42	@ 0x2a
 8003e00:	2200      	movs	r2, #0
 8003e02:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003e04:	e07e      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	1a9b      	subs	r3, r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	332a      	adds	r3, #42	@ 0x2a
 8003e16:	2202      	movs	r2, #2
 8003e18:	701a      	strb	r2, [r3, #0]
      break;
 8003e1a:	e073      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	4613      	mov	r3, r2
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	1a9b      	subs	r3, r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	333c      	adds	r3, #60	@ 0x3c
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10a      	bne.n	8003e48 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	332a      	adds	r3, #42	@ 0x2a
 8003e42:	2200      	movs	r2, #0
 8003e44:	701a      	strb	r2, [r3, #0]
      break;
 8003e46:	e05d      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	440b      	add	r3, r1
 8003e56:	332a      	adds	r3, #42	@ 0x2a
 8003e58:	2202      	movs	r2, #2
 8003e5a:	701a      	strb	r2, [r3, #0]
      break;
 8003e5c:	e052      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003e5e:	78bb      	ldrb	r3, [r7, #2]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d120      	bne.n	8003ea6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003e64:	78fa      	ldrb	r2, [r7, #3]
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	333d      	adds	r3, #61	@ 0x3d
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10a      	bne.n	8003e90 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	1a9b      	subs	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	440b      	add	r3, r1
 8003e88:	332a      	adds	r3, #42	@ 0x2a
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003e8e:	e039      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	1a9b      	subs	r3, r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	332a      	adds	r3, #42	@ 0x2a
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	701a      	strb	r2, [r3, #0]
      break;
 8003ea4:	e02e      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003ea6:	78fa      	ldrb	r2, [r7, #3]
 8003ea8:	6879      	ldr	r1, [r7, #4]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	011b      	lsls	r3, r3, #4
 8003eae:	1a9b      	subs	r3, r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	333c      	adds	r3, #60	@ 0x3c
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10a      	bne.n	8003ed2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ebc:	78fa      	ldrb	r2, [r7, #3]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	011b      	lsls	r3, r3, #4
 8003ec4:	1a9b      	subs	r3, r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	332a      	adds	r3, #42	@ 0x2a
 8003ecc:	2200      	movs	r2, #0
 8003ece:	701a      	strb	r2, [r3, #0]
      break;
 8003ed0:	e018      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ed2:	78fa      	ldrb	r2, [r7, #3]
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	1a9b      	subs	r3, r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	440b      	add	r3, r1
 8003ee0:	332a      	adds	r3, #42	@ 0x2a
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	701a      	strb	r2, [r3, #0]
      break;
 8003ee6:	e00d      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	332a      	adds	r3, #42	@ 0x2a
 8003ef8:	2200      	movs	r2, #0
 8003efa:	701a      	strb	r2, [r3, #0]
      break;
 8003efc:	e002      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003efe:	bf00      	nop
 8003f00:	e000      	b.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003f02:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003f04:	78fa      	ldrb	r2, [r7, #3]
 8003f06:	6879      	ldr	r1, [r7, #4]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	332c      	adds	r3, #44	@ 0x2c
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003f18:	78fa      	ldrb	r2, [r7, #3]
 8003f1a:	8b39      	ldrh	r1, [r7, #24]
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4403      	add	r3, r0
 8003f28:	3334      	adds	r3, #52	@ 0x34
 8003f2a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	011b      	lsls	r3, r3, #4
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	334c      	adds	r3, #76	@ 0x4c
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003f40:	78fa      	ldrb	r2, [r7, #3]
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	4613      	mov	r3, r2
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	3338      	adds	r3, #56	@ 0x38
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003f54:	78fa      	ldrb	r2, [r7, #3]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	3315      	adds	r3, #21
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003f68:	78fa      	ldrb	r2, [r7, #3]
 8003f6a:	6879      	ldr	r1, [r7, #4]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	440b      	add	r3, r1
 8003f76:	334d      	adds	r3, #77	@ 0x4d
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	78fa      	ldrb	r2, [r7, #3]
 8003f82:	4613      	mov	r3, r2
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	3310      	adds	r3, #16
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	4413      	add	r3, r2
 8003f90:	1d19      	adds	r1, r3, #4
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	799b      	ldrb	r3, [r3, #6]
 8003f96:	461a      	mov	r2, r3
 8003f98:	f005 fc14 	bl	80097c4 <USB_HC_StartXfer>
 8003f9c:	4603      	mov	r3, r0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop

08003fa8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f005 f902 	bl	80091c8 <USB_GetMode>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	f040 80fb 	bne.w	80041c2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f005 f8c5 	bl	8009160 <USB_ReadInterrupts>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 80f1 	beq.w	80041c0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f005 f8bc 	bl	8009160 <USB_ReadInterrupts>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ff2:	d104      	bne.n	8003ffe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003ffc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f005 f8ac 	bl	8009160 <USB_ReadInterrupts>
 8004008:	4603      	mov	r3, r0
 800400a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800400e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004012:	d104      	bne.n	800401e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800401c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f005 f89c 	bl	8009160 <USB_ReadInterrupts>
 8004028:	4603      	mov	r3, r0
 800402a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800402e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004032:	d104      	bne.n	800403e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800403c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4618      	mov	r0, r3
 8004044:	f005 f88c 	bl	8009160 <USB_ReadInterrupts>
 8004048:	4603      	mov	r3, r0
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b02      	cmp	r3, #2
 8004050:	d103      	bne.n	800405a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2202      	movs	r2, #2
 8004058:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f005 f87e 	bl	8009160 <USB_ReadInterrupts>
 8004064:	4603      	mov	r3, r0
 8004066:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800406a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800406e:	d120      	bne.n	80040b2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004078:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d113      	bne.n	80040b2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800408a:	2110      	movs	r1, #16
 800408c:	6938      	ldr	r0, [r7, #16]
 800408e:	f004 ff71 	bl	8008f74 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004092:	6938      	ldr	r0, [r7, #16]
 8004094:	f004 ffa0 	bl	8008fd8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	7a5b      	ldrb	r3, [r3, #9]
 800409c:	2b02      	cmp	r3, #2
 800409e:	d105      	bne.n	80040ac <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2101      	movs	r1, #1
 80040a6:	4618      	mov	r0, r3
 80040a8:	f005 f998 	bl	80093dc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f00b fbd7 	bl	800f860 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f005 f852 	bl	8009160 <USB_ReadInterrupts>
 80040bc:	4603      	mov	r3, r0
 80040be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040c6:	d102      	bne.n	80040ce <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f001 fd4d 	bl	8005b68 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f005 f844 	bl	8009160 <USB_ReadInterrupts>
 80040d8:	4603      	mov	r3, r0
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b08      	cmp	r3, #8
 80040e0:	d106      	bne.n	80040f0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f00b fba0 	bl	800f828 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2208      	movs	r2, #8
 80040ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f005 f833 	bl	8009160 <USB_ReadInterrupts>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004100:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004104:	d139      	bne.n	800417a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f005 fdd4 	bl	8009cb8 <USB_HC_ReadInterrupt>
 8004110:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004112:	2300      	movs	r3, #0
 8004114:	617b      	str	r3, [r7, #20]
 8004116:	e025      	b.n	8004164 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	fa22 f303 	lsr.w	r3, r2, r3
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d018      	beq.n	800415e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	015a      	lsls	r2, r3, #5
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800413e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004142:	d106      	bne.n	8004152 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	b2db      	uxtb	r3, r3
 8004148:	4619      	mov	r1, r3
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f905 	bl	800435a <HCD_HC_IN_IRQHandler>
 8004150:	e005      	b.n	800415e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	4619      	mov	r1, r3
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 ff67 	bl	800502c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	3301      	adds	r3, #1
 8004162:	617b      	str	r3, [r7, #20]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	795b      	ldrb	r3, [r3, #5]
 8004168:	461a      	mov	r2, r3
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	4293      	cmp	r3, r2
 800416e:	d3d3      	bcc.n	8004118 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004178:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f004 ffee 	bl	8009160 <USB_ReadInterrupts>
 8004184:	4603      	mov	r3, r0
 8004186:	f003 0310 	and.w	r3, r3, #16
 800418a:	2b10      	cmp	r3, #16
 800418c:	d101      	bne.n	8004192 <HAL_HCD_IRQHandler+0x1ea>
 800418e:	2301      	movs	r3, #1
 8004190:	e000      	b.n	8004194 <HAL_HCD_IRQHandler+0x1ec>
 8004192:	2300      	movs	r3, #0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d014      	beq.n	80041c2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0210 	bic.w	r2, r2, #16
 80041a6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f001 fbfe 	bl	80059aa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699a      	ldr	r2, [r3, #24]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f042 0210 	orr.w	r2, r2, #16
 80041bc:	619a      	str	r2, [r3, #24]
 80041be:	e000      	b.n	80041c2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80041c0:	bf00      	nop
    }
  }
}
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d101      	bne.n	80041de <HAL_HCD_Start+0x16>
 80041da:	2302      	movs	r3, #2
 80041dc:	e013      	b.n	8004206 <HAL_HCD_Start+0x3e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2101      	movs	r1, #1
 80041ec:	4618      	mov	r0, r3
 80041ee:	f005 f95c 	bl	80094aa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f004 fe4e 	bl	8008e98 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <HAL_HCD_Stop+0x16>
 8004220:	2302      	movs	r3, #2
 8004222:	e00d      	b.n	8004240 <HAL_HCD_Stop+0x32>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f005 feaf 	bl	8009f94 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f005 f8fe 	bl	8009456 <USB_ResetPort>
 800425a:	4603      	mov	r3, r0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004270:	78fa      	ldrb	r2, [r7, #3]
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	1a9b      	subs	r3, r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	440b      	add	r3, r1
 800427e:	334c      	adds	r3, #76	@ 0x4c
 8004280:	781b      	ldrb	r3, [r3, #0]
}
 8004282:	4618      	mov	r0, r3
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	460b      	mov	r3, r1
 8004298:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800429a:	78fa      	ldrb	r2, [r7, #3]
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	440b      	add	r3, r1
 80042a8:	3338      	adds	r3, #56	@ 0x38
 80042aa:	681b      	ldr	r3, [r3, #0]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f005 f940 	bl	800954a <USB_GetCurrentFrame>
 80042ca:	4603      	mov	r3, r0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f005 f91b 	bl	800951c <USB_GetHostSpeed>
 80042e6:	4603      	mov	r3, r0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	460b      	mov	r3, r1
 80042fa:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	331a      	adds	r3, #26
 800430c:	2200      	movs	r2, #0
 800430e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004310:	78fa      	ldrb	r2, [r7, #3]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	331b      	adds	r3, #27
 8004320:	2200      	movs	r2, #0
 8004322:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004324:	78fa      	ldrb	r2, [r7, #3]
 8004326:	6879      	ldr	r1, [r7, #4]
 8004328:	4613      	mov	r3, r2
 800432a:	011b      	lsls	r3, r3, #4
 800432c:	1a9b      	subs	r3, r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	440b      	add	r3, r1
 8004332:	3325      	adds	r3, #37	@ 0x25
 8004334:	2200      	movs	r2, #0
 8004336:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004338:	78fa      	ldrb	r2, [r7, #3]
 800433a:	6879      	ldr	r1, [r7, #4]
 800433c:	4613      	mov	r3, r2
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	3324      	adds	r3, #36	@ 0x24
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b086      	sub	sp, #24
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	460b      	mov	r3, r1
 8004364:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	78fa      	ldrb	r2, [r7, #3]
 8004376:	4611      	mov	r1, r2
 8004378:	4618      	mov	r0, r3
 800437a:	f004 ff04 	bl	8009186 <USB_ReadChInterrupts>
 800437e:	4603      	mov	r3, r0
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b04      	cmp	r3, #4
 8004386:	d11a      	bne.n	80043be <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004388:	78fb      	ldrb	r3, [r7, #3]
 800438a:	015a      	lsls	r2, r3, #5
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4413      	add	r3, r2
 8004390:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004394:	461a      	mov	r2, r3
 8004396:	2304      	movs	r3, #4
 8004398:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800439a:	78fa      	ldrb	r2, [r7, #3]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	334d      	adds	r3, #77	@ 0x4d
 80043aa:	2207      	movs	r2, #7
 80043ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	78fa      	ldrb	r2, [r7, #3]
 80043b4:	4611      	mov	r1, r2
 80043b6:	4618      	mov	r0, r3
 80043b8:	f005 fc8f 	bl	8009cda <USB_HC_Halt>
 80043bc:	e09e      	b.n	80044fc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	4611      	mov	r1, r2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f004 fedd 	bl	8009186 <USB_ReadChInterrupts>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043d6:	d11b      	bne.n	8004410 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80043d8:	78fb      	ldrb	r3, [r7, #3]
 80043da:	015a      	lsls	r2, r3, #5
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	4413      	add	r3, r2
 80043e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043e4:	461a      	mov	r2, r3
 80043e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	334d      	adds	r3, #77	@ 0x4d
 80043fc:	2208      	movs	r2, #8
 80043fe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	78fa      	ldrb	r2, [r7, #3]
 8004406:	4611      	mov	r1, r2
 8004408:	4618      	mov	r0, r3
 800440a:	f005 fc66 	bl	8009cda <USB_HC_Halt>
 800440e:	e075      	b.n	80044fc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	4611      	mov	r1, r2
 8004418:	4618      	mov	r0, r3
 800441a:	f004 feb4 	bl	8009186 <USB_ReadChInterrupts>
 800441e:	4603      	mov	r3, r0
 8004420:	f003 0308 	and.w	r3, r3, #8
 8004424:	2b08      	cmp	r3, #8
 8004426:	d11a      	bne.n	800445e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004428:	78fb      	ldrb	r3, [r7, #3]
 800442a:	015a      	lsls	r2, r3, #5
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4413      	add	r3, r2
 8004430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004434:	461a      	mov	r2, r3
 8004436:	2308      	movs	r3, #8
 8004438:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800443a:	78fa      	ldrb	r2, [r7, #3]
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	334d      	adds	r3, #77	@ 0x4d
 800444a:	2206      	movs	r2, #6
 800444c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	78fa      	ldrb	r2, [r7, #3]
 8004454:	4611      	mov	r1, r2
 8004456:	4618      	mov	r0, r3
 8004458:	f005 fc3f 	bl	8009cda <USB_HC_Halt>
 800445c:	e04e      	b.n	80044fc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	78fa      	ldrb	r2, [r7, #3]
 8004464:	4611      	mov	r1, r2
 8004466:	4618      	mov	r0, r3
 8004468:	f004 fe8d 	bl	8009186 <USB_ReadChInterrupts>
 800446c:	4603      	mov	r3, r0
 800446e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004476:	d11b      	bne.n	80044b0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004478:	78fb      	ldrb	r3, [r7, #3]
 800447a:	015a      	lsls	r2, r3, #5
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	4413      	add	r3, r2
 8004480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004484:	461a      	mov	r2, r3
 8004486:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800448a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	4613      	mov	r3, r2
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	1a9b      	subs	r3, r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	334d      	adds	r3, #77	@ 0x4d
 800449c:	2209      	movs	r2, #9
 800449e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	4611      	mov	r1, r2
 80044a8:	4618      	mov	r0, r3
 80044aa:	f005 fc16 	bl	8009cda <USB_HC_Halt>
 80044ae:	e025      	b.n	80044fc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	78fa      	ldrb	r2, [r7, #3]
 80044b6:	4611      	mov	r1, r2
 80044b8:	4618      	mov	r0, r3
 80044ba:	f004 fe64 	bl	8009186 <USB_ReadChInterrupts>
 80044be:	4603      	mov	r3, r0
 80044c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c4:	2b80      	cmp	r3, #128	@ 0x80
 80044c6:	d119      	bne.n	80044fc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80044c8:	78fb      	ldrb	r3, [r7, #3]
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d4:	461a      	mov	r2, r3
 80044d6:	2380      	movs	r3, #128	@ 0x80
 80044d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80044da:	78fa      	ldrb	r2, [r7, #3]
 80044dc:	6879      	ldr	r1, [r7, #4]
 80044de:	4613      	mov	r3, r2
 80044e0:	011b      	lsls	r3, r3, #4
 80044e2:	1a9b      	subs	r3, r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	440b      	add	r3, r1
 80044e8:	334d      	adds	r3, #77	@ 0x4d
 80044ea:	2207      	movs	r2, #7
 80044ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	4611      	mov	r1, r2
 80044f6:	4618      	mov	r0, r3
 80044f8:	f005 fbef 	bl	8009cda <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	78fa      	ldrb	r2, [r7, #3]
 8004502:	4611      	mov	r1, r2
 8004504:	4618      	mov	r0, r3
 8004506:	f004 fe3e 	bl	8009186 <USB_ReadChInterrupts>
 800450a:	4603      	mov	r3, r0
 800450c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004510:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004514:	d112      	bne.n	800453c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	78fa      	ldrb	r2, [r7, #3]
 800451c:	4611      	mov	r1, r2
 800451e:	4618      	mov	r0, r3
 8004520:	f005 fbdb 	bl	8009cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004524:	78fb      	ldrb	r3, [r7, #3]
 8004526:	015a      	lsls	r2, r3, #5
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	4413      	add	r3, r2
 800452c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004530:	461a      	mov	r2, r3
 8004532:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004536:	6093      	str	r3, [r2, #8]
 8004538:	f000 bd75 	b.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	4611      	mov	r1, r2
 8004544:	4618      	mov	r0, r3
 8004546:	f004 fe1e 	bl	8009186 <USB_ReadChInterrupts>
 800454a:	4603      	mov	r3, r0
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b01      	cmp	r3, #1
 8004552:	f040 8128 	bne.w	80047a6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004556:	78fb      	ldrb	r3, [r7, #3]
 8004558:	015a      	lsls	r2, r3, #5
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	4413      	add	r3, r2
 800455e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004562:	461a      	mov	r2, r3
 8004564:	2320      	movs	r3, #32
 8004566:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004568:	78fa      	ldrb	r2, [r7, #3]
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	4613      	mov	r3, r2
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	440b      	add	r3, r1
 8004576:	331b      	adds	r3, #27
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d119      	bne.n	80045b2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	331b      	adds	r3, #27
 800458e:	2200      	movs	r2, #0
 8004590:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004592:	78fb      	ldrb	r3, [r7, #3]
 8004594:	015a      	lsls	r2, r3, #5
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	4413      	add	r3, r2
 800459a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	78fa      	ldrb	r2, [r7, #3]
 80045a2:	0151      	lsls	r1, r2, #5
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	440a      	add	r2, r1
 80045a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	799b      	ldrb	r3, [r3, #6]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01b      	beq.n	80045f2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80045ba:	78fa      	ldrb	r2, [r7, #3]
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	1a9b      	subs	r3, r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	3330      	adds	r3, #48	@ 0x30
 80045ca:	6819      	ldr	r1, [r3, #0]
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	015a      	lsls	r2, r3, #5
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	4413      	add	r3, r2
 80045d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045de:	78fa      	ldrb	r2, [r7, #3]
 80045e0:	1ac9      	subs	r1, r1, r3
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	4613      	mov	r3, r2
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	1a9b      	subs	r3, r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4403      	add	r3, r0
 80045ee:	3338      	adds	r3, #56	@ 0x38
 80045f0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80045f2:	78fa      	ldrb	r2, [r7, #3]
 80045f4:	6879      	ldr	r1, [r7, #4]
 80045f6:	4613      	mov	r3, r2
 80045f8:	011b      	lsls	r3, r3, #4
 80045fa:	1a9b      	subs	r3, r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	334d      	adds	r3, #77	@ 0x4d
 8004602:	2201      	movs	r2, #1
 8004604:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004606:	78fa      	ldrb	r2, [r7, #3]
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	4613      	mov	r3, r2
 800460c:	011b      	lsls	r3, r3, #4
 800460e:	1a9b      	subs	r3, r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	440b      	add	r3, r1
 8004614:	3344      	adds	r3, #68	@ 0x44
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800461a:	78fb      	ldrb	r3, [r7, #3]
 800461c:	015a      	lsls	r2, r3, #5
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	4413      	add	r3, r2
 8004622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004626:	461a      	mov	r2, r3
 8004628:	2301      	movs	r3, #1
 800462a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800462c:	78fa      	ldrb	r2, [r7, #3]
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	4613      	mov	r3, r2
 8004632:	011b      	lsls	r3, r3, #4
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	3326      	adds	r3, #38	@ 0x26
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00a      	beq.n	8004658 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004642:	78fa      	ldrb	r2, [r7, #3]
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	011b      	lsls	r3, r3, #4
 800464a:	1a9b      	subs	r3, r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	440b      	add	r3, r1
 8004650:	3326      	adds	r3, #38	@ 0x26
 8004652:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004654:	2b02      	cmp	r3, #2
 8004656:	d110      	bne.n	800467a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	78fa      	ldrb	r2, [r7, #3]
 800465e:	4611      	mov	r1, r2
 8004660:	4618      	mov	r0, r3
 8004662:	f005 fb3a 	bl	8009cda <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004666:	78fb      	ldrb	r3, [r7, #3]
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4413      	add	r3, r2
 800466e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004672:	461a      	mov	r2, r3
 8004674:	2310      	movs	r3, #16
 8004676:	6093      	str	r3, [r2, #8]
 8004678:	e03d      	b.n	80046f6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800467a:	78fa      	ldrb	r2, [r7, #3]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3326      	adds	r3, #38	@ 0x26
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b03      	cmp	r3, #3
 800468e:	d00a      	beq.n	80046a6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004690:	78fa      	ldrb	r2, [r7, #3]
 8004692:	6879      	ldr	r1, [r7, #4]
 8004694:	4613      	mov	r3, r2
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	1a9b      	subs	r3, r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	440b      	add	r3, r1
 800469e:	3326      	adds	r3, #38	@ 0x26
 80046a0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d127      	bne.n	80046f6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80046a6:	78fb      	ldrb	r3, [r7, #3]
 80046a8:	015a      	lsls	r2, r3, #5
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	4413      	add	r3, r2
 80046ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	78fa      	ldrb	r2, [r7, #3]
 80046b6:	0151      	lsls	r1, r2, #5
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	440a      	add	r2, r1
 80046bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80046c4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	4613      	mov	r3, r2
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	440b      	add	r3, r1
 80046d4:	334c      	adds	r3, #76	@ 0x4c
 80046d6:	2201      	movs	r2, #1
 80046d8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80046da:	78fa      	ldrb	r2, [r7, #3]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	1a9b      	subs	r3, r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	334c      	adds	r3, #76	@ 0x4c
 80046ea:	781a      	ldrb	r2, [r3, #0]
 80046ec:	78fb      	ldrb	r3, [r7, #3]
 80046ee:	4619      	mov	r1, r3
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f00b f8c3 	bl	800f87c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	799b      	ldrb	r3, [r3, #6]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d13b      	bne.n	8004776 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80046fe:	78fa      	ldrb	r2, [r7, #3]
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	4613      	mov	r3, r2
 8004704:	011b      	lsls	r3, r3, #4
 8004706:	1a9b      	subs	r3, r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	440b      	add	r3, r1
 800470c:	3338      	adds	r3, #56	@ 0x38
 800470e:	6819      	ldr	r1, [r3, #0]
 8004710:	78fa      	ldrb	r2, [r7, #3]
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	4613      	mov	r3, r2
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	1a9b      	subs	r3, r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4403      	add	r3, r0
 800471e:	3328      	adds	r3, #40	@ 0x28
 8004720:	881b      	ldrh	r3, [r3, #0]
 8004722:	440b      	add	r3, r1
 8004724:	1e59      	subs	r1, r3, #1
 8004726:	78fa      	ldrb	r2, [r7, #3]
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	4613      	mov	r3, r2
 800472c:	011b      	lsls	r3, r3, #4
 800472e:	1a9b      	subs	r3, r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	4403      	add	r3, r0
 8004734:	3328      	adds	r3, #40	@ 0x28
 8004736:	881b      	ldrh	r3, [r3, #0]
 8004738:	fbb1 f3f3 	udiv	r3, r1, r3
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 8470 	beq.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004746:	78fa      	ldrb	r2, [r7, #3]
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	4613      	mov	r3, r2
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	1a9b      	subs	r3, r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	440b      	add	r3, r1
 8004754:	333c      	adds	r3, #60	@ 0x3c
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	78fa      	ldrb	r2, [r7, #3]
 800475a:	f083 0301 	eor.w	r3, r3, #1
 800475e:	b2d8      	uxtb	r0, r3
 8004760:	6879      	ldr	r1, [r7, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	440b      	add	r3, r1
 800476c:	333c      	adds	r3, #60	@ 0x3c
 800476e:	4602      	mov	r2, r0
 8004770:	701a      	strb	r2, [r3, #0]
 8004772:	f000 bc58 	b.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004776:	78fa      	ldrb	r2, [r7, #3]
 8004778:	6879      	ldr	r1, [r7, #4]
 800477a:	4613      	mov	r3, r2
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	1a9b      	subs	r3, r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	440b      	add	r3, r1
 8004784:	333c      	adds	r3, #60	@ 0x3c
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	78fa      	ldrb	r2, [r7, #3]
 800478a:	f083 0301 	eor.w	r3, r3, #1
 800478e:	b2d8      	uxtb	r0, r3
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	4613      	mov	r3, r2
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	440b      	add	r3, r1
 800479c:	333c      	adds	r3, #60	@ 0x3c
 800479e:	4602      	mov	r2, r0
 80047a0:	701a      	strb	r2, [r3, #0]
 80047a2:	f000 bc40 	b.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	78fa      	ldrb	r2, [r7, #3]
 80047ac:	4611      	mov	r1, r2
 80047ae:	4618      	mov	r0, r3
 80047b0:	f004 fce9 	bl	8009186 <USB_ReadChInterrupts>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b20      	cmp	r3, #32
 80047bc:	d131      	bne.n	8004822 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80047be:	78fb      	ldrb	r3, [r7, #3]
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047ca:	461a      	mov	r2, r3
 80047cc:	2320      	movs	r3, #32
 80047ce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80047d0:	78fa      	ldrb	r2, [r7, #3]
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	4613      	mov	r3, r2
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	1a9b      	subs	r3, r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	331a      	adds	r3, #26
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	f040 841f 	bne.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80047e8:	78fa      	ldrb	r2, [r7, #3]
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	4613      	mov	r3, r2
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	1a9b      	subs	r3, r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	331b      	adds	r3, #27
 80047f8:	2201      	movs	r2, #1
 80047fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80047fc:	78fa      	ldrb	r2, [r7, #3]
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	4613      	mov	r3, r2
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	1a9b      	subs	r3, r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	334d      	adds	r3, #77	@ 0x4d
 800480c:	2203      	movs	r2, #3
 800480e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	78fa      	ldrb	r2, [r7, #3]
 8004816:	4611      	mov	r1, r2
 8004818:	4618      	mov	r0, r3
 800481a:	f005 fa5e 	bl	8009cda <USB_HC_Halt>
 800481e:	f000 bc02 	b.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f004 fcab 	bl	8009186 <USB_ReadChInterrupts>
 8004830:	4603      	mov	r3, r0
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b02      	cmp	r3, #2
 8004838:	f040 8305 	bne.w	8004e46 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800483c:	78fb      	ldrb	r3, [r7, #3]
 800483e:	015a      	lsls	r2, r3, #5
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	4413      	add	r3, r2
 8004844:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004848:	461a      	mov	r2, r3
 800484a:	2302      	movs	r3, #2
 800484c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800484e:	78fa      	ldrb	r2, [r7, #3]
 8004850:	6879      	ldr	r1, [r7, #4]
 8004852:	4613      	mov	r3, r2
 8004854:	011b      	lsls	r3, r3, #4
 8004856:	1a9b      	subs	r3, r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	334d      	adds	r3, #77	@ 0x4d
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d114      	bne.n	800488e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004864:	78fa      	ldrb	r2, [r7, #3]
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	4613      	mov	r3, r2
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	1a9b      	subs	r3, r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	440b      	add	r3, r1
 8004872:	334d      	adds	r3, #77	@ 0x4d
 8004874:	2202      	movs	r2, #2
 8004876:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004878:	78fa      	ldrb	r2, [r7, #3]
 800487a:	6879      	ldr	r1, [r7, #4]
 800487c:	4613      	mov	r3, r2
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	1a9b      	subs	r3, r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	334c      	adds	r3, #76	@ 0x4c
 8004888:	2201      	movs	r2, #1
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	e2cc      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800488e:	78fa      	ldrb	r2, [r7, #3]
 8004890:	6879      	ldr	r1, [r7, #4]
 8004892:	4613      	mov	r3, r2
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	1a9b      	subs	r3, r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	440b      	add	r3, r1
 800489c:	334d      	adds	r3, #77	@ 0x4d
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b06      	cmp	r3, #6
 80048a2:	d114      	bne.n	80048ce <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048a4:	78fa      	ldrb	r2, [r7, #3]
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	4613      	mov	r3, r2
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	1a9b      	subs	r3, r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	334d      	adds	r3, #77	@ 0x4d
 80048b4:	2202      	movs	r2, #2
 80048b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334c      	adds	r3, #76	@ 0x4c
 80048c8:	2205      	movs	r2, #5
 80048ca:	701a      	strb	r2, [r3, #0]
 80048cc:	e2ac      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80048ce:	78fa      	ldrb	r2, [r7, #3]
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	334d      	adds	r3, #77	@ 0x4d
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	2b07      	cmp	r3, #7
 80048e2:	d00b      	beq.n	80048fc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80048e4:	78fa      	ldrb	r2, [r7, #3]
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	4613      	mov	r3, r2
 80048ea:	011b      	lsls	r3, r3, #4
 80048ec:	1a9b      	subs	r3, r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	334d      	adds	r3, #77	@ 0x4d
 80048f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80048f6:	2b09      	cmp	r3, #9
 80048f8:	f040 80a6 	bne.w	8004a48 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048fc:	78fa      	ldrb	r2, [r7, #3]
 80048fe:	6879      	ldr	r1, [r7, #4]
 8004900:	4613      	mov	r3, r2
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	1a9b      	subs	r3, r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	440b      	add	r3, r1
 800490a:	334d      	adds	r3, #77	@ 0x4d
 800490c:	2202      	movs	r2, #2
 800490e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	3344      	adds	r3, #68	@ 0x44
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	1c59      	adds	r1, r3, #1
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	4403      	add	r3, r0
 8004930:	3344      	adds	r3, #68	@ 0x44
 8004932:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004934:	78fa      	ldrb	r2, [r7, #3]
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	4613      	mov	r3, r2
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	3344      	adds	r3, #68	@ 0x44
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b02      	cmp	r3, #2
 8004948:	d943      	bls.n	80049d2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	3344      	adds	r3, #68	@ 0x44
 800495a:	2200      	movs	r2, #0
 800495c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800495e:	78fa      	ldrb	r2, [r7, #3]
 8004960:	6879      	ldr	r1, [r7, #4]
 8004962:	4613      	mov	r3, r2
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	1a9b      	subs	r3, r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	440b      	add	r3, r1
 800496c:	331a      	adds	r3, #26
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d123      	bne.n	80049bc <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	1a9b      	subs	r3, r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	331b      	adds	r3, #27
 8004984:	2200      	movs	r2, #0
 8004986:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004988:	78fa      	ldrb	r2, [r7, #3]
 800498a:	6879      	ldr	r1, [r7, #4]
 800498c:	4613      	mov	r3, r2
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	1a9b      	subs	r3, r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	440b      	add	r3, r1
 8004996:	331c      	adds	r3, #28
 8004998:	2200      	movs	r2, #0
 800499a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800499c:	78fb      	ldrb	r3, [r7, #3]
 800499e:	015a      	lsls	r2, r3, #5
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	4413      	add	r3, r2
 80049a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	78fa      	ldrb	r2, [r7, #3]
 80049ac:	0151      	lsls	r1, r2, #5
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	440a      	add	r2, r1
 80049b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ba:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80049bc:	78fa      	ldrb	r2, [r7, #3]
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	4613      	mov	r3, r2
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	1a9b      	subs	r3, r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	334c      	adds	r3, #76	@ 0x4c
 80049cc:	2204      	movs	r2, #4
 80049ce:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80049d0:	e229      	b.n	8004e26 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049d2:	78fa      	ldrb	r2, [r7, #3]
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	4613      	mov	r3, r2
 80049d8:	011b      	lsls	r3, r3, #4
 80049da:	1a9b      	subs	r3, r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	334c      	adds	r3, #76	@ 0x4c
 80049e2:	2202      	movs	r2, #2
 80049e4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049e6:	78fa      	ldrb	r2, [r7, #3]
 80049e8:	6879      	ldr	r1, [r7, #4]
 80049ea:	4613      	mov	r3, r2
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	1a9b      	subs	r3, r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	440b      	add	r3, r1
 80049f4:	3326      	adds	r3, #38	@ 0x26
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00b      	beq.n	8004a14 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80049fc:	78fa      	ldrb	r2, [r7, #3]
 80049fe:	6879      	ldr	r1, [r7, #4]
 8004a00:	4613      	mov	r3, r2
 8004a02:	011b      	lsls	r3, r3, #4
 8004a04:	1a9b      	subs	r3, r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	440b      	add	r3, r1
 8004a0a:	3326      	adds	r3, #38	@ 0x26
 8004a0c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	f040 8209 	bne.w	8004e26 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a14:	78fb      	ldrb	r3, [r7, #3]
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a2a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a32:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a40:	461a      	mov	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a46:	e1ee      	b.n	8004e26 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004a48:	78fa      	ldrb	r2, [r7, #3]
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	334d      	adds	r3, #77	@ 0x4d
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	2b05      	cmp	r3, #5
 8004a5c:	f040 80c8 	bne.w	8004bf0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a60:	78fa      	ldrb	r2, [r7, #3]
 8004a62:	6879      	ldr	r1, [r7, #4]
 8004a64:	4613      	mov	r3, r2
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	1a9b      	subs	r3, r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	440b      	add	r3, r1
 8004a6e:	334d      	adds	r3, #77	@ 0x4d
 8004a70:	2202      	movs	r2, #2
 8004a72:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004a74:	78fa      	ldrb	r2, [r7, #3]
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	1a9b      	subs	r3, r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	331b      	adds	r3, #27
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	f040 81ce 	bne.w	8004e28 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004a8c:	78fa      	ldrb	r2, [r7, #3]
 8004a8e:	6879      	ldr	r1, [r7, #4]
 8004a90:	4613      	mov	r3, r2
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	1a9b      	subs	r3, r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	3326      	adds	r3, #38	@ 0x26
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	d16b      	bne.n	8004b7a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004aa2:	78fa      	ldrb	r2, [r7, #3]
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	1a9b      	subs	r3, r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3348      	adds	r3, #72	@ 0x48
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	1c59      	adds	r1, r3, #1
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4403      	add	r3, r0
 8004ac2:	3348      	adds	r3, #72	@ 0x48
 8004ac4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004ac6:	78fa      	ldrb	r2, [r7, #3]
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	4613      	mov	r3, r2
 8004acc:	011b      	lsls	r3, r3, #4
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	3348      	adds	r3, #72	@ 0x48
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d943      	bls.n	8004b64 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004adc:	78fa      	ldrb	r2, [r7, #3]
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	1a9b      	subs	r3, r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	440b      	add	r3, r1
 8004aea:	3348      	adds	r3, #72	@ 0x48
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004af0:	78fa      	ldrb	r2, [r7, #3]
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	4613      	mov	r3, r2
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	1a9b      	subs	r3, r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	331b      	adds	r3, #27
 8004b00:	2200      	movs	r2, #0
 8004b02:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	3344      	adds	r3, #68	@ 0x44
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d809      	bhi.n	8004b2e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004b1a:	78fa      	ldrb	r2, [r7, #3]
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	1a9b      	subs	r3, r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	440b      	add	r3, r1
 8004b28:	331c      	adds	r3, #28
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004b2e:	78fb      	ldrb	r3, [r7, #3]
 8004b30:	015a      	lsls	r2, r3, #5
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	78fa      	ldrb	r2, [r7, #3]
 8004b3e:	0151      	lsls	r1, r2, #5
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	440a      	add	r2, r1
 8004b44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b4c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b4e:	78fa      	ldrb	r2, [r7, #3]
 8004b50:	6879      	ldr	r1, [r7, #4]
 8004b52:	4613      	mov	r3, r2
 8004b54:	011b      	lsls	r3, r3, #4
 8004b56:	1a9b      	subs	r3, r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	440b      	add	r3, r1
 8004b5c:	334c      	adds	r3, #76	@ 0x4c
 8004b5e:	2204      	movs	r2, #4
 8004b60:	701a      	strb	r2, [r3, #0]
 8004b62:	e014      	b.n	8004b8e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b64:	78fa      	ldrb	r2, [r7, #3]
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	1a9b      	subs	r3, r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	440b      	add	r3, r1
 8004b72:	334c      	adds	r3, #76	@ 0x4c
 8004b74:	2202      	movs	r2, #2
 8004b76:	701a      	strb	r2, [r3, #0]
 8004b78:	e009      	b.n	8004b8e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b7a:	78fa      	ldrb	r2, [r7, #3]
 8004b7c:	6879      	ldr	r1, [r7, #4]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	1a9b      	subs	r3, r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	440b      	add	r3, r1
 8004b88:	334c      	adds	r3, #76	@ 0x4c
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b8e:	78fa      	ldrb	r2, [r7, #3]
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3326      	adds	r3, #38	@ 0x26
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00b      	beq.n	8004bbc <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ba4:	78fa      	ldrb	r2, [r7, #3]
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	1a9b      	subs	r3, r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	3326      	adds	r3, #38	@ 0x26
 8004bb4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	f040 8136 	bne.w	8004e28 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004bbc:	78fb      	ldrb	r3, [r7, #3]
 8004bbe:	015a      	lsls	r2, r3, #5
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004bd2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004bda:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004bdc:	78fb      	ldrb	r3, [r7, #3]
 8004bde:	015a      	lsls	r2, r3, #5
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	4413      	add	r3, r2
 8004be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004be8:	461a      	mov	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	e11b      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004bf0:	78fa      	ldrb	r2, [r7, #3]
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	1a9b      	subs	r3, r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	440b      	add	r3, r1
 8004bfe:	334d      	adds	r3, #77	@ 0x4d
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b03      	cmp	r3, #3
 8004c04:	f040 8081 	bne.w	8004d0a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c08:	78fa      	ldrb	r2, [r7, #3]
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	011b      	lsls	r3, r3, #4
 8004c10:	1a9b      	subs	r3, r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	440b      	add	r3, r1
 8004c16:	334d      	adds	r3, #77	@ 0x4d
 8004c18:	2202      	movs	r2, #2
 8004c1a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c1c:	78fa      	ldrb	r2, [r7, #3]
 8004c1e:	6879      	ldr	r1, [r7, #4]
 8004c20:	4613      	mov	r3, r2
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	331b      	adds	r3, #27
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	f040 80fa 	bne.w	8004e28 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c34:	78fa      	ldrb	r2, [r7, #3]
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	1a9b      	subs	r3, r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	334c      	adds	r3, #76	@ 0x4c
 8004c44:	2202      	movs	r2, #2
 8004c46:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	015a      	lsls	r2, r3, #5
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	4413      	add	r3, r2
 8004c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	78fa      	ldrb	r2, [r7, #3]
 8004c58:	0151      	lsls	r1, r2, #5
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	440a      	add	r2, r1
 8004c5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c66:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004c68:	78fb      	ldrb	r3, [r7, #3]
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	4413      	add	r3, r2
 8004c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	78fa      	ldrb	r2, [r7, #3]
 8004c78:	0151      	lsls	r1, r2, #5
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	440a      	add	r2, r1
 8004c7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c86:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004c88:	78fb      	ldrb	r3, [r7, #3]
 8004c8a:	015a      	lsls	r2, r3, #5
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	4413      	add	r3, r2
 8004c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	78fa      	ldrb	r2, [r7, #3]
 8004c98:	0151      	lsls	r1, r2, #5
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	440a      	add	r2, r1
 8004c9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ca2:	f023 0320 	bic.w	r3, r3, #32
 8004ca6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	6879      	ldr	r1, [r7, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	3326      	adds	r3, #38	@ 0x26
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00b      	beq.n	8004cd6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004cbe:	78fa      	ldrb	r2, [r7, #3]
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a9b      	subs	r3, r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	3326      	adds	r3, #38	@ 0x26
 8004cce:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	f040 80a9 	bne.w	8004e28 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004cd6:	78fb      	ldrb	r3, [r7, #3]
 8004cd8:	015a      	lsls	r2, r3, #5
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	4413      	add	r3, r2
 8004cde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004cec:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004cf4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004cf6:	78fb      	ldrb	r3, [r7, #3]
 8004cf8:	015a      	lsls	r2, r3, #5
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d02:	461a      	mov	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6013      	str	r3, [r2, #0]
 8004d08:	e08e      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004d0a:	78fa      	ldrb	r2, [r7, #3]
 8004d0c:	6879      	ldr	r1, [r7, #4]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	1a9b      	subs	r3, r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	440b      	add	r3, r1
 8004d18:	334d      	adds	r3, #77	@ 0x4d
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d143      	bne.n	8004da8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d20:	78fa      	ldrb	r2, [r7, #3]
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	4613      	mov	r3, r2
 8004d26:	011b      	lsls	r3, r3, #4
 8004d28:	1a9b      	subs	r3, r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	334d      	adds	r3, #77	@ 0x4d
 8004d30:	2202      	movs	r2, #2
 8004d32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d34:	78fa      	ldrb	r2, [r7, #3]
 8004d36:	6879      	ldr	r1, [r7, #4]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	1a9b      	subs	r3, r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	440b      	add	r3, r1
 8004d42:	334c      	adds	r3, #76	@ 0x4c
 8004d44:	2202      	movs	r2, #2
 8004d46:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d48:	78fa      	ldrb	r2, [r7, #3]
 8004d4a:	6879      	ldr	r1, [r7, #4]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	011b      	lsls	r3, r3, #4
 8004d50:	1a9b      	subs	r3, r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	440b      	add	r3, r1
 8004d56:	3326      	adds	r3, #38	@ 0x26
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004d5e:	78fa      	ldrb	r2, [r7, #3]
 8004d60:	6879      	ldr	r1, [r7, #4]
 8004d62:	4613      	mov	r3, r2
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	1a9b      	subs	r3, r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	440b      	add	r3, r1
 8004d6c:	3326      	adds	r3, #38	@ 0x26
 8004d6e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d159      	bne.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d74:	78fb      	ldrb	r3, [r7, #3]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d8a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d92:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004da0:	461a      	mov	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	e03f      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004da8:	78fa      	ldrb	r2, [r7, #3]
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	334d      	adds	r3, #77	@ 0x4d
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	2b08      	cmp	r3, #8
 8004dbc:	d126      	bne.n	8004e0c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	1a9b      	subs	r3, r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	334d      	adds	r3, #77	@ 0x4d
 8004dce:	2202      	movs	r2, #2
 8004dd0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004dd2:	78fa      	ldrb	r2, [r7, #3]
 8004dd4:	6879      	ldr	r1, [r7, #4]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	440b      	add	r3, r1
 8004de0:	3344      	adds	r3, #68	@ 0x44
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	1c59      	adds	r1, r3, #1
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	4613      	mov	r3, r2
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	1a9b      	subs	r3, r3, r2
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	4403      	add	r3, r0
 8004df2:	3344      	adds	r3, #68	@ 0x44
 8004df4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	1a9b      	subs	r3, r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	440b      	add	r3, r1
 8004e04:	334c      	adds	r3, #76	@ 0x4c
 8004e06:	2204      	movs	r2, #4
 8004e08:	701a      	strb	r2, [r3, #0]
 8004e0a:	e00d      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	334d      	adds	r3, #77	@ 0x4d
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	f000 8100 	beq.w	8005024 <HCD_HC_IN_IRQHandler+0xcca>
 8004e24:	e000      	b.n	8004e28 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e26:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004e28:	78fa      	ldrb	r2, [r7, #3]
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	1a9b      	subs	r3, r3, r2
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	440b      	add	r3, r1
 8004e36:	334c      	adds	r3, #76	@ 0x4c
 8004e38:	781a      	ldrb	r2, [r3, #0]
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f00a fd1c 	bl	800f87c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004e44:	e0ef      	b.n	8005026 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	78fa      	ldrb	r2, [r7, #3]
 8004e4c:	4611      	mov	r1, r2
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f004 f999 	bl	8009186 <USB_ReadChInterrupts>
 8004e54:	4603      	mov	r3, r0
 8004e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5a:	2b40      	cmp	r3, #64	@ 0x40
 8004e5c:	d12f      	bne.n	8004ebe <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004e5e:	78fb      	ldrb	r3, [r7, #3]
 8004e60:	015a      	lsls	r2, r3, #5
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	2340      	movs	r3, #64	@ 0x40
 8004e6e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004e70:	78fa      	ldrb	r2, [r7, #3]
 8004e72:	6879      	ldr	r1, [r7, #4]
 8004e74:	4613      	mov	r3, r2
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	1a9b      	subs	r3, r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	440b      	add	r3, r1
 8004e7e:	334d      	adds	r3, #77	@ 0x4d
 8004e80:	2205      	movs	r2, #5
 8004e82:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	331a      	adds	r3, #26
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d109      	bne.n	8004eae <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	440b      	add	r3, r1
 8004ea8:	3344      	adds	r3, #68	@ 0x44
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	78fa      	ldrb	r2, [r7, #3]
 8004eb4:	4611      	mov	r1, r2
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f004 ff0f 	bl	8009cda <USB_HC_Halt>
 8004ebc:	e0b3      	b.n	8005026 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	78fa      	ldrb	r2, [r7, #3]
 8004ec4:	4611      	mov	r1, r2
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f004 f95d 	bl	8009186 <USB_ReadChInterrupts>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	f003 0310 	and.w	r3, r3, #16
 8004ed2:	2b10      	cmp	r3, #16
 8004ed4:	f040 80a7 	bne.w	8005026 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004ed8:	78fa      	ldrb	r2, [r7, #3]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	011b      	lsls	r3, r3, #4
 8004ee0:	1a9b      	subs	r3, r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	3326      	adds	r3, #38	@ 0x26
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d11b      	bne.n	8004f26 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004eee:	78fa      	ldrb	r2, [r7, #3]
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	011b      	lsls	r3, r3, #4
 8004ef6:	1a9b      	subs	r3, r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	440b      	add	r3, r1
 8004efc:	3344      	adds	r3, #68	@ 0x44
 8004efe:	2200      	movs	r2, #0
 8004f00:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004f02:	78fa      	ldrb	r2, [r7, #3]
 8004f04:	6879      	ldr	r1, [r7, #4]
 8004f06:	4613      	mov	r3, r2
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	440b      	add	r3, r1
 8004f10:	334d      	adds	r3, #77	@ 0x4d
 8004f12:	2204      	movs	r2, #4
 8004f14:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	78fa      	ldrb	r2, [r7, #3]
 8004f1c:	4611      	mov	r1, r2
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f004 fedb 	bl	8009cda <USB_HC_Halt>
 8004f24:	e03f      	b.n	8004fa6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f26:	78fa      	ldrb	r2, [r7, #3]
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	1a9b      	subs	r3, r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	440b      	add	r3, r1
 8004f34:	3326      	adds	r3, #38	@ 0x26
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00a      	beq.n	8004f52 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004f3c:	78fa      	ldrb	r2, [r7, #3]
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	4613      	mov	r3, r2
 8004f42:	011b      	lsls	r3, r3, #4
 8004f44:	1a9b      	subs	r3, r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	3326      	adds	r3, #38	@ 0x26
 8004f4c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d129      	bne.n	8004fa6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	3344      	adds	r3, #68	@ 0x44
 8004f62:	2200      	movs	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	799b      	ldrb	r3, [r3, #6]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00a      	beq.n	8004f84 <HCD_HC_IN_IRQHandler+0xc2a>
 8004f6e:	78fa      	ldrb	r2, [r7, #3]
 8004f70:	6879      	ldr	r1, [r7, #4]
 8004f72:	4613      	mov	r3, r2
 8004f74:	011b      	lsls	r3, r3, #4
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	440b      	add	r3, r1
 8004f7c:	331b      	adds	r3, #27
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d110      	bne.n	8004fa6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004f84:	78fa      	ldrb	r2, [r7, #3]
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	1a9b      	subs	r3, r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	440b      	add	r3, r1
 8004f92:	334d      	adds	r3, #77	@ 0x4d
 8004f94:	2204      	movs	r2, #4
 8004f96:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	78fa      	ldrb	r2, [r7, #3]
 8004f9e:	4611      	mov	r1, r2
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f004 fe9a 	bl	8009cda <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004fa6:	78fa      	ldrb	r2, [r7, #3]
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	4613      	mov	r3, r2
 8004fac:	011b      	lsls	r3, r3, #4
 8004fae:	1a9b      	subs	r3, r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	440b      	add	r3, r1
 8004fb4:	331b      	adds	r3, #27
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d129      	bne.n	8005010 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004fbc:	78fa      	ldrb	r2, [r7, #3]
 8004fbe:	6879      	ldr	r1, [r7, #4]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	011b      	lsls	r3, r3, #4
 8004fc4:	1a9b      	subs	r3, r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	440b      	add	r3, r1
 8004fca:	331b      	adds	r3, #27
 8004fcc:	2200      	movs	r2, #0
 8004fce:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004fd0:	78fb      	ldrb	r3, [r7, #3]
 8004fd2:	015a      	lsls	r2, r3, #5
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	4413      	add	r3, r2
 8004fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	78fa      	ldrb	r2, [r7, #3]
 8004fe0:	0151      	lsls	r1, r2, #5
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	440a      	add	r2, r1
 8004fe6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004fea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fee:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	78fa      	ldrb	r2, [r7, #3]
 8005000:	0151      	lsls	r1, r2, #5
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	440a      	add	r2, r1
 8005006:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800500a:	f043 0320 	orr.w	r3, r3, #32
 800500e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005010:	78fb      	ldrb	r3, [r7, #3]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	4413      	add	r3, r2
 8005018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800501c:	461a      	mov	r2, r3
 800501e:	2310      	movs	r3, #16
 8005020:	6093      	str	r3, [r2, #8]
 8005022:	e000      	b.n	8005026 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005024:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005026:	3718      	adds	r7, #24
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	460b      	mov	r3, r1
 8005036:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	78fa      	ldrb	r2, [r7, #3]
 8005048:	4611      	mov	r1, r2
 800504a:	4618      	mov	r0, r3
 800504c:	f004 f89b 	bl	8009186 <USB_ReadChInterrupts>
 8005050:	4603      	mov	r3, r0
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b04      	cmp	r3, #4
 8005058:	d11b      	bne.n	8005092 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800505a:	78fb      	ldrb	r3, [r7, #3]
 800505c:	015a      	lsls	r2, r3, #5
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	4413      	add	r3, r2
 8005062:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005066:	461a      	mov	r2, r3
 8005068:	2304      	movs	r3, #4
 800506a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800506c:	78fa      	ldrb	r2, [r7, #3]
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	011b      	lsls	r3, r3, #4
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	440b      	add	r3, r1
 800507a:	334d      	adds	r3, #77	@ 0x4d
 800507c:	2207      	movs	r2, #7
 800507e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	78fa      	ldrb	r2, [r7, #3]
 8005086:	4611      	mov	r1, r2
 8005088:	4618      	mov	r0, r3
 800508a:	f004 fe26 	bl	8009cda <USB_HC_Halt>
 800508e:	f000 bc89 	b.w	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	78fa      	ldrb	r2, [r7, #3]
 8005098:	4611      	mov	r1, r2
 800509a:	4618      	mov	r0, r3
 800509c:	f004 f873 	bl	8009186 <USB_ReadChInterrupts>
 80050a0:	4603      	mov	r3, r0
 80050a2:	f003 0320 	and.w	r3, r3, #32
 80050a6:	2b20      	cmp	r3, #32
 80050a8:	f040 8082 	bne.w	80051b0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050b8:	461a      	mov	r2, r3
 80050ba:	2320      	movs	r3, #32
 80050bc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80050be:	78fa      	ldrb	r2, [r7, #3]
 80050c0:	6879      	ldr	r1, [r7, #4]
 80050c2:	4613      	mov	r3, r2
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	1a9b      	subs	r3, r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	440b      	add	r3, r1
 80050cc:	3319      	adds	r3, #25
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d124      	bne.n	800511e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80050d4:	78fa      	ldrb	r2, [r7, #3]
 80050d6:	6879      	ldr	r1, [r7, #4]
 80050d8:	4613      	mov	r3, r2
 80050da:	011b      	lsls	r3, r3, #4
 80050dc:	1a9b      	subs	r3, r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	440b      	add	r3, r1
 80050e2:	3319      	adds	r3, #25
 80050e4:	2200      	movs	r2, #0
 80050e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80050e8:	78fa      	ldrb	r2, [r7, #3]
 80050ea:	6879      	ldr	r1, [r7, #4]
 80050ec:	4613      	mov	r3, r2
 80050ee:	011b      	lsls	r3, r3, #4
 80050f0:	1a9b      	subs	r3, r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	440b      	add	r3, r1
 80050f6:	334c      	adds	r3, #76	@ 0x4c
 80050f8:	2202      	movs	r2, #2
 80050fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80050fc:	78fa      	ldrb	r2, [r7, #3]
 80050fe:	6879      	ldr	r1, [r7, #4]
 8005100:	4613      	mov	r3, r2
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	1a9b      	subs	r3, r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	440b      	add	r3, r1
 800510a:	334d      	adds	r3, #77	@ 0x4d
 800510c:	2203      	movs	r2, #3
 800510e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	78fa      	ldrb	r2, [r7, #3]
 8005116:	4611      	mov	r1, r2
 8005118:	4618      	mov	r0, r3
 800511a:	f004 fdde 	bl	8009cda <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800511e:	78fa      	ldrb	r2, [r7, #3]
 8005120:	6879      	ldr	r1, [r7, #4]
 8005122:	4613      	mov	r3, r2
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	1a9b      	subs	r3, r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	440b      	add	r3, r1
 800512c:	331a      	adds	r3, #26
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	2b01      	cmp	r3, #1
 8005132:	f040 8437 	bne.w	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	1a9b      	subs	r3, r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	440b      	add	r3, r1
 8005144:	331b      	adds	r3, #27
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	f040 842b 	bne.w	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	4613      	mov	r3, r2
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	1a9b      	subs	r3, r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	440b      	add	r3, r1
 800515c:	3326      	adds	r3, #38	@ 0x26
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d009      	beq.n	8005178 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	4613      	mov	r3, r2
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	331b      	adds	r3, #27
 8005174:	2201      	movs	r2, #1
 8005176:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005178:	78fa      	ldrb	r2, [r7, #3]
 800517a:	6879      	ldr	r1, [r7, #4]
 800517c:	4613      	mov	r3, r2
 800517e:	011b      	lsls	r3, r3, #4
 8005180:	1a9b      	subs	r3, r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	440b      	add	r3, r1
 8005186:	334d      	adds	r3, #77	@ 0x4d
 8005188:	2203      	movs	r2, #3
 800518a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	78fa      	ldrb	r2, [r7, #3]
 8005192:	4611      	mov	r1, r2
 8005194:	4618      	mov	r0, r3
 8005196:	f004 fda0 	bl	8009cda <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800519a:	78fa      	ldrb	r2, [r7, #3]
 800519c:	6879      	ldr	r1, [r7, #4]
 800519e:	4613      	mov	r3, r2
 80051a0:	011b      	lsls	r3, r3, #4
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	440b      	add	r3, r1
 80051a8:	3344      	adds	r3, #68	@ 0x44
 80051aa:	2200      	movs	r2, #0
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	e3f9      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	78fa      	ldrb	r2, [r7, #3]
 80051b6:	4611      	mov	r1, r2
 80051b8:	4618      	mov	r0, r3
 80051ba:	f003 ffe4 	bl	8009186 <USB_ReadChInterrupts>
 80051be:	4603      	mov	r3, r0
 80051c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051c8:	d111      	bne.n	80051ee <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80051ca:	78fb      	ldrb	r3, [r7, #3]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051d6:	461a      	mov	r2, r3
 80051d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80051dc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	78fa      	ldrb	r2, [r7, #3]
 80051e4:	4611      	mov	r1, r2
 80051e6:	4618      	mov	r0, r3
 80051e8:	f004 fd77 	bl	8009cda <USB_HC_Halt>
 80051ec:	e3da      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	78fa      	ldrb	r2, [r7, #3]
 80051f4:	4611      	mov	r1, r2
 80051f6:	4618      	mov	r0, r3
 80051f8:	f003 ffc5 	bl	8009186 <USB_ReadChInterrupts>
 80051fc:	4603      	mov	r3, r0
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b01      	cmp	r3, #1
 8005204:	d168      	bne.n	80052d8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005206:	78fa      	ldrb	r2, [r7, #3]
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	4613      	mov	r3, r2
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	1a9b      	subs	r3, r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	440b      	add	r3, r1
 8005214:	3344      	adds	r3, #68	@ 0x44
 8005216:	2200      	movs	r2, #0
 8005218:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	78fa      	ldrb	r2, [r7, #3]
 8005220:	4611      	mov	r1, r2
 8005222:	4618      	mov	r0, r3
 8005224:	f003 ffaf 	bl	8009186 <USB_ReadChInterrupts>
 8005228:	4603      	mov	r3, r0
 800522a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d112      	bne.n	8005258 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005232:	78fa      	ldrb	r2, [r7, #3]
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4613      	mov	r3, r2
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	1a9b      	subs	r3, r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	440b      	add	r3, r1
 8005240:	3319      	adds	r3, #25
 8005242:	2201      	movs	r2, #1
 8005244:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005246:	78fb      	ldrb	r3, [r7, #3]
 8005248:	015a      	lsls	r2, r3, #5
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	4413      	add	r3, r2
 800524e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005252:	461a      	mov	r2, r3
 8005254:	2340      	movs	r3, #64	@ 0x40
 8005256:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005258:	78fa      	ldrb	r2, [r7, #3]
 800525a:	6879      	ldr	r1, [r7, #4]
 800525c:	4613      	mov	r3, r2
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	1a9b      	subs	r3, r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	440b      	add	r3, r1
 8005266:	331b      	adds	r3, #27
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d019      	beq.n	80052a2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800526e:	78fa      	ldrb	r2, [r7, #3]
 8005270:	6879      	ldr	r1, [r7, #4]
 8005272:	4613      	mov	r3, r2
 8005274:	011b      	lsls	r3, r3, #4
 8005276:	1a9b      	subs	r3, r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	440b      	add	r3, r1
 800527c:	331b      	adds	r3, #27
 800527e:	2200      	movs	r2, #0
 8005280:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	015a      	lsls	r2, r3, #5
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	4413      	add	r3, r2
 800528a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	78fa      	ldrb	r2, [r7, #3]
 8005292:	0151      	lsls	r1, r2, #5
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	440a      	add	r2, r1
 8005298:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800529c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052a0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80052a2:	78fb      	ldrb	r3, [r7, #3]
 80052a4:	015a      	lsls	r2, r3, #5
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	4413      	add	r3, r2
 80052aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052ae:	461a      	mov	r2, r3
 80052b0:	2301      	movs	r3, #1
 80052b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80052b4:	78fa      	ldrb	r2, [r7, #3]
 80052b6:	6879      	ldr	r1, [r7, #4]
 80052b8:	4613      	mov	r3, r2
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	1a9b      	subs	r3, r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	440b      	add	r3, r1
 80052c2:	334d      	adds	r3, #77	@ 0x4d
 80052c4:	2201      	movs	r2, #1
 80052c6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	78fa      	ldrb	r2, [r7, #3]
 80052ce:	4611      	mov	r1, r2
 80052d0:	4618      	mov	r0, r3
 80052d2:	f004 fd02 	bl	8009cda <USB_HC_Halt>
 80052d6:	e365      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	78fa      	ldrb	r2, [r7, #3]
 80052de:	4611      	mov	r1, r2
 80052e0:	4618      	mov	r0, r3
 80052e2:	f003 ff50 	bl	8009186 <USB_ReadChInterrupts>
 80052e6:	4603      	mov	r3, r0
 80052e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ec:	2b40      	cmp	r3, #64	@ 0x40
 80052ee:	d139      	bne.n	8005364 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80052f0:	78fa      	ldrb	r2, [r7, #3]
 80052f2:	6879      	ldr	r1, [r7, #4]
 80052f4:	4613      	mov	r3, r2
 80052f6:	011b      	lsls	r3, r3, #4
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	440b      	add	r3, r1
 80052fe:	334d      	adds	r3, #77	@ 0x4d
 8005300:	2205      	movs	r2, #5
 8005302:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005304:	78fa      	ldrb	r2, [r7, #3]
 8005306:	6879      	ldr	r1, [r7, #4]
 8005308:	4613      	mov	r3, r2
 800530a:	011b      	lsls	r3, r3, #4
 800530c:	1a9b      	subs	r3, r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	331a      	adds	r3, #26
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d109      	bne.n	800532e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800531a:	78fa      	ldrb	r2, [r7, #3]
 800531c:	6879      	ldr	r1, [r7, #4]
 800531e:	4613      	mov	r3, r2
 8005320:	011b      	lsls	r3, r3, #4
 8005322:	1a9b      	subs	r3, r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	440b      	add	r3, r1
 8005328:	3319      	adds	r3, #25
 800532a:	2201      	movs	r2, #1
 800532c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800532e:	78fa      	ldrb	r2, [r7, #3]
 8005330:	6879      	ldr	r1, [r7, #4]
 8005332:	4613      	mov	r3, r2
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	440b      	add	r3, r1
 800533c:	3344      	adds	r3, #68	@ 0x44
 800533e:	2200      	movs	r2, #0
 8005340:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	78fa      	ldrb	r2, [r7, #3]
 8005348:	4611      	mov	r1, r2
 800534a:	4618      	mov	r0, r3
 800534c:	f004 fcc5 	bl	8009cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005350:	78fb      	ldrb	r3, [r7, #3]
 8005352:	015a      	lsls	r2, r3, #5
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	4413      	add	r3, r2
 8005358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800535c:	461a      	mov	r2, r3
 800535e:	2340      	movs	r3, #64	@ 0x40
 8005360:	6093      	str	r3, [r2, #8]
 8005362:	e31f      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	78fa      	ldrb	r2, [r7, #3]
 800536a:	4611      	mov	r1, r2
 800536c:	4618      	mov	r0, r3
 800536e:	f003 ff0a 	bl	8009186 <USB_ReadChInterrupts>
 8005372:	4603      	mov	r3, r0
 8005374:	f003 0308 	and.w	r3, r3, #8
 8005378:	2b08      	cmp	r3, #8
 800537a:	d11a      	bne.n	80053b2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800537c:	78fb      	ldrb	r3, [r7, #3]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	4413      	add	r3, r2
 8005384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005388:	461a      	mov	r2, r3
 800538a:	2308      	movs	r3, #8
 800538c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800538e:	78fa      	ldrb	r2, [r7, #3]
 8005390:	6879      	ldr	r1, [r7, #4]
 8005392:	4613      	mov	r3, r2
 8005394:	011b      	lsls	r3, r3, #4
 8005396:	1a9b      	subs	r3, r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	440b      	add	r3, r1
 800539c:	334d      	adds	r3, #77	@ 0x4d
 800539e:	2206      	movs	r2, #6
 80053a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	78fa      	ldrb	r2, [r7, #3]
 80053a8:	4611      	mov	r1, r2
 80053aa:	4618      	mov	r0, r3
 80053ac:	f004 fc95 	bl	8009cda <USB_HC_Halt>
 80053b0:	e2f8      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	78fa      	ldrb	r2, [r7, #3]
 80053b8:	4611      	mov	r1, r2
 80053ba:	4618      	mov	r0, r3
 80053bc:	f003 fee3 	bl	8009186 <USB_ReadChInterrupts>
 80053c0:	4603      	mov	r3, r0
 80053c2:	f003 0310 	and.w	r3, r3, #16
 80053c6:	2b10      	cmp	r3, #16
 80053c8:	d144      	bne.n	8005454 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80053ca:	78fa      	ldrb	r2, [r7, #3]
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	4613      	mov	r3, r2
 80053d0:	011b      	lsls	r3, r3, #4
 80053d2:	1a9b      	subs	r3, r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	3344      	adds	r3, #68	@ 0x44
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80053de:	78fa      	ldrb	r2, [r7, #3]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	011b      	lsls	r3, r3, #4
 80053e6:	1a9b      	subs	r3, r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	334d      	adds	r3, #77	@ 0x4d
 80053ee:	2204      	movs	r2, #4
 80053f0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80053f2:	78fa      	ldrb	r2, [r7, #3]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	1a9b      	subs	r3, r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	3319      	adds	r3, #25
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d114      	bne.n	8005432 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005408:	78fa      	ldrb	r2, [r7, #3]
 800540a:	6879      	ldr	r1, [r7, #4]
 800540c:	4613      	mov	r3, r2
 800540e:	011b      	lsls	r3, r3, #4
 8005410:	1a9b      	subs	r3, r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	440b      	add	r3, r1
 8005416:	3318      	adds	r3, #24
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d109      	bne.n	8005432 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800541e:	78fa      	ldrb	r2, [r7, #3]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	3319      	adds	r3, #25
 800542e:	2201      	movs	r2, #1
 8005430:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	78fa      	ldrb	r2, [r7, #3]
 8005438:	4611      	mov	r1, r2
 800543a:	4618      	mov	r0, r3
 800543c:	f004 fc4d 	bl	8009cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005440:	78fb      	ldrb	r3, [r7, #3]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4413      	add	r3, r2
 8005448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800544c:	461a      	mov	r2, r3
 800544e:	2310      	movs	r3, #16
 8005450:	6093      	str	r3, [r2, #8]
 8005452:	e2a7      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	78fa      	ldrb	r2, [r7, #3]
 800545a:	4611      	mov	r1, r2
 800545c:	4618      	mov	r0, r3
 800545e:	f003 fe92 	bl	8009186 <USB_ReadChInterrupts>
 8005462:	4603      	mov	r3, r0
 8005464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005468:	2b80      	cmp	r3, #128	@ 0x80
 800546a:	f040 8083 	bne.w	8005574 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	799b      	ldrb	r3, [r3, #6]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d111      	bne.n	800549a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005476:	78fa      	ldrb	r2, [r7, #3]
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	4613      	mov	r3, r2
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	1a9b      	subs	r3, r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	440b      	add	r3, r1
 8005484:	334d      	adds	r3, #77	@ 0x4d
 8005486:	2207      	movs	r2, #7
 8005488:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	78fa      	ldrb	r2, [r7, #3]
 8005490:	4611      	mov	r1, r2
 8005492:	4618      	mov	r0, r3
 8005494:	f004 fc21 	bl	8009cda <USB_HC_Halt>
 8005498:	e062      	b.n	8005560 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800549a:	78fa      	ldrb	r2, [r7, #3]
 800549c:	6879      	ldr	r1, [r7, #4]
 800549e:	4613      	mov	r3, r2
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	1a9b      	subs	r3, r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	440b      	add	r3, r1
 80054a8:	3344      	adds	r3, #68	@ 0x44
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	1c59      	adds	r1, r3, #1
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	1a9b      	subs	r3, r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4403      	add	r3, r0
 80054ba:	3344      	adds	r3, #68	@ 0x44
 80054bc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80054be:	78fa      	ldrb	r2, [r7, #3]
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	011b      	lsls	r3, r3, #4
 80054c6:	1a9b      	subs	r3, r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	3344      	adds	r3, #68	@ 0x44
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d922      	bls.n	800551a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80054d4:	78fa      	ldrb	r2, [r7, #3]
 80054d6:	6879      	ldr	r1, [r7, #4]
 80054d8:	4613      	mov	r3, r2
 80054da:	011b      	lsls	r3, r3, #4
 80054dc:	1a9b      	subs	r3, r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	440b      	add	r3, r1
 80054e2:	3344      	adds	r3, #68	@ 0x44
 80054e4:	2200      	movs	r2, #0
 80054e6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80054e8:	78fa      	ldrb	r2, [r7, #3]
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	4613      	mov	r3, r2
 80054ee:	011b      	lsls	r3, r3, #4
 80054f0:	1a9b      	subs	r3, r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	334c      	adds	r3, #76	@ 0x4c
 80054f8:	2204      	movs	r2, #4
 80054fa:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80054fc:	78fa      	ldrb	r2, [r7, #3]
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	4613      	mov	r3, r2
 8005502:	011b      	lsls	r3, r3, #4
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	440b      	add	r3, r1
 800550a:	334c      	adds	r3, #76	@ 0x4c
 800550c:	781a      	ldrb	r2, [r3, #0]
 800550e:	78fb      	ldrb	r3, [r7, #3]
 8005510:	4619      	mov	r1, r3
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f00a f9b2 	bl	800f87c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005518:	e022      	b.n	8005560 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800551a:	78fa      	ldrb	r2, [r7, #3]
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	4613      	mov	r3, r2
 8005520:	011b      	lsls	r3, r3, #4
 8005522:	1a9b      	subs	r3, r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	440b      	add	r3, r1
 8005528:	334c      	adds	r3, #76	@ 0x4c
 800552a:	2202      	movs	r2, #2
 800552c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800552e:	78fb      	ldrb	r3, [r7, #3]
 8005530:	015a      	lsls	r2, r3, #5
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	4413      	add	r3, r2
 8005536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005544:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800554c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800554e:	78fb      	ldrb	r3, [r7, #3]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	4413      	add	r3, r2
 8005556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800555a:	461a      	mov	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	015a      	lsls	r2, r3, #5
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	4413      	add	r3, r2
 8005568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800556c:	461a      	mov	r2, r3
 800556e:	2380      	movs	r3, #128	@ 0x80
 8005570:	6093      	str	r3, [r2, #8]
 8005572:	e217      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	78fa      	ldrb	r2, [r7, #3]
 800557a:	4611      	mov	r1, r2
 800557c:	4618      	mov	r0, r3
 800557e:	f003 fe02 	bl	8009186 <USB_ReadChInterrupts>
 8005582:	4603      	mov	r3, r0
 8005584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800558c:	d11b      	bne.n	80055c6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800558e:	78fa      	ldrb	r2, [r7, #3]
 8005590:	6879      	ldr	r1, [r7, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	011b      	lsls	r3, r3, #4
 8005596:	1a9b      	subs	r3, r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	440b      	add	r3, r1
 800559c:	334d      	adds	r3, #77	@ 0x4d
 800559e:	2209      	movs	r2, #9
 80055a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	78fa      	ldrb	r2, [r7, #3]
 80055a8:	4611      	mov	r1, r2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f004 fb95 	bl	8009cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80055b0:	78fb      	ldrb	r3, [r7, #3]
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055bc:	461a      	mov	r2, r3
 80055be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055c2:	6093      	str	r3, [r2, #8]
 80055c4:	e1ee      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	78fa      	ldrb	r2, [r7, #3]
 80055cc:	4611      	mov	r1, r2
 80055ce:	4618      	mov	r0, r3
 80055d0:	f003 fdd9 	bl	8009186 <USB_ReadChInterrupts>
 80055d4:	4603      	mov	r3, r0
 80055d6:	f003 0302 	and.w	r3, r3, #2
 80055da:	2b02      	cmp	r3, #2
 80055dc:	f040 81df 	bne.w	800599e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80055e0:	78fb      	ldrb	r3, [r7, #3]
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055ec:	461a      	mov	r2, r3
 80055ee:	2302      	movs	r3, #2
 80055f0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80055f2:	78fa      	ldrb	r2, [r7, #3]
 80055f4:	6879      	ldr	r1, [r7, #4]
 80055f6:	4613      	mov	r3, r2
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	1a9b      	subs	r3, r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	440b      	add	r3, r1
 8005600:	334d      	adds	r3, #77	@ 0x4d
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	2b01      	cmp	r3, #1
 8005606:	f040 8093 	bne.w	8005730 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800560a:	78fa      	ldrb	r2, [r7, #3]
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	4613      	mov	r3, r2
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	1a9b      	subs	r3, r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	440b      	add	r3, r1
 8005618:	334d      	adds	r3, #77	@ 0x4d
 800561a:	2202      	movs	r2, #2
 800561c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800561e:	78fa      	ldrb	r2, [r7, #3]
 8005620:	6879      	ldr	r1, [r7, #4]
 8005622:	4613      	mov	r3, r2
 8005624:	011b      	lsls	r3, r3, #4
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	440b      	add	r3, r1
 800562c:	334c      	adds	r3, #76	@ 0x4c
 800562e:	2201      	movs	r2, #1
 8005630:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005632:	78fa      	ldrb	r2, [r7, #3]
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	440b      	add	r3, r1
 8005640:	3326      	adds	r3, #38	@ 0x26
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	2b02      	cmp	r3, #2
 8005646:	d00b      	beq.n	8005660 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005648:	78fa      	ldrb	r2, [r7, #3]
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	4613      	mov	r3, r2
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	1a9b      	subs	r3, r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	440b      	add	r3, r1
 8005656:	3326      	adds	r3, #38	@ 0x26
 8005658:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800565a:	2b03      	cmp	r3, #3
 800565c:	f040 8190 	bne.w	8005980 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	799b      	ldrb	r3, [r3, #6]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d115      	bne.n	8005694 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005668:	78fa      	ldrb	r2, [r7, #3]
 800566a:	6879      	ldr	r1, [r7, #4]
 800566c:	4613      	mov	r3, r2
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	1a9b      	subs	r3, r3, r2
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	440b      	add	r3, r1
 8005676:	333d      	adds	r3, #61	@ 0x3d
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	78fa      	ldrb	r2, [r7, #3]
 800567c:	f083 0301 	eor.w	r3, r3, #1
 8005680:	b2d8      	uxtb	r0, r3
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	4613      	mov	r3, r2
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	1a9b      	subs	r3, r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	333d      	adds	r3, #61	@ 0x3d
 8005690:	4602      	mov	r2, r0
 8005692:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	799b      	ldrb	r3, [r3, #6]
 8005698:	2b01      	cmp	r3, #1
 800569a:	f040 8171 	bne.w	8005980 <HCD_HC_OUT_IRQHandler+0x954>
 800569e:	78fa      	ldrb	r2, [r7, #3]
 80056a0:	6879      	ldr	r1, [r7, #4]
 80056a2:	4613      	mov	r3, r2
 80056a4:	011b      	lsls	r3, r3, #4
 80056a6:	1a9b      	subs	r3, r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	440b      	add	r3, r1
 80056ac:	3334      	adds	r3, #52	@ 0x34
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 8165 	beq.w	8005980 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80056b6:	78fa      	ldrb	r2, [r7, #3]
 80056b8:	6879      	ldr	r1, [r7, #4]
 80056ba:	4613      	mov	r3, r2
 80056bc:	011b      	lsls	r3, r3, #4
 80056be:	1a9b      	subs	r3, r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	440b      	add	r3, r1
 80056c4:	3334      	adds	r3, #52	@ 0x34
 80056c6:	6819      	ldr	r1, [r3, #0]
 80056c8:	78fa      	ldrb	r2, [r7, #3]
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	4613      	mov	r3, r2
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	1a9b      	subs	r3, r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	4403      	add	r3, r0
 80056d6:	3328      	adds	r3, #40	@ 0x28
 80056d8:	881b      	ldrh	r3, [r3, #0]
 80056da:	440b      	add	r3, r1
 80056dc:	1e59      	subs	r1, r3, #1
 80056de:	78fa      	ldrb	r2, [r7, #3]
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	4613      	mov	r3, r2
 80056e4:	011b      	lsls	r3, r3, #4
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4403      	add	r3, r0
 80056ec:	3328      	adds	r3, #40	@ 0x28
 80056ee:	881b      	ldrh	r3, [r3, #0]
 80056f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80056f4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	f003 0301 	and.w	r3, r3, #1
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 813f 	beq.w	8005980 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005702:	78fa      	ldrb	r2, [r7, #3]
 8005704:	6879      	ldr	r1, [r7, #4]
 8005706:	4613      	mov	r3, r2
 8005708:	011b      	lsls	r3, r3, #4
 800570a:	1a9b      	subs	r3, r3, r2
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	440b      	add	r3, r1
 8005710:	333d      	adds	r3, #61	@ 0x3d
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	78fa      	ldrb	r2, [r7, #3]
 8005716:	f083 0301 	eor.w	r3, r3, #1
 800571a:	b2d8      	uxtb	r0, r3
 800571c:	6879      	ldr	r1, [r7, #4]
 800571e:	4613      	mov	r3, r2
 8005720:	011b      	lsls	r3, r3, #4
 8005722:	1a9b      	subs	r3, r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	440b      	add	r3, r1
 8005728:	333d      	adds	r3, #61	@ 0x3d
 800572a:	4602      	mov	r2, r0
 800572c:	701a      	strb	r2, [r3, #0]
 800572e:	e127      	b.n	8005980 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005730:	78fa      	ldrb	r2, [r7, #3]
 8005732:	6879      	ldr	r1, [r7, #4]
 8005734:	4613      	mov	r3, r2
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	1a9b      	subs	r3, r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	440b      	add	r3, r1
 800573e:	334d      	adds	r3, #77	@ 0x4d
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b03      	cmp	r3, #3
 8005744:	d120      	bne.n	8005788 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005746:	78fa      	ldrb	r2, [r7, #3]
 8005748:	6879      	ldr	r1, [r7, #4]
 800574a:	4613      	mov	r3, r2
 800574c:	011b      	lsls	r3, r3, #4
 800574e:	1a9b      	subs	r3, r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	440b      	add	r3, r1
 8005754:	334d      	adds	r3, #77	@ 0x4d
 8005756:	2202      	movs	r2, #2
 8005758:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800575a:	78fa      	ldrb	r2, [r7, #3]
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	4613      	mov	r3, r2
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	1a9b      	subs	r3, r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	440b      	add	r3, r1
 8005768:	331b      	adds	r3, #27
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	2b01      	cmp	r3, #1
 800576e:	f040 8107 	bne.w	8005980 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005772:	78fa      	ldrb	r2, [r7, #3]
 8005774:	6879      	ldr	r1, [r7, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	011b      	lsls	r3, r3, #4
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	334c      	adds	r3, #76	@ 0x4c
 8005782:	2202      	movs	r2, #2
 8005784:	701a      	strb	r2, [r3, #0]
 8005786:	e0fb      	b.n	8005980 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005788:	78fa      	ldrb	r2, [r7, #3]
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	4613      	mov	r3, r2
 800578e:	011b      	lsls	r3, r3, #4
 8005790:	1a9b      	subs	r3, r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	440b      	add	r3, r1
 8005796:	334d      	adds	r3, #77	@ 0x4d
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	2b04      	cmp	r3, #4
 800579c:	d13a      	bne.n	8005814 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800579e:	78fa      	ldrb	r2, [r7, #3]
 80057a0:	6879      	ldr	r1, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	011b      	lsls	r3, r3, #4
 80057a6:	1a9b      	subs	r3, r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	334d      	adds	r3, #77	@ 0x4d
 80057ae:	2202      	movs	r2, #2
 80057b0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80057b2:	78fa      	ldrb	r2, [r7, #3]
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	4613      	mov	r3, r2
 80057b8:	011b      	lsls	r3, r3, #4
 80057ba:	1a9b      	subs	r3, r3, r2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	440b      	add	r3, r1
 80057c0:	334c      	adds	r3, #76	@ 0x4c
 80057c2:	2202      	movs	r2, #2
 80057c4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80057c6:	78fa      	ldrb	r2, [r7, #3]
 80057c8:	6879      	ldr	r1, [r7, #4]
 80057ca:	4613      	mov	r3, r2
 80057cc:	011b      	lsls	r3, r3, #4
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	440b      	add	r3, r1
 80057d4:	331b      	adds	r3, #27
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	f040 80d1 	bne.w	8005980 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80057de:	78fa      	ldrb	r2, [r7, #3]
 80057e0:	6879      	ldr	r1, [r7, #4]
 80057e2:	4613      	mov	r3, r2
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	1a9b      	subs	r3, r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	440b      	add	r3, r1
 80057ec:	331b      	adds	r3, #27
 80057ee:	2200      	movs	r2, #0
 80057f0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80057f2:	78fb      	ldrb	r3, [r7, #3]
 80057f4:	015a      	lsls	r2, r3, #5
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	4413      	add	r3, r2
 80057fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	78fa      	ldrb	r2, [r7, #3]
 8005802:	0151      	lsls	r1, r2, #5
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	440a      	add	r2, r1
 8005808:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800580c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005810:	6053      	str	r3, [r2, #4]
 8005812:	e0b5      	b.n	8005980 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005814:	78fa      	ldrb	r2, [r7, #3]
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	011b      	lsls	r3, r3, #4
 800581c:	1a9b      	subs	r3, r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	440b      	add	r3, r1
 8005822:	334d      	adds	r3, #77	@ 0x4d
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	2b05      	cmp	r3, #5
 8005828:	d114      	bne.n	8005854 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800582a:	78fa      	ldrb	r2, [r7, #3]
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	4613      	mov	r3, r2
 8005830:	011b      	lsls	r3, r3, #4
 8005832:	1a9b      	subs	r3, r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	440b      	add	r3, r1
 8005838:	334d      	adds	r3, #77	@ 0x4d
 800583a:	2202      	movs	r2, #2
 800583c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800583e:	78fa      	ldrb	r2, [r7, #3]
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	4613      	mov	r3, r2
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	1a9b      	subs	r3, r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	440b      	add	r3, r1
 800584c:	334c      	adds	r3, #76	@ 0x4c
 800584e:	2202      	movs	r2, #2
 8005850:	701a      	strb	r2, [r3, #0]
 8005852:	e095      	b.n	8005980 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005854:	78fa      	ldrb	r2, [r7, #3]
 8005856:	6879      	ldr	r1, [r7, #4]
 8005858:	4613      	mov	r3, r2
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	1a9b      	subs	r3, r3, r2
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	334d      	adds	r3, #77	@ 0x4d
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	2b06      	cmp	r3, #6
 8005868:	d114      	bne.n	8005894 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800586a:	78fa      	ldrb	r2, [r7, #3]
 800586c:	6879      	ldr	r1, [r7, #4]
 800586e:	4613      	mov	r3, r2
 8005870:	011b      	lsls	r3, r3, #4
 8005872:	1a9b      	subs	r3, r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	440b      	add	r3, r1
 8005878:	334d      	adds	r3, #77	@ 0x4d
 800587a:	2202      	movs	r2, #2
 800587c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800587e:	78fa      	ldrb	r2, [r7, #3]
 8005880:	6879      	ldr	r1, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	011b      	lsls	r3, r3, #4
 8005886:	1a9b      	subs	r3, r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	440b      	add	r3, r1
 800588c:	334c      	adds	r3, #76	@ 0x4c
 800588e:	2205      	movs	r2, #5
 8005890:	701a      	strb	r2, [r3, #0]
 8005892:	e075      	b.n	8005980 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005894:	78fa      	ldrb	r2, [r7, #3]
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	4613      	mov	r3, r2
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	1a9b      	subs	r3, r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	334d      	adds	r3, #77	@ 0x4d
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	2b07      	cmp	r3, #7
 80058a8:	d00a      	beq.n	80058c0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80058aa:	78fa      	ldrb	r2, [r7, #3]
 80058ac:	6879      	ldr	r1, [r7, #4]
 80058ae:	4613      	mov	r3, r2
 80058b0:	011b      	lsls	r3, r3, #4
 80058b2:	1a9b      	subs	r3, r3, r2
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	440b      	add	r3, r1
 80058b8:	334d      	adds	r3, #77	@ 0x4d
 80058ba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80058bc:	2b09      	cmp	r3, #9
 80058be:	d170      	bne.n	80059a2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058c0:	78fa      	ldrb	r2, [r7, #3]
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	4613      	mov	r3, r2
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	1a9b      	subs	r3, r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	440b      	add	r3, r1
 80058ce:	334d      	adds	r3, #77	@ 0x4d
 80058d0:	2202      	movs	r2, #2
 80058d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80058d4:	78fa      	ldrb	r2, [r7, #3]
 80058d6:	6879      	ldr	r1, [r7, #4]
 80058d8:	4613      	mov	r3, r2
 80058da:	011b      	lsls	r3, r3, #4
 80058dc:	1a9b      	subs	r3, r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	440b      	add	r3, r1
 80058e2:	3344      	adds	r3, #68	@ 0x44
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	1c59      	adds	r1, r3, #1
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	4403      	add	r3, r0
 80058f4:	3344      	adds	r3, #68	@ 0x44
 80058f6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80058f8:	78fa      	ldrb	r2, [r7, #3]
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	1a9b      	subs	r3, r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	440b      	add	r3, r1
 8005906:	3344      	adds	r3, #68	@ 0x44
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d914      	bls.n	8005938 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800590e:	78fa      	ldrb	r2, [r7, #3]
 8005910:	6879      	ldr	r1, [r7, #4]
 8005912:	4613      	mov	r3, r2
 8005914:	011b      	lsls	r3, r3, #4
 8005916:	1a9b      	subs	r3, r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	440b      	add	r3, r1
 800591c:	3344      	adds	r3, #68	@ 0x44
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005922:	78fa      	ldrb	r2, [r7, #3]
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	4613      	mov	r3, r2
 8005928:	011b      	lsls	r3, r3, #4
 800592a:	1a9b      	subs	r3, r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	440b      	add	r3, r1
 8005930:	334c      	adds	r3, #76	@ 0x4c
 8005932:	2204      	movs	r2, #4
 8005934:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005936:	e022      	b.n	800597e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005938:	78fa      	ldrb	r2, [r7, #3]
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	4613      	mov	r3, r2
 800593e:	011b      	lsls	r3, r3, #4
 8005940:	1a9b      	subs	r3, r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	440b      	add	r3, r1
 8005946:	334c      	adds	r3, #76	@ 0x4c
 8005948:	2202      	movs	r2, #2
 800594a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800594c:	78fb      	ldrb	r3, [r7, #3]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	4413      	add	r3, r2
 8005954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005962:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800596a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800596c:	78fb      	ldrb	r3, [r7, #3]
 800596e:	015a      	lsls	r2, r3, #5
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	4413      	add	r3, r2
 8005974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005978:	461a      	mov	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800597e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005980:	78fa      	ldrb	r2, [r7, #3]
 8005982:	6879      	ldr	r1, [r7, #4]
 8005984:	4613      	mov	r3, r2
 8005986:	011b      	lsls	r3, r3, #4
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	440b      	add	r3, r1
 800598e:	334c      	adds	r3, #76	@ 0x4c
 8005990:	781a      	ldrb	r2, [r3, #0]
 8005992:	78fb      	ldrb	r3, [r7, #3]
 8005994:	4619      	mov	r1, r3
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f009 ff70 	bl	800f87c <HAL_HCD_HC_NotifyURBChange_Callback>
 800599c:	e002      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800599e:	bf00      	nop
 80059a0:	e000      	b.n	80059a4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80059a2:	bf00      	nop
  }
}
 80059a4:	3718      	adds	r7, #24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b08a      	sub	sp, #40	@ 0x28
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ba:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	0c5b      	lsrs	r3, r3, #17
 80059d0:	f003 030f 	and.w	r3, r3, #15
 80059d4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	091b      	lsrs	r3, r3, #4
 80059da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059de:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d004      	beq.n	80059f0 <HCD_RXQLVL_IRQHandler+0x46>
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2b05      	cmp	r3, #5
 80059ea:	f000 80b6 	beq.w	8005b5a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80059ee:	e0b7      	b.n	8005b60 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 80b3 	beq.w	8005b5e <HCD_RXQLVL_IRQHandler+0x1b4>
 80059f8:	6879      	ldr	r1, [r7, #4]
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	4613      	mov	r3, r2
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	1a9b      	subs	r3, r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	440b      	add	r3, r1
 8005a06:	332c      	adds	r3, #44	@ 0x2c
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 80a7 	beq.w	8005b5e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	69ba      	ldr	r2, [r7, #24]
 8005a14:	4613      	mov	r3, r2
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	1a9b      	subs	r3, r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	3338      	adds	r3, #56	@ 0x38
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	18d1      	adds	r1, r2, r3
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	4613      	mov	r3, r2
 8005a2c:	011b      	lsls	r3, r3, #4
 8005a2e:	1a9b      	subs	r3, r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4403      	add	r3, r0
 8005a34:	3334      	adds	r3, #52	@ 0x34
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4299      	cmp	r1, r3
 8005a3a:	f200 8083 	bhi.w	8005b44 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6818      	ldr	r0, [r3, #0]
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	4613      	mov	r3, r2
 8005a48:	011b      	lsls	r3, r3, #4
 8005a4a:	1a9b      	subs	r3, r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	440b      	add	r3, r1
 8005a50:	332c      	adds	r3, #44	@ 0x2c
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	b292      	uxth	r2, r2
 8005a58:	4619      	mov	r1, r3
 8005a5a:	f003 fb29 	bl	80090b0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	4613      	mov	r3, r2
 8005a64:	011b      	lsls	r3, r3, #4
 8005a66:	1a9b      	subs	r3, r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	440b      	add	r3, r1
 8005a6c:	332c      	adds	r3, #44	@ 0x2c
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	18d1      	adds	r1, r2, r3
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	1a9b      	subs	r3, r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4403      	add	r3, r0
 8005a82:	332c      	adds	r3, #44	@ 0x2c
 8005a84:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005a86:	6879      	ldr	r1, [r7, #4]
 8005a88:	69ba      	ldr	r2, [r7, #24]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	440b      	add	r3, r1
 8005a94:	3338      	adds	r3, #56	@ 0x38
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	18d1      	adds	r1, r2, r3
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	011b      	lsls	r3, r3, #4
 8005aa4:	1a9b      	subs	r3, r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4403      	add	r3, r0
 8005aaa:	3338      	adds	r3, #56	@ 0x38
 8005aac:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	015a      	lsls	r2, r3, #5
 8005ab2:	6a3b      	ldr	r3, [r7, #32]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	0cdb      	lsrs	r3, r3, #19
 8005abe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ac2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005ac4:	6879      	ldr	r1, [r7, #4]
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	011b      	lsls	r3, r3, #4
 8005acc:	1a9b      	subs	r3, r3, r2
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	440b      	add	r3, r1
 8005ad2:	3328      	adds	r3, #40	@ 0x28
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d13f      	bne.n	8005b5e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d03c      	beq.n	8005b5e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	015a      	lsls	r2, r3, #5
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	4413      	add	r3, r2
 8005aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005afa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005b02:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	015a      	lsls	r2, r3, #5
 8005b08:	6a3b      	ldr	r3, [r7, #32]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b10:	461a      	mov	r2, r3
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005b16:	6879      	ldr	r1, [r7, #4]
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	1a9b      	subs	r3, r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	440b      	add	r3, r1
 8005b24:	333c      	adds	r3, #60	@ 0x3c
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	f083 0301 	eor.w	r3, r3, #1
 8005b2c:	b2d8      	uxtb	r0, r3
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	69ba      	ldr	r2, [r7, #24]
 8005b32:	4613      	mov	r3, r2
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	1a9b      	subs	r3, r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	440b      	add	r3, r1
 8005b3c:	333c      	adds	r3, #60	@ 0x3c
 8005b3e:	4602      	mov	r2, r0
 8005b40:	701a      	strb	r2, [r3, #0]
      break;
 8005b42:	e00c      	b.n	8005b5e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	69ba      	ldr	r2, [r7, #24]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	1a9b      	subs	r3, r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	440b      	add	r3, r1
 8005b52:	334c      	adds	r3, #76	@ 0x4c
 8005b54:	2204      	movs	r2, #4
 8005b56:	701a      	strb	r2, [r3, #0]
      break;
 8005b58:	e001      	b.n	8005b5e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005b5a:	bf00      	nop
 8005b5c:	e000      	b.n	8005b60 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005b5e:	bf00      	nop
  }
}
 8005b60:	bf00      	nop
 8005b62:	3728      	adds	r7, #40	@ 0x28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005b94:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d10b      	bne.n	8005bb8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f003 0301 	and.w	r3, r3, #1
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d102      	bne.n	8005bb0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f009 fe4a 	bl	800f844 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f043 0302 	orr.w	r3, r3, #2
 8005bb6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b08      	cmp	r3, #8
 8005bc0:	d132      	bne.n	8005c28 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	f043 0308 	orr.w	r3, r3, #8
 8005bc8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f003 0304 	and.w	r3, r3, #4
 8005bd0:	2b04      	cmp	r3, #4
 8005bd2:	d126      	bne.n	8005c22 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	7a5b      	ldrb	r3, [r3, #9]
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d113      	bne.n	8005c04 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005be2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005be6:	d106      	bne.n	8005bf6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2102      	movs	r1, #2
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f003 fbf4 	bl	80093dc <USB_InitFSLSPClkSel>
 8005bf4:	e011      	b.n	8005c1a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f003 fbed 	bl	80093dc <USB_InitFSLSPClkSel>
 8005c02:	e00a      	b.n	8005c1a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	79db      	ldrb	r3, [r3, #7]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d106      	bne.n	8005c1a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c12:	461a      	mov	r2, r3
 8005c14:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005c18:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f009 fe3c 	bl	800f898 <HAL_HCD_PortEnabled_Callback>
 8005c20:	e002      	b.n	8005c28 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f009 fe46 	bl	800f8b4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b20      	cmp	r3, #32
 8005c30:	d103      	bne.n	8005c3a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	f043 0320 	orr.w	r3, r3, #32
 8005c38:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c40:	461a      	mov	r2, r3
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	6013      	str	r3, [r2, #0]
}
 8005c46:	bf00      	nop
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
	...

08005c50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e267      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d075      	beq.n	8005d5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c6e:	4b88      	ldr	r3, [pc, #544]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 030c 	and.w	r3, r3, #12
 8005c76:	2b04      	cmp	r3, #4
 8005c78:	d00c      	beq.n	8005c94 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c7a:	4b85      	ldr	r3, [pc, #532]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c82:	2b08      	cmp	r3, #8
 8005c84:	d112      	bne.n	8005cac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c86:	4b82      	ldr	r3, [pc, #520]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c92:	d10b      	bne.n	8005cac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c94:	4b7e      	ldr	r3, [pc, #504]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d05b      	beq.n	8005d58 <HAL_RCC_OscConfig+0x108>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d157      	bne.n	8005d58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e242      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cb4:	d106      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x74>
 8005cb6:	4b76      	ldr	r3, [pc, #472]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a75      	ldr	r2, [pc, #468]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cc0:	6013      	str	r3, [r2, #0]
 8005cc2:	e01d      	b.n	8005d00 <HAL_RCC_OscConfig+0xb0>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ccc:	d10c      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x98>
 8005cce:	4b70      	ldr	r3, [pc, #448]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a6f      	ldr	r2, [pc, #444]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	4b6d      	ldr	r3, [pc, #436]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a6c      	ldr	r2, [pc, #432]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	e00b      	b.n	8005d00 <HAL_RCC_OscConfig+0xb0>
 8005ce8:	4b69      	ldr	r3, [pc, #420]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a68      	ldr	r2, [pc, #416]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	4b66      	ldr	r3, [pc, #408]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a65      	ldr	r2, [pc, #404]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d013      	beq.n	8005d30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d08:	f7fc ffd0 	bl	8002cac <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d0e:	e008      	b.n	8005d22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d10:	f7fc ffcc 	bl	8002cac <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	2b64      	cmp	r3, #100	@ 0x64
 8005d1c:	d901      	bls.n	8005d22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e207      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d22:	4b5b      	ldr	r3, [pc, #364]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d0f0      	beq.n	8005d10 <HAL_RCC_OscConfig+0xc0>
 8005d2e:	e014      	b.n	8005d5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d30:	f7fc ffbc 	bl	8002cac <HAL_GetTick>
 8005d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d36:	e008      	b.n	8005d4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d38:	f7fc ffb8 	bl	8002cac <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	2b64      	cmp	r3, #100	@ 0x64
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e1f3      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d4a:	4b51      	ldr	r3, [pc, #324]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1f0      	bne.n	8005d38 <HAL_RCC_OscConfig+0xe8>
 8005d56:	e000      	b.n	8005d5a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d063      	beq.n	8005e2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d66:	4b4a      	ldr	r3, [pc, #296]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 030c 	and.w	r3, r3, #12
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00b      	beq.n	8005d8a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d72:	4b47      	ldr	r3, [pc, #284]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d11c      	bne.n	8005db8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d7e:	4b44      	ldr	r3, [pc, #272]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d116      	bne.n	8005db8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d8a:	4b41      	ldr	r3, [pc, #260]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d005      	beq.n	8005da2 <HAL_RCC_OscConfig+0x152>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d001      	beq.n	8005da2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e1c7      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005da2:	4b3b      	ldr	r3, [pc, #236]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	4937      	ldr	r1, [pc, #220]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005db6:	e03a      	b.n	8005e2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d020      	beq.n	8005e02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005dc0:	4b34      	ldr	r3, [pc, #208]	@ (8005e94 <HAL_RCC_OscConfig+0x244>)
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc6:	f7fc ff71 	bl	8002cac <HAL_GetTick>
 8005dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dcc:	e008      	b.n	8005de0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dce:	f7fc ff6d 	bl	8002cac <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e1a8      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005de0:	4b2b      	ldr	r3, [pc, #172]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0f0      	beq.n	8005dce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dec:	4b28      	ldr	r3, [pc, #160]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	4925      	ldr	r1, [pc, #148]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	600b      	str	r3, [r1, #0]
 8005e00:	e015      	b.n	8005e2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e02:	4b24      	ldr	r3, [pc, #144]	@ (8005e94 <HAL_RCC_OscConfig+0x244>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e08:	f7fc ff50 	bl	8002cac <HAL_GetTick>
 8005e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e0e:	e008      	b.n	8005e22 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e10:	f7fc ff4c 	bl	8002cac <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e187      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e22:	4b1b      	ldr	r3, [pc, #108]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1f0      	bne.n	8005e10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d036      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d016      	beq.n	8005e70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e42:	4b15      	ldr	r3, [pc, #84]	@ (8005e98 <HAL_RCC_OscConfig+0x248>)
 8005e44:	2201      	movs	r2, #1
 8005e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e48:	f7fc ff30 	bl	8002cac <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e50:	f7fc ff2c 	bl	8002cac <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e167      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e62:	4b0b      	ldr	r3, [pc, #44]	@ (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCC_OscConfig+0x200>
 8005e6e:	e01b      	b.n	8005ea8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e70:	4b09      	ldr	r3, [pc, #36]	@ (8005e98 <HAL_RCC_OscConfig+0x248>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e76:	f7fc ff19 	bl	8002cac <HAL_GetTick>
 8005e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e7c:	e00e      	b.n	8005e9c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e7e:	f7fc ff15 	bl	8002cac <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d907      	bls.n	8005e9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e150      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
 8005e90:	40023800 	.word	0x40023800
 8005e94:	42470000 	.word	0x42470000
 8005e98:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e9c:	4b88      	ldr	r3, [pc, #544]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005e9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1ea      	bne.n	8005e7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f000 8097 	beq.w	8005fe4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005eba:	4b81      	ldr	r3, [pc, #516]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10f      	bne.n	8005ee6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60bb      	str	r3, [r7, #8]
 8005eca:	4b7d      	ldr	r3, [pc, #500]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ece:	4a7c      	ldr	r2, [pc, #496]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ed6:	4b7a      	ldr	r3, [pc, #488]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ede:	60bb      	str	r3, [r7, #8]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee6:	4b77      	ldr	r3, [pc, #476]	@ (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d118      	bne.n	8005f24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ef2:	4b74      	ldr	r3, [pc, #464]	@ (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a73      	ldr	r2, [pc, #460]	@ (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005efc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005efe:	f7fc fed5 	bl	8002cac <HAL_GetTick>
 8005f02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f04:	e008      	b.n	8005f18 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f06:	f7fc fed1 	bl	8002cac <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e10c      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f18:	4b6a      	ldr	r3, [pc, #424]	@ (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d0f0      	beq.n	8005f06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d106      	bne.n	8005f3a <HAL_RCC_OscConfig+0x2ea>
 8005f2c:	4b64      	ldr	r3, [pc, #400]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f30:	4a63      	ldr	r2, [pc, #396]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f32:	f043 0301 	orr.w	r3, r3, #1
 8005f36:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f38:	e01c      	b.n	8005f74 <HAL_RCC_OscConfig+0x324>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b05      	cmp	r3, #5
 8005f40:	d10c      	bne.n	8005f5c <HAL_RCC_OscConfig+0x30c>
 8005f42:	4b5f      	ldr	r3, [pc, #380]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f46:	4a5e      	ldr	r2, [pc, #376]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f48:	f043 0304 	orr.w	r3, r3, #4
 8005f4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f4e:	4b5c      	ldr	r3, [pc, #368]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f52:	4a5b      	ldr	r2, [pc, #364]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f54:	f043 0301 	orr.w	r3, r3, #1
 8005f58:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f5a:	e00b      	b.n	8005f74 <HAL_RCC_OscConfig+0x324>
 8005f5c:	4b58      	ldr	r3, [pc, #352]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f60:	4a57      	ldr	r2, [pc, #348]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f62:	f023 0301 	bic.w	r3, r3, #1
 8005f66:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f68:	4b55      	ldr	r3, [pc, #340]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f6c:	4a54      	ldr	r2, [pc, #336]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f6e:	f023 0304 	bic.w	r3, r3, #4
 8005f72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d015      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f7c:	f7fc fe96 	bl	8002cac <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f82:	e00a      	b.n	8005f9a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f84:	f7fc fe92 	bl	8002cac <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e0cb      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f9a:	4b49      	ldr	r3, [pc, #292]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0ee      	beq.n	8005f84 <HAL_RCC_OscConfig+0x334>
 8005fa6:	e014      	b.n	8005fd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fa8:	f7fc fe80 	bl	8002cac <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fae:	e00a      	b.n	8005fc6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb0:	f7fc fe7c 	bl	8002cac <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d901      	bls.n	8005fc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e0b5      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fca:	f003 0302 	and.w	r3, r3, #2
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1ee      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005fd2:	7dfb      	ldrb	r3, [r7, #23]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d105      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd8:	4b39      	ldr	r3, [pc, #228]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fdc:	4a38      	ldr	r2, [pc, #224]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005fde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fe2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f000 80a1 	beq.w	8006130 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fee:	4b34      	ldr	r3, [pc, #208]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f003 030c 	and.w	r3, r3, #12
 8005ff6:	2b08      	cmp	r3, #8
 8005ff8:	d05c      	beq.n	80060b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d141      	bne.n	8006086 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006002:	4b31      	ldr	r3, [pc, #196]	@ (80060c8 <HAL_RCC_OscConfig+0x478>)
 8006004:	2200      	movs	r2, #0
 8006006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006008:	f7fc fe50 	bl	8002cac <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800600e:	e008      	b.n	8006022 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006010:	f7fc fe4c 	bl	8002cac <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b02      	cmp	r3, #2
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e087      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006022:	4b27      	ldr	r3, [pc, #156]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1f0      	bne.n	8006010 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69da      	ldr	r2, [r3, #28]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	431a      	orrs	r2, r3
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603c:	019b      	lsls	r3, r3, #6
 800603e:	431a      	orrs	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006044:	085b      	lsrs	r3, r3, #1
 8006046:	3b01      	subs	r3, #1
 8006048:	041b      	lsls	r3, r3, #16
 800604a:	431a      	orrs	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006050:	061b      	lsls	r3, r3, #24
 8006052:	491b      	ldr	r1, [pc, #108]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 8006054:	4313      	orrs	r3, r2
 8006056:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006058:	4b1b      	ldr	r3, [pc, #108]	@ (80060c8 <HAL_RCC_OscConfig+0x478>)
 800605a:	2201      	movs	r2, #1
 800605c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800605e:	f7fc fe25 	bl	8002cac <HAL_GetTick>
 8006062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006064:	e008      	b.n	8006078 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006066:	f7fc fe21 	bl	8002cac <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e05c      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006078:	4b11      	ldr	r3, [pc, #68]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d0f0      	beq.n	8006066 <HAL_RCC_OscConfig+0x416>
 8006084:	e054      	b.n	8006130 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006086:	4b10      	ldr	r3, [pc, #64]	@ (80060c8 <HAL_RCC_OscConfig+0x478>)
 8006088:	2200      	movs	r2, #0
 800608a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800608c:	f7fc fe0e 	bl	8002cac <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006094:	f7fc fe0a 	bl	8002cac <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e045      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060a6:	4b06      	ldr	r3, [pc, #24]	@ (80060c0 <HAL_RCC_OscConfig+0x470>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1f0      	bne.n	8006094 <HAL_RCC_OscConfig+0x444>
 80060b2:	e03d      	b.n	8006130 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d107      	bne.n	80060cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e038      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
 80060c0:	40023800 	.word	0x40023800
 80060c4:	40007000 	.word	0x40007000
 80060c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060cc:	4b1b      	ldr	r3, [pc, #108]	@ (800613c <HAL_RCC_OscConfig+0x4ec>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d028      	beq.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d121      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d11a      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060fc:	4013      	ands	r3, r2
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006102:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006104:	4293      	cmp	r3, r2
 8006106:	d111      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006112:	085b      	lsrs	r3, r3, #1
 8006114:	3b01      	subs	r3, #1
 8006116:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006118:	429a      	cmp	r2, r3
 800611a:	d107      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006126:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006128:	429a      	cmp	r2, r3
 800612a:	d001      	beq.n	8006130 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e000      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	40023800 	.word	0x40023800

08006140 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e0cc      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006154:	4b68      	ldr	r3, [pc, #416]	@ (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 030f 	and.w	r3, r3, #15
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d90c      	bls.n	800617c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006162:	4b65      	ldr	r3, [pc, #404]	@ (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	b2d2      	uxtb	r2, r2
 8006168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800616a:	4b63      	ldr	r3, [pc, #396]	@ (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 030f 	and.w	r3, r3, #15
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d001      	beq.n	800617c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e0b8      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0302 	and.w	r3, r3, #2
 8006184:	2b00      	cmp	r3, #0
 8006186:	d020      	beq.n	80061ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006194:	4b59      	ldr	r3, [pc, #356]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	4a58      	ldr	r2, [pc, #352]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 800619a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800619e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d005      	beq.n	80061b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061ac:	4b53      	ldr	r3, [pc, #332]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	4a52      	ldr	r2, [pc, #328]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80061b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061b8:	4b50      	ldr	r3, [pc, #320]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	494d      	ldr	r1, [pc, #308]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d044      	beq.n	8006260 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d107      	bne.n	80061ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061de:	4b47      	ldr	r3, [pc, #284]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d119      	bne.n	800621e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e07f      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d003      	beq.n	80061fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061fa:	2b03      	cmp	r3, #3
 80061fc:	d107      	bne.n	800620e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061fe:	4b3f      	ldr	r3, [pc, #252]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d109      	bne.n	800621e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e06f      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800620e:	4b3b      	ldr	r3, [pc, #236]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e067      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800621e:	4b37      	ldr	r3, [pc, #220]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f023 0203 	bic.w	r2, r3, #3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	4934      	ldr	r1, [pc, #208]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 800622c:	4313      	orrs	r3, r2
 800622e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006230:	f7fc fd3c 	bl	8002cac <HAL_GetTick>
 8006234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006236:	e00a      	b.n	800624e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006238:	f7fc fd38 	bl	8002cac <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006246:	4293      	cmp	r3, r2
 8006248:	d901      	bls.n	800624e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e04f      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800624e:	4b2b      	ldr	r3, [pc, #172]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f003 020c 	and.w	r2, r3, #12
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	429a      	cmp	r2, r3
 800625e:	d1eb      	bne.n	8006238 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006260:	4b25      	ldr	r3, [pc, #148]	@ (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 030f 	and.w	r3, r3, #15
 8006268:	683a      	ldr	r2, [r7, #0]
 800626a:	429a      	cmp	r2, r3
 800626c:	d20c      	bcs.n	8006288 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800626e:	4b22      	ldr	r3, [pc, #136]	@ (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	b2d2      	uxtb	r2, r2
 8006274:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006276:	4b20      	ldr	r3, [pc, #128]	@ (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 030f 	and.w	r3, r3, #15
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	429a      	cmp	r2, r3
 8006282:	d001      	beq.n	8006288 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e032      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b00      	cmp	r3, #0
 8006292:	d008      	beq.n	80062a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006294:	4b19      	ldr	r3, [pc, #100]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	4916      	ldr	r1, [pc, #88]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0308 	and.w	r3, r3, #8
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d009      	beq.n	80062c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062b2:	4b12      	ldr	r3, [pc, #72]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	490e      	ldr	r1, [pc, #56]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80062c6:	f000 f821 	bl	800630c <HAL_RCC_GetSysClockFreq>
 80062ca:	4602      	mov	r2, r0
 80062cc:	4b0b      	ldr	r3, [pc, #44]	@ (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	091b      	lsrs	r3, r3, #4
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	490a      	ldr	r1, [pc, #40]	@ (8006300 <HAL_RCC_ClockConfig+0x1c0>)
 80062d8:	5ccb      	ldrb	r3, [r1, r3]
 80062da:	fa22 f303 	lsr.w	r3, r2, r3
 80062de:	4a09      	ldr	r2, [pc, #36]	@ (8006304 <HAL_RCC_ClockConfig+0x1c4>)
 80062e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80062e2:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <HAL_RCC_ClockConfig+0x1c8>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fc faca 	bl	8002880 <HAL_InitTick>

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3710      	adds	r7, #16
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40023c00 	.word	0x40023c00
 80062fc:	40023800 	.word	0x40023800
 8006300:	08022f88 	.word	0x08022f88
 8006304:	20000004 	.word	0x20000004
 8006308:	20000008 	.word	0x20000008

0800630c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800630c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006310:	b094      	sub	sp, #80	@ 0x50
 8006312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006314:	2300      	movs	r3, #0
 8006316:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006318:	2300      	movs	r3, #0
 800631a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800631c:	2300      	movs	r3, #0
 800631e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006320:	2300      	movs	r3, #0
 8006322:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006324:	4b79      	ldr	r3, [pc, #484]	@ (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 030c 	and.w	r3, r3, #12
 800632c:	2b08      	cmp	r3, #8
 800632e:	d00d      	beq.n	800634c <HAL_RCC_GetSysClockFreq+0x40>
 8006330:	2b08      	cmp	r3, #8
 8006332:	f200 80e1 	bhi.w	80064f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_RCC_GetSysClockFreq+0x34>
 800633a:	2b04      	cmp	r3, #4
 800633c:	d003      	beq.n	8006346 <HAL_RCC_GetSysClockFreq+0x3a>
 800633e:	e0db      	b.n	80064f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006340:	4b73      	ldr	r3, [pc, #460]	@ (8006510 <HAL_RCC_GetSysClockFreq+0x204>)
 8006342:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006344:	e0db      	b.n	80064fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006346:	4b73      	ldr	r3, [pc, #460]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x208>)
 8006348:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800634a:	e0d8      	b.n	80064fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800634c:	4b6f      	ldr	r3, [pc, #444]	@ (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006354:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006356:	4b6d      	ldr	r3, [pc, #436]	@ (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d063      	beq.n	800642a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006362:	4b6a      	ldr	r3, [pc, #424]	@ (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	099b      	lsrs	r3, r3, #6
 8006368:	2200      	movs	r2, #0
 800636a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800636c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800636e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006374:	633b      	str	r3, [r7, #48]	@ 0x30
 8006376:	2300      	movs	r3, #0
 8006378:	637b      	str	r3, [r7, #52]	@ 0x34
 800637a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800637e:	4622      	mov	r2, r4
 8006380:	462b      	mov	r3, r5
 8006382:	f04f 0000 	mov.w	r0, #0
 8006386:	f04f 0100 	mov.w	r1, #0
 800638a:	0159      	lsls	r1, r3, #5
 800638c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006390:	0150      	lsls	r0, r2, #5
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	4621      	mov	r1, r4
 8006398:	1a51      	subs	r1, r2, r1
 800639a:	6139      	str	r1, [r7, #16]
 800639c:	4629      	mov	r1, r5
 800639e:	eb63 0301 	sbc.w	r3, r3, r1
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	f04f 0300 	mov.w	r3, #0
 80063ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063b0:	4659      	mov	r1, fp
 80063b2:	018b      	lsls	r3, r1, #6
 80063b4:	4651      	mov	r1, sl
 80063b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80063ba:	4651      	mov	r1, sl
 80063bc:	018a      	lsls	r2, r1, #6
 80063be:	4651      	mov	r1, sl
 80063c0:	ebb2 0801 	subs.w	r8, r2, r1
 80063c4:	4659      	mov	r1, fp
 80063c6:	eb63 0901 	sbc.w	r9, r3, r1
 80063ca:	f04f 0200 	mov.w	r2, #0
 80063ce:	f04f 0300 	mov.w	r3, #0
 80063d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063de:	4690      	mov	r8, r2
 80063e0:	4699      	mov	r9, r3
 80063e2:	4623      	mov	r3, r4
 80063e4:	eb18 0303 	adds.w	r3, r8, r3
 80063e8:	60bb      	str	r3, [r7, #8]
 80063ea:	462b      	mov	r3, r5
 80063ec:	eb49 0303 	adc.w	r3, r9, r3
 80063f0:	60fb      	str	r3, [r7, #12]
 80063f2:	f04f 0200 	mov.w	r2, #0
 80063f6:	f04f 0300 	mov.w	r3, #0
 80063fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063fe:	4629      	mov	r1, r5
 8006400:	024b      	lsls	r3, r1, #9
 8006402:	4621      	mov	r1, r4
 8006404:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006408:	4621      	mov	r1, r4
 800640a:	024a      	lsls	r2, r1, #9
 800640c:	4610      	mov	r0, r2
 800640e:	4619      	mov	r1, r3
 8006410:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006412:	2200      	movs	r2, #0
 8006414:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006416:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006418:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800641c:	f7fa fbe4 	bl	8000be8 <__aeabi_uldivmod>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4613      	mov	r3, r2
 8006426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006428:	e058      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800642a:	4b38      	ldr	r3, [pc, #224]	@ (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	099b      	lsrs	r3, r3, #6
 8006430:	2200      	movs	r2, #0
 8006432:	4618      	mov	r0, r3
 8006434:	4611      	mov	r1, r2
 8006436:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800643a:	623b      	str	r3, [r7, #32]
 800643c:	2300      	movs	r3, #0
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006440:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006444:	4642      	mov	r2, r8
 8006446:	464b      	mov	r3, r9
 8006448:	f04f 0000 	mov.w	r0, #0
 800644c:	f04f 0100 	mov.w	r1, #0
 8006450:	0159      	lsls	r1, r3, #5
 8006452:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006456:	0150      	lsls	r0, r2, #5
 8006458:	4602      	mov	r2, r0
 800645a:	460b      	mov	r3, r1
 800645c:	4641      	mov	r1, r8
 800645e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006462:	4649      	mov	r1, r9
 8006464:	eb63 0b01 	sbc.w	fp, r3, r1
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006474:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006478:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800647c:	ebb2 040a 	subs.w	r4, r2, sl
 8006480:	eb63 050b 	sbc.w	r5, r3, fp
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	00eb      	lsls	r3, r5, #3
 800648e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006492:	00e2      	lsls	r2, r4, #3
 8006494:	4614      	mov	r4, r2
 8006496:	461d      	mov	r5, r3
 8006498:	4643      	mov	r3, r8
 800649a:	18e3      	adds	r3, r4, r3
 800649c:	603b      	str	r3, [r7, #0]
 800649e:	464b      	mov	r3, r9
 80064a0:	eb45 0303 	adc.w	r3, r5, r3
 80064a4:	607b      	str	r3, [r7, #4]
 80064a6:	f04f 0200 	mov.w	r2, #0
 80064aa:	f04f 0300 	mov.w	r3, #0
 80064ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064b2:	4629      	mov	r1, r5
 80064b4:	028b      	lsls	r3, r1, #10
 80064b6:	4621      	mov	r1, r4
 80064b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064bc:	4621      	mov	r1, r4
 80064be:	028a      	lsls	r2, r1, #10
 80064c0:	4610      	mov	r0, r2
 80064c2:	4619      	mov	r1, r3
 80064c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064c6:	2200      	movs	r2, #0
 80064c8:	61bb      	str	r3, [r7, #24]
 80064ca:	61fa      	str	r2, [r7, #28]
 80064cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064d0:	f7fa fb8a 	bl	8000be8 <__aeabi_uldivmod>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	4613      	mov	r3, r2
 80064da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80064dc:	4b0b      	ldr	r3, [pc, #44]	@ (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	0c1b      	lsrs	r3, r3, #16
 80064e2:	f003 0303 	and.w	r3, r3, #3
 80064e6:	3301      	adds	r3, #1
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80064ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80064ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064f6:	e002      	b.n	80064fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064f8:	4b05      	ldr	r3, [pc, #20]	@ (8006510 <HAL_RCC_GetSysClockFreq+0x204>)
 80064fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006500:	4618      	mov	r0, r3
 8006502:	3750      	adds	r7, #80	@ 0x50
 8006504:	46bd      	mov	sp, r7
 8006506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800650a:	bf00      	nop
 800650c:	40023800 	.word	0x40023800
 8006510:	00f42400 	.word	0x00f42400
 8006514:	007a1200 	.word	0x007a1200

08006518 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006518:	b480      	push	{r7}
 800651a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800651c:	4b03      	ldr	r3, [pc, #12]	@ (800652c <HAL_RCC_GetHCLKFreq+0x14>)
 800651e:	681b      	ldr	r3, [r3, #0]
}
 8006520:	4618      	mov	r0, r3
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	20000004 	.word	0x20000004

08006530 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006534:	f7ff fff0 	bl	8006518 <HAL_RCC_GetHCLKFreq>
 8006538:	4602      	mov	r2, r0
 800653a:	4b05      	ldr	r3, [pc, #20]	@ (8006550 <HAL_RCC_GetPCLK1Freq+0x20>)
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	0a9b      	lsrs	r3, r3, #10
 8006540:	f003 0307 	and.w	r3, r3, #7
 8006544:	4903      	ldr	r1, [pc, #12]	@ (8006554 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006546:	5ccb      	ldrb	r3, [r1, r3]
 8006548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800654c:	4618      	mov	r0, r3
 800654e:	bd80      	pop	{r7, pc}
 8006550:	40023800 	.word	0x40023800
 8006554:	08022f98 	.word	0x08022f98

08006558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800655c:	f7ff ffdc 	bl	8006518 <HAL_RCC_GetHCLKFreq>
 8006560:	4602      	mov	r2, r0
 8006562:	4b05      	ldr	r3, [pc, #20]	@ (8006578 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	0b5b      	lsrs	r3, r3, #13
 8006568:	f003 0307 	and.w	r3, r3, #7
 800656c:	4903      	ldr	r1, [pc, #12]	@ (800657c <HAL_RCC_GetPCLK2Freq+0x24>)
 800656e:	5ccb      	ldrb	r3, [r1, r3]
 8006570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006574:	4618      	mov	r0, r3
 8006576:	bd80      	pop	{r7, pc}
 8006578:	40023800 	.word	0x40023800
 800657c:	08022f98 	.word	0x08022f98

08006580 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	220f      	movs	r2, #15
 800658e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006590:	4b12      	ldr	r3, [pc, #72]	@ (80065dc <HAL_RCC_GetClockConfig+0x5c>)
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f003 0203 	and.w	r2, r3, #3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800659c:	4b0f      	ldr	r3, [pc, #60]	@ (80065dc <HAL_RCC_GetClockConfig+0x5c>)
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065a8:	4b0c      	ldr	r3, [pc, #48]	@ (80065dc <HAL_RCC_GetClockConfig+0x5c>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065b4:	4b09      	ldr	r3, [pc, #36]	@ (80065dc <HAL_RCC_GetClockConfig+0x5c>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	08db      	lsrs	r3, r3, #3
 80065ba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80065c2:	4b07      	ldr	r3, [pc, #28]	@ (80065e0 <HAL_RCC_GetClockConfig+0x60>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 020f 	and.w	r2, r3, #15
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	601a      	str	r2, [r3, #0]
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	40023800 	.word	0x40023800
 80065e0:	40023c00 	.word	0x40023c00

080065e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e07b      	b.n	80066ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d108      	bne.n	8006610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006606:	d009      	beq.n	800661c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	61da      	str	r2, [r3, #28]
 800660e:	e005      	b.n	800661c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006628:	b2db      	uxtb	r3, r3
 800662a:	2b00      	cmp	r3, #0
 800662c:	d106      	bne.n	800663c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fb ffec 	bl	8002614 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006652:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006664:	431a      	orrs	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800666e:	431a      	orrs	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	691b      	ldr	r3, [r3, #16]
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	431a      	orrs	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	431a      	orrs	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800668c:	431a      	orrs	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a1b      	ldr	r3, [r3, #32]
 800669c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066a0:	ea42 0103 	orr.w	r1, r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	430a      	orrs	r2, r1
 80066b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	0c1b      	lsrs	r3, r3, #16
 80066ba:	f003 0104 	and.w	r1, r3, #4
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c2:	f003 0210 	and.w	r2, r3, #16
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	69da      	ldr	r2, [r3, #28]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
	...

080066f8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b085      	sub	sp, #20
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	4613      	mov	r3, r2
 8006704:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d002      	beq.n	8006712 <HAL_SPI_Transmit_IT+0x1a>
 800670c:	88fb      	ldrh	r3, [r7, #6]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e06a      	b.n	80067ec <HAL_SPI_Transmit_IT+0xf4>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b01      	cmp	r3, #1
 8006720:	d001      	beq.n	8006726 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8006722:	2302      	movs	r3, #2
 8006724:	e062      	b.n	80067ec <HAL_SPI_Transmit_IT+0xf4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800672c:	2b01      	cmp	r3, #1
 800672e:	d101      	bne.n	8006734 <HAL_SPI_Transmit_IT+0x3c>
 8006730:	2302      	movs	r3, #2
 8006732:	e05b      	b.n	80067ec <HAL_SPI_Transmit_IT+0xf4>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2203      	movs	r2, #3
 8006740:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	68ba      	ldr	r2, [r7, #8]
 800674e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	88fa      	ldrh	r2, [r7, #6]
 8006754:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	88fa      	ldrh	r2, [r7, #6]
 800675a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <HAL_SPI_Transmit_IT+0x8c>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	4a1e      	ldr	r2, [pc, #120]	@ (80067f8 <HAL_SPI_Transmit_IT+0x100>)
 8006780:	645a      	str	r2, [r3, #68]	@ 0x44
 8006782:	e002      	b.n	800678a <HAL_SPI_Transmit_IT+0x92>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	4a1d      	ldr	r2, [pc, #116]	@ (80067fc <HAL_SPI_Transmit_IT+0x104>)
 8006788:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006792:	d10f      	bne.n	80067b4 <HAL_SPI_Transmit_IT+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067be:	2b40      	cmp	r3, #64	@ 0x40
 80067c0:	d007      	beq.n	80067d2 <HAL_SPI_Transmit_IT+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067d0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	685a      	ldr	r2, [r3, #4]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80067e8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	08006f21 	.word	0x08006f21
 80067fc:	08006edb 	.word	0x08006edb

08006800 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	4613      	mov	r3, r2
 800680c:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b01      	cmp	r3, #1
 8006818:	d001      	beq.n	800681e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800681a:	2302      	movs	r3, #2
 800681c:	e07f      	b.n	800691e <HAL_SPI_Receive_IT+0x11e>
  }

  if ((pData == NULL) || (Size == 0U))
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d002      	beq.n	800682a <HAL_SPI_Receive_IT+0x2a>
 8006824:	88fb      	ldrh	r3, [r7, #6]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d101      	bne.n	800682e <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e077      	b.n	800691e <HAL_SPI_Receive_IT+0x11e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d110      	bne.n	8006858 <HAL_SPI_Receive_IT+0x58>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800683e:	d10b      	bne.n	8006858 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2204      	movs	r2, #4
 8006844:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006848:	88fb      	ldrh	r3, [r7, #6]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	68b9      	ldr	r1, [r7, #8]
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f000 f86e 	bl	8006930 <HAL_SPI_TransmitReceive_IT>
 8006854:	4603      	mov	r3, r0
 8006856:	e062      	b.n	800691e <HAL_SPI_Receive_IT+0x11e>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800685e:	2b01      	cmp	r3, #1
 8006860:	d101      	bne.n	8006866 <HAL_SPI_Receive_IT+0x66>
 8006862:	2302      	movs	r3, #2
 8006864:	e05b      	b.n	800691e <HAL_SPI_Receive_IT+0x11e>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2204      	movs	r2, #4
 8006872:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	88fa      	ldrh	r2, [r7, #6]
 8006886:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	88fa      	ldrh	r2, [r7, #6]
 800688c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxISR       = NULL;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <HAL_SPI_Receive_IT+0xb6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006928 <HAL_SPI_Receive_IT+0x128>)
 80068b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80068b4:	e002      	b.n	80068bc <HAL_SPI_Receive_IT+0xbc>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	4a1c      	ldr	r2, [pc, #112]	@ (800692c <HAL_SPI_Receive_IT+0x12c>)
 80068ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068c4:	d10f      	bne.n	80068e6 <HAL_SPI_Receive_IT+0xe6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80068e4:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f0:	2b40      	cmp	r3, #64	@ 0x40
 80068f2:	d007      	beq.n	8006904 <HAL_SPI_Receive_IT+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006902:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685a      	ldr	r2, [r3, #4]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800691a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	08006e95 	.word	0x08006e95
 800692c:	08006e4b 	.word	0x08006e4b

08006930 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
 800693c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006944:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800694c:	7dfb      	ldrb	r3, [r7, #23]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d00c      	beq.n	800696c <HAL_SPI_TransmitReceive_IT+0x3c>
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006958:	d106      	bne.n	8006968 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d102      	bne.n	8006968 <HAL_SPI_TransmitReceive_IT+0x38>
 8006962:	7dfb      	ldrb	r3, [r7, #23]
 8006964:	2b04      	cmp	r3, #4
 8006966:	d001      	beq.n	800696c <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006968:	2302      	movs	r3, #2
 800696a:	e061      	b.n	8006a30 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d005      	beq.n	800697e <HAL_SPI_TransmitReceive_IT+0x4e>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <HAL_SPI_TransmitReceive_IT+0x4e>
 8006978:	887b      	ldrh	r3, [r7, #2]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e056      	b.n	8006a30 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006988:	2b01      	cmp	r3, #1
 800698a:	d101      	bne.n	8006990 <HAL_SPI_TransmitReceive_IT+0x60>
 800698c:	2302      	movs	r3, #2
 800698e:	e04f      	b.n	8006a30 <HAL_SPI_TransmitReceive_IT+0x100>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b04      	cmp	r3, #4
 80069a2:	d003      	beq.n	80069ac <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2205      	movs	r2, #5
 80069a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	887a      	ldrh	r2, [r7, #2]
 80069bc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	887a      	ldrh	r2, [r7, #2]
 80069c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	887a      	ldrh	r2, [r7, #2]
 80069ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	887a      	ldrh	r2, [r7, #2]
 80069d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d006      	beq.n	80069ec <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	4a16      	ldr	r2, [pc, #88]	@ (8006a3c <HAL_SPI_TransmitReceive_IT+0x10c>)
 80069e2:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	4a16      	ldr	r2, [pc, #88]	@ (8006a40 <HAL_SPI_TransmitReceive_IT+0x110>)
 80069e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80069ea:	e005      	b.n	80069f8 <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	4a15      	ldr	r2, [pc, #84]	@ (8006a44 <HAL_SPI_TransmitReceive_IT+0x114>)
 80069f0:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4a14      	ldr	r2, [pc, #80]	@ (8006a48 <HAL_SPI_TransmitReceive_IT+0x118>)
 80069f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a02:	2b40      	cmp	r3, #64	@ 0x40
 8006a04:	d007      	beq.n	8006a16 <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a14:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006a2c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	08006d8d 	.word	0x08006d8d
 8006a40:	08006ded 	.word	0x08006ded
 8006a44:	08006cc9 	.word	0x08006cc9
 8006a48:	08006d2d 	.word	0x08006d2d

08006a4c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b088      	sub	sp, #32
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10e      	bne.n	8006a8c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d009      	beq.n	8006a8c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d004      	beq.n	8006a8c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	4798      	blx	r3
    return;
 8006a8a:	e0ce      	b.n	8006c2a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	f003 0302 	and.w	r3, r3, #2
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d009      	beq.n	8006aaa <HAL_SPI_IRQHandler+0x5e>
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d004      	beq.n	8006aaa <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	4798      	blx	r3
    return;
 8006aa8:	e0bf      	b.n	8006c2a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	f003 0320 	and.w	r3, r3, #32
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10a      	bne.n	8006aca <HAL_SPI_IRQHandler+0x7e>
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d105      	bne.n	8006aca <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 80b0 	beq.w	8006c2a <HAL_SPI_IRQHandler+0x1de>
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	f003 0320 	and.w	r3, r3, #32
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 80aa 	beq.w	8006c2a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d023      	beq.n	8006b28 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b03      	cmp	r3, #3
 8006aea:	d011      	beq.n	8006b10 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af0:	f043 0204 	orr.w	r2, r3, #4
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006af8:	2300      	movs	r3, #0
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	617b      	str	r3, [r7, #20]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	617b      	str	r3, [r7, #20]
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	e00b      	b.n	8006b28 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b10:	2300      	movs	r3, #0
 8006b12:	613b      	str	r3, [r7, #16]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	613b      	str	r3, [r7, #16]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	613b      	str	r3, [r7, #16]
 8006b24:	693b      	ldr	r3, [r7, #16]
        return;
 8006b26:	e080      	b.n	8006c2a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	f003 0320 	and.w	r3, r3, #32
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d014      	beq.n	8006b5c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b36:	f043 0201 	orr.w	r2, r3, #1
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006b3e:	2300      	movs	r3, #0
 8006b40:	60fb      	str	r3, [r7, #12]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	60fb      	str	r3, [r7, #12]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00c      	beq.n	8006b80 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b6a:	f043 0208 	orr.w	r2, r3, #8
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006b72:	2300      	movs	r3, #0
 8006b74:	60bb      	str	r3, [r7, #8]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	60bb      	str	r3, [r7, #8]
 8006b7e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d04f      	beq.n	8006c28 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b96:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d104      	bne.n	8006bb4 <HAL_SPI_IRQHandler+0x168>
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	f003 0301 	and.w	r3, r3, #1
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d034      	beq.n	8006c1e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	685a      	ldr	r2, [r3, #4]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f022 0203 	bic.w	r2, r2, #3
 8006bc2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d011      	beq.n	8006bf0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd0:	4a17      	ldr	r2, [pc, #92]	@ (8006c30 <HAL_SPI_IRQHandler+0x1e4>)
 8006bd2:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f7fc fa1b 	bl	8003014 <HAL_DMA_Abort_IT>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d005      	beq.n	8006bf0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d016      	beq.n	8006c26 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8006c30 <HAL_SPI_IRQHandler+0x1e4>)
 8006bfe:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7fc fa05 	bl	8003014 <HAL_DMA_Abort_IT>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00a      	beq.n	8006c26 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c14:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006c1c:	e003      	b.n	8006c26 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f826 	bl	8006c70 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006c24:	e000      	b.n	8006c28 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006c26:	bf00      	nop
    return;
 8006c28:	bf00      	nop
  }
}
 8006c2a:	3720      	adds	r7, #32
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	08006ca1 	.word	0x08006ca1

08006c34 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006c3c:	bf00      	nop
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006c50:	bf00      	nop
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c92:	b2db      	uxtb	r3, r3
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006cba:	68f8      	ldr	r0, [r7, #12]
 8006cbc:	f7ff ffd8 	bl	8006c70 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006cc0:	bf00      	nop
 8006cc2:	3710      	adds	r7, #16
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f103 020c 	add.w	r2, r3, #12
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cdc:	7812      	ldrb	r2, [r2, #0]
 8006cde:	b2d2      	uxtb	r2, r2
 8006ce0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce6:	1c5a      	adds	r2, r3, #1
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10f      	bne.n	8006d24 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d12:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d102      	bne.n	8006d24 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fa62 	bl	80071e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006d24:	bf00      	nop
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	330c      	adds	r3, #12
 8006d3e:	7812      	ldrb	r2, [r2, #0]
 8006d40:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d46:	1c5a      	adds	r2, r3, #1
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	3b01      	subs	r3, #1
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10f      	bne.n	8006d84 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d72:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d102      	bne.n	8006d84 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fa32 	bl	80071e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006d84:	bf00      	nop
 8006d86:	3708      	adds	r7, #8
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68da      	ldr	r2, [r3, #12]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d9e:	b292      	uxth	r2, r2
 8006da0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da6:	1c9a      	adds	r2, r3, #2
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	3b01      	subs	r3, #1
 8006db4:	b29a      	uxth	r2, r3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10f      	bne.n	8006de4 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685a      	ldr	r2, [r3, #4]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dd2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d102      	bne.n	8006de4 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 fa02 	bl	80071e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006de4:	bf00      	nop
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df8:	881a      	ldrh	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e04:	1c9a      	adds	r2, r3, #2
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	3b01      	subs	r3, #1
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10f      	bne.n	8006e42 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e30:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d102      	bne.n	8006e42 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f9d3 	bl	80071e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006e42:	bf00      	nop
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b082      	sub	sp, #8
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f103 020c 	add.w	r2, r3, #12
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5e:	7812      	ldrb	r2, [r2, #0]
 8006e60:	b2d2      	uxtb	r2, r2
 8006e62:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e68:	1c5a      	adds	r2, r3, #1
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	3b01      	subs	r3, #1
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 fa22 	bl	80072d0 <SPI_CloseRx_ISR>
  }
}
 8006e8c:	bf00      	nop
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68da      	ldr	r2, [r3, #12]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea6:	b292      	uxth	r2, r2
 8006ea8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eae:	1c9a      	adds	r2, r3, #2
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d102      	bne.n	8006ed2 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f9ff 	bl	80072d0 <SPI_CloseRx_ISR>
  }
}
 8006ed2:	bf00      	nop
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b082      	sub	sp, #8
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	330c      	adds	r3, #12
 8006eec:	7812      	ldrb	r2, [r2, #0]
 8006eee:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef4:	1c5a      	adds	r2, r3, #1
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	3b01      	subs	r3, #1
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d102      	bne.n	8006f18 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fa1c 	bl	8007350 <SPI_CloseTx_ISR>
  }
}
 8006f18:	bf00      	nop
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2c:	881a      	ldrh	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f38:	1c9a      	adds	r2, r3, #2
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d102      	bne.n	8006f5c <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f9fa 	bl	8007350 <SPI_CloseTx_ISR>
  }
}
 8006f5c:	bf00      	nop
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	603b      	str	r3, [r7, #0]
 8006f70:	4613      	mov	r3, r2
 8006f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f74:	f7fb fe9a 	bl	8002cac <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7c:	1a9b      	subs	r3, r3, r2
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	4413      	add	r3, r2
 8006f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f84:	f7fb fe92 	bl	8002cac <HAL_GetTick>
 8006f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f8a:	4b39      	ldr	r3, [pc, #228]	@ (8007070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	015b      	lsls	r3, r3, #5
 8006f90:	0d1b      	lsrs	r3, r3, #20
 8006f92:	69fa      	ldr	r2, [r7, #28]
 8006f94:	fb02 f303 	mul.w	r3, r2, r3
 8006f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f9a:	e055      	b.n	8007048 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa2:	d051      	beq.n	8007048 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fa4:	f7fb fe82 	bl	8002cac <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d902      	bls.n	8006fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d13d      	bne.n	8007036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fd2:	d111      	bne.n	8006ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fdc:	d004      	beq.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fe6:	d107      	bne.n	8006ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007000:	d10f      	bne.n	8007022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	e018      	b.n	8007068 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d102      	bne.n	8007042 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	61fb      	str	r3, [r7, #28]
 8007040:	e002      	b.n	8007048 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	3b01      	subs	r3, #1
 8007046:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689a      	ldr	r2, [r3, #8]
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	4013      	ands	r3, r2
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	429a      	cmp	r2, r3
 8007056:	bf0c      	ite	eq
 8007058:	2301      	moveq	r3, #1
 800705a:	2300      	movne	r3, #0
 800705c:	b2db      	uxtb	r3, r3
 800705e:	461a      	mov	r2, r3
 8007060:	79fb      	ldrb	r3, [r7, #7]
 8007062:	429a      	cmp	r2, r3
 8007064:	d19a      	bne.n	8006f9c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	4618      	mov	r0, r3
 800706a:	3720      	adds	r7, #32
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	20000004 	.word	0x20000004

08007074 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b086      	sub	sp, #24
 8007078:	af02      	add	r7, sp, #8
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007088:	d111      	bne.n	80070ae <SPI_EndRxTransaction+0x3a>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007092:	d004      	beq.n	800709e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800709c:	d107      	bne.n	80070ae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070ac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070b6:	d12a      	bne.n	800710e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c0:	d012      	beq.n	80070e8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2200      	movs	r2, #0
 80070ca:	2180      	movs	r1, #128	@ 0x80
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f7ff ff49 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d02d      	beq.n	8007134 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070dc:	f043 0220 	orr.w	r2, r3, #32
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e026      	b.n	8007136 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2200      	movs	r2, #0
 80070f0:	2101      	movs	r1, #1
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f7ff ff36 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d01a      	beq.n	8007134 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007102:	f043 0220 	orr.w	r2, r3, #32
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e013      	b.n	8007136 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2200      	movs	r2, #0
 8007116:	2101      	movs	r1, #1
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f7ff ff23 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d007      	beq.n	8007134 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007128:	f043 0220 	orr.w	r2, r3, #32
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	e000      	b.n	8007136 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b088      	sub	sp, #32
 8007144:	af02      	add	r7, sp, #8
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	2201      	movs	r2, #1
 8007154:	2102      	movs	r1, #2
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7ff ff04 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d007      	beq.n	8007172 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007166:	f043 0220 	orr.w	r2, r3, #32
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e032      	b.n	80071d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007172:	4b1b      	ldr	r3, [pc, #108]	@ (80071e0 <SPI_EndRxTxTransaction+0xa0>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a1b      	ldr	r2, [pc, #108]	@ (80071e4 <SPI_EndRxTxTransaction+0xa4>)
 8007178:	fba2 2303 	umull	r2, r3, r2, r3
 800717c:	0d5b      	lsrs	r3, r3, #21
 800717e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007182:	fb02 f303 	mul.w	r3, r2, r3
 8007186:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007190:	d112      	bne.n	80071b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2200      	movs	r2, #0
 800719a:	2180      	movs	r1, #128	@ 0x80
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f7ff fee1 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d016      	beq.n	80071d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ac:	f043 0220 	orr.w	r2, r3, #32
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e00f      	b.n	80071d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	3b01      	subs	r3, #1
 80071c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ce:	2b80      	cmp	r3, #128	@ 0x80
 80071d0:	d0f2      	beq.n	80071b8 <SPI_EndRxTxTransaction+0x78>
 80071d2:	e000      	b.n	80071d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80071d4:	bf00      	nop
  }

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3718      	adds	r7, #24
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	20000004 	.word	0x20000004
 80071e4:	165e9f81 	.word	0x165e9f81

080071e8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b086      	sub	sp, #24
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80071f0:	4b35      	ldr	r3, [pc, #212]	@ (80072c8 <SPI_CloseRxTx_ISR+0xe0>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a35      	ldr	r2, [pc, #212]	@ (80072cc <SPI_CloseRxTx_ISR+0xe4>)
 80071f6:	fba2 2303 	umull	r2, r3, r2, r3
 80071fa:	0a5b      	lsrs	r3, r3, #9
 80071fc:	2264      	movs	r2, #100	@ 0x64
 80071fe:	fb02 f303 	mul.w	r3, r2, r3
 8007202:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007204:	f7fb fd52 	bl	8002cac <HAL_GetTick>
 8007208:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0220 	bic.w	r2, r2, #32
 8007218:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d106      	bne.n	800722e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007224:	f043 0220 	orr.w	r2, r3, #32
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800722c:	e009      	b.n	8007242 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	3b01      	subs	r3, #1
 8007232:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	f003 0302 	and.w	r3, r3, #2
 800723e:	2b00      	cmp	r3, #0
 8007240:	d0eb      	beq.n	800721a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	2164      	movs	r1, #100	@ 0x64
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f7ff ff7a 	bl	8007140 <SPI_EndRxTxTransaction>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d005      	beq.n	800725e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007256:	f043 0220 	orr.w	r2, r3, #32
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10a      	bne.n	800727c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007266:	2300      	movs	r3, #0
 8007268:	60fb      	str	r3, [r7, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	60fb      	str	r3, [r7, #12]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	60fb      	str	r3, [r7, #12]
 800727a:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007280:	2b00      	cmp	r3, #0
 8007282:	d115      	bne.n	80072b0 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b04      	cmp	r3, #4
 800728e:	d107      	bne.n	80072a0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f7ff fcd5 	bl	8006c48 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800729e:	e00e      	b.n	80072be <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7ff fcd7 	bl	8006c5c <HAL_SPI_TxRxCpltCallback>
}
 80072ae:	e006      	b.n	80072be <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f7ff fcd9 	bl	8006c70 <HAL_SPI_ErrorCallback>
}
 80072be:	bf00      	nop
 80072c0:	3718      	adds	r7, #24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	20000004 	.word	0x20000004
 80072cc:	057619f1 	.word	0x057619f1

080072d0 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80072e6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80072e8:	f7fb fce0 	bl	8002cac <HAL_GetTick>
 80072ec:	4603      	mov	r3, r0
 80072ee:	461a      	mov	r2, r3
 80072f0:	2164      	movs	r1, #100	@ 0x64
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7ff febe 	bl	8007074 <SPI_EndRxTransaction>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d005      	beq.n	800730a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007302:	f043 0220 	orr.w	r2, r3, #32
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d10a      	bne.n	8007328 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007312:	2300      	movs	r3, #0
 8007314:	60fb      	str	r3, [r7, #12]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	60fb      	str	r3, [r7, #12]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	60fb      	str	r3, [r7, #12]
 8007326:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007334:	2b00      	cmp	r3, #0
 8007336:	d103      	bne.n	8007340 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f7ff fc85 	bl	8006c48 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800733e:	e002      	b.n	8007346 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f7ff fc95 	bl	8006c70 <HAL_SPI_ErrorCallback>
}
 8007346:	bf00      	nop
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
	...

08007350 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007358:	4b2c      	ldr	r3, [pc, #176]	@ (800740c <SPI_CloseTx_ISR+0xbc>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a2c      	ldr	r2, [pc, #176]	@ (8007410 <SPI_CloseTx_ISR+0xc0>)
 800735e:	fba2 2303 	umull	r2, r3, r2, r3
 8007362:	0a5b      	lsrs	r3, r3, #9
 8007364:	2264      	movs	r2, #100	@ 0x64
 8007366:	fb02 f303 	mul.w	r3, r2, r3
 800736a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800736c:	f7fb fc9e 	bl	8002cac <HAL_GetTick>
 8007370:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d106      	bne.n	8007386 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800737c:	f043 0220 	orr.w	r2, r3, #32
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007384:	e009      	b.n	800739a <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	3b01      	subs	r3, #1
 800738a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f003 0302 	and.w	r3, r3, #2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d0eb      	beq.n	8007372 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80073a8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80073aa:	697a      	ldr	r2, [r7, #20]
 80073ac:	2164      	movs	r1, #100	@ 0x64
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f7ff fec6 	bl	8007140 <SPI_EndRxTxTransaction>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d005      	beq.n	80073c6 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073be:	f043 0220 	orr.w	r2, r3, #32
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10a      	bne.n	80073e4 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073ce:	2300      	movs	r3, #0
 80073d0:	60fb      	str	r3, [r7, #12]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	60fb      	str	r3, [r7, #12]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	60fb      	str	r3, [r7, #12]
 80073e2:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d003      	beq.n	80073fc <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7ff fc3b 	bl	8006c70 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80073fa:	e002      	b.n	8007402 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7ff fc19 	bl	8006c34 <HAL_SPI_TxCpltCallback>
}
 8007402:	bf00      	nop
 8007404:	3718      	adds	r7, #24
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20000004 	.word	0x20000004
 8007410:	057619f1 	.word	0x057619f1

08007414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d101      	bne.n	8007426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e041      	b.n	80074aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b00      	cmp	r3, #0
 8007430:	d106      	bne.n	8007440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7fb f93a 	bl	80026b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2202      	movs	r2, #2
 8007444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	3304      	adds	r3, #4
 8007450:	4619      	mov	r1, r3
 8007452:	4610      	mov	r0, r2
 8007454:	f000 fa7e 	bl	8007954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3708      	adds	r7, #8
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
	...

080074b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d001      	beq.n	80074cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e04e      	b.n	800756a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68da      	ldr	r2, [r3, #12]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f042 0201 	orr.w	r2, r2, #1
 80074e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a23      	ldr	r2, [pc, #140]	@ (8007578 <HAL_TIM_Base_Start_IT+0xc4>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d022      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f6:	d01d      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a1f      	ldr	r2, [pc, #124]	@ (800757c <HAL_TIM_Base_Start_IT+0xc8>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d018      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a1e      	ldr	r2, [pc, #120]	@ (8007580 <HAL_TIM_Base_Start_IT+0xcc>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d013      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a1c      	ldr	r2, [pc, #112]	@ (8007584 <HAL_TIM_Base_Start_IT+0xd0>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00e      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a1b      	ldr	r2, [pc, #108]	@ (8007588 <HAL_TIM_Base_Start_IT+0xd4>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d009      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a19      	ldr	r2, [pc, #100]	@ (800758c <HAL_TIM_Base_Start_IT+0xd8>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d004      	beq.n	8007534 <HAL_TIM_Base_Start_IT+0x80>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a18      	ldr	r2, [pc, #96]	@ (8007590 <HAL_TIM_Base_Start_IT+0xdc>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d111      	bne.n	8007558 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 0307 	and.w	r3, r3, #7
 800753e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2b06      	cmp	r3, #6
 8007544:	d010      	beq.n	8007568 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f042 0201 	orr.w	r2, r2, #1
 8007554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007556:	e007      	b.n	8007568 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f042 0201 	orr.w	r2, r2, #1
 8007566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	40010000 	.word	0x40010000
 800757c:	40000400 	.word	0x40000400
 8007580:	40000800 	.word	0x40000800
 8007584:	40000c00 	.word	0x40000c00
 8007588:	40010400 	.word	0x40010400
 800758c:	40014000 	.word	0x40014000
 8007590:	40001800 	.word	0x40001800

08007594 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f003 0302 	and.w	r3, r3, #2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d020      	beq.n	80075f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f003 0302 	and.w	r3, r3, #2
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d01b      	beq.n	80075f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f06f 0202 	mvn.w	r2, #2
 80075c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	f003 0303 	and.w	r3, r3, #3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d003      	beq.n	80075e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f999 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 80075e4:	e005      	b.n	80075f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f98b 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 f99c 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	f003 0304 	and.w	r3, r3, #4
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d020      	beq.n	8007644 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d01b      	beq.n	8007644 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f06f 0204 	mvn.w	r2, #4
 8007614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2202      	movs	r2, #2
 800761a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007626:	2b00      	cmp	r3, #0
 8007628:	d003      	beq.n	8007632 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f973 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 8007630:	e005      	b.n	800763e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f965 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f976 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	f003 0308 	and.w	r3, r3, #8
 800764a:	2b00      	cmp	r3, #0
 800764c:	d020      	beq.n	8007690 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f003 0308 	and.w	r3, r3, #8
 8007654:	2b00      	cmp	r3, #0
 8007656:	d01b      	beq.n	8007690 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f06f 0208 	mvn.w	r2, #8
 8007660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2204      	movs	r2, #4
 8007666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d003      	beq.n	800767e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f94d 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 800767c:	e005      	b.n	800768a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f93f 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f950 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f003 0310 	and.w	r3, r3, #16
 8007696:	2b00      	cmp	r3, #0
 8007698:	d020      	beq.n	80076dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f003 0310 	and.w	r3, r3, #16
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d01b      	beq.n	80076dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f06f 0210 	mvn.w	r2, #16
 80076ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2208      	movs	r2, #8
 80076b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f927 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 80076c8:	e005      	b.n	80076d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 f919 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 f92a 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	f003 0301 	and.w	r3, r3, #1
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00c      	beq.n	8007700 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d007      	beq.n	8007700 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f06f 0201 	mvn.w	r2, #1
 80076f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f7fa ff4a 	bl	8002594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007706:	2b00      	cmp	r3, #0
 8007708:	d00c      	beq.n	8007724 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007710:	2b00      	cmp	r3, #0
 8007712:	d007      	beq.n	8007724 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800771c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 fade 	bl	8007ce0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00c      	beq.n	8007748 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007734:	2b00      	cmp	r3, #0
 8007736:	d007      	beq.n	8007748 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f8fb 	bl	800793e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	f003 0320 	and.w	r3, r3, #32
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00c      	beq.n	800776c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f003 0320 	and.w	r3, r3, #32
 8007758:	2b00      	cmp	r3, #0
 800775a:	d007      	beq.n	800776c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f06f 0220 	mvn.w	r2, #32
 8007764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 fab0 	bl	8007ccc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800776c:	bf00      	nop
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007788:	2b01      	cmp	r3, #1
 800778a:	d101      	bne.n	8007790 <HAL_TIM_ConfigClockSource+0x1c>
 800778c:	2302      	movs	r3, #2
 800778e:	e0b4      	b.n	80078fa <HAL_TIM_ConfigClockSource+0x186>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2202      	movs	r2, #2
 800779c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80077ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80077b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077c8:	d03e      	beq.n	8007848 <HAL_TIM_ConfigClockSource+0xd4>
 80077ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077ce:	f200 8087 	bhi.w	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077d6:	f000 8086 	beq.w	80078e6 <HAL_TIM_ConfigClockSource+0x172>
 80077da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077de:	d87f      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077e0:	2b70      	cmp	r3, #112	@ 0x70
 80077e2:	d01a      	beq.n	800781a <HAL_TIM_ConfigClockSource+0xa6>
 80077e4:	2b70      	cmp	r3, #112	@ 0x70
 80077e6:	d87b      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077e8:	2b60      	cmp	r3, #96	@ 0x60
 80077ea:	d050      	beq.n	800788e <HAL_TIM_ConfigClockSource+0x11a>
 80077ec:	2b60      	cmp	r3, #96	@ 0x60
 80077ee:	d877      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077f0:	2b50      	cmp	r3, #80	@ 0x50
 80077f2:	d03c      	beq.n	800786e <HAL_TIM_ConfigClockSource+0xfa>
 80077f4:	2b50      	cmp	r3, #80	@ 0x50
 80077f6:	d873      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077f8:	2b40      	cmp	r3, #64	@ 0x40
 80077fa:	d058      	beq.n	80078ae <HAL_TIM_ConfigClockSource+0x13a>
 80077fc:	2b40      	cmp	r3, #64	@ 0x40
 80077fe:	d86f      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007800:	2b30      	cmp	r3, #48	@ 0x30
 8007802:	d064      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 8007804:	2b30      	cmp	r3, #48	@ 0x30
 8007806:	d86b      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007808:	2b20      	cmp	r3, #32
 800780a:	d060      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 800780c:	2b20      	cmp	r3, #32
 800780e:	d867      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007810:	2b00      	cmp	r3, #0
 8007812:	d05c      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 8007814:	2b10      	cmp	r3, #16
 8007816:	d05a      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 8007818:	e062      	b.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800782a:	f000 f9b3 	bl	8007b94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800783c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	609a      	str	r2, [r3, #8]
      break;
 8007846:	e04f      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007858:	f000 f99c 	bl	8007b94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689a      	ldr	r2, [r3, #8]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800786a:	609a      	str	r2, [r3, #8]
      break;
 800786c:	e03c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800787a:	461a      	mov	r2, r3
 800787c:	f000 f910 	bl	8007aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2150      	movs	r1, #80	@ 0x50
 8007886:	4618      	mov	r0, r3
 8007888:	f000 f969 	bl	8007b5e <TIM_ITRx_SetConfig>
      break;
 800788c:	e02c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800789a:	461a      	mov	r2, r3
 800789c:	f000 f92f 	bl	8007afe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2160      	movs	r1, #96	@ 0x60
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 f959 	bl	8007b5e <TIM_ITRx_SetConfig>
      break;
 80078ac:	e01c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ba:	461a      	mov	r2, r3
 80078bc:	f000 f8f0 	bl	8007aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2140      	movs	r1, #64	@ 0x40
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 f949 	bl	8007b5e <TIM_ITRx_SetConfig>
      break;
 80078cc:	e00c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4619      	mov	r1, r3
 80078d8:	4610      	mov	r0, r2
 80078da:	f000 f940 	bl	8007b5e <TIM_ITRx_SetConfig>
      break;
 80078de:	e003      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	73fb      	strb	r3, [r7, #15]
      break;
 80078e4:	e000      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80078e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007902:	b480      	push	{r7}
 8007904:	b083      	sub	sp, #12
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800790a:	bf00      	nop
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr

08007916 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007916:	b480      	push	{r7}
 8007918:	b083      	sub	sp, #12
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800791e:	bf00      	nop
 8007920:	370c      	adds	r7, #12
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800792a:	b480      	push	{r7}
 800792c:	b083      	sub	sp, #12
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007932:	bf00      	nop
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800793e:	b480      	push	{r7}
 8007940:	b083      	sub	sp, #12
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007946:	bf00      	nop
 8007948:	370c      	adds	r7, #12
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
	...

08007954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a43      	ldr	r2, [pc, #268]	@ (8007a74 <TIM_Base_SetConfig+0x120>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d013      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007972:	d00f      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a40      	ldr	r2, [pc, #256]	@ (8007a78 <TIM_Base_SetConfig+0x124>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d00b      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a3f      	ldr	r2, [pc, #252]	@ (8007a7c <TIM_Base_SetConfig+0x128>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d007      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a3e      	ldr	r2, [pc, #248]	@ (8007a80 <TIM_Base_SetConfig+0x12c>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d003      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a3d      	ldr	r2, [pc, #244]	@ (8007a84 <TIM_Base_SetConfig+0x130>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d108      	bne.n	80079a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800799a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a32      	ldr	r2, [pc, #200]	@ (8007a74 <TIM_Base_SetConfig+0x120>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d02b      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079b4:	d027      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007a78 <TIM_Base_SetConfig+0x124>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d023      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a2e      	ldr	r2, [pc, #184]	@ (8007a7c <TIM_Base_SetConfig+0x128>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d01f      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007a80 <TIM_Base_SetConfig+0x12c>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d01b      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007a84 <TIM_Base_SetConfig+0x130>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d017      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007a88 <TIM_Base_SetConfig+0x134>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d013      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a2a      	ldr	r2, [pc, #168]	@ (8007a8c <TIM_Base_SetConfig+0x138>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d00f      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a29      	ldr	r2, [pc, #164]	@ (8007a90 <TIM_Base_SetConfig+0x13c>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d00b      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a28      	ldr	r2, [pc, #160]	@ (8007a94 <TIM_Base_SetConfig+0x140>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d007      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a27      	ldr	r2, [pc, #156]	@ (8007a98 <TIM_Base_SetConfig+0x144>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d003      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a26      	ldr	r2, [pc, #152]	@ (8007a9c <TIM_Base_SetConfig+0x148>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d108      	bne.n	8007a18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	689a      	ldr	r2, [r3, #8]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a0e      	ldr	r2, [pc, #56]	@ (8007a74 <TIM_Base_SetConfig+0x120>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d003      	beq.n	8007a46 <TIM_Base_SetConfig+0xf2>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a10      	ldr	r2, [pc, #64]	@ (8007a84 <TIM_Base_SetConfig+0x130>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d103      	bne.n	8007a4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	691a      	ldr	r2, [r3, #16]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f043 0204 	orr.w	r2, r3, #4
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	601a      	str	r2, [r3, #0]
}
 8007a66:	bf00      	nop
 8007a68:	3714      	adds	r7, #20
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	40010000 	.word	0x40010000
 8007a78:	40000400 	.word	0x40000400
 8007a7c:	40000800 	.word	0x40000800
 8007a80:	40000c00 	.word	0x40000c00
 8007a84:	40010400 	.word	0x40010400
 8007a88:	40014000 	.word	0x40014000
 8007a8c:	40014400 	.word	0x40014400
 8007a90:	40014800 	.word	0x40014800
 8007a94:	40001800 	.word	0x40001800
 8007a98:	40001c00 	.word	0x40001c00
 8007a9c:	40002000 	.word	0x40002000

08007aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6a1b      	ldr	r3, [r3, #32]
 8007ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a1b      	ldr	r3, [r3, #32]
 8007ab6:	f023 0201 	bic.w	r2, r3, #1
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	011b      	lsls	r3, r3, #4
 8007ad0:	693a      	ldr	r2, [r7, #16]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	f023 030a 	bic.w	r3, r3, #10
 8007adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ade:	697a      	ldr	r2, [r7, #20]
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	621a      	str	r2, [r3, #32]
}
 8007af2:	bf00      	nop
 8007af4:	371c      	adds	r7, #28
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b087      	sub	sp, #28
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	60f8      	str	r0, [r7, #12]
 8007b06:	60b9      	str	r1, [r7, #8]
 8007b08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6a1b      	ldr	r3, [r3, #32]
 8007b14:	f023 0210 	bic.w	r2, r3, #16
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	699b      	ldr	r3, [r3, #24]
 8007b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	031b      	lsls	r3, r3, #12
 8007b2e:	693a      	ldr	r2, [r7, #16]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	011b      	lsls	r3, r3, #4
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	621a      	str	r2, [r3, #32]
}
 8007b52:	bf00      	nop
 8007b54:	371c      	adds	r7, #28
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b5e:	b480      	push	{r7}
 8007b60:	b085      	sub	sp, #20
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
 8007b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	f043 0307 	orr.w	r3, r3, #7
 8007b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	609a      	str	r2, [r3, #8]
}
 8007b88:	bf00      	nop
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b087      	sub	sp, #28
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	607a      	str	r2, [r7, #4]
 8007ba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007bae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	021a      	lsls	r2, r3, #8
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	431a      	orrs	r2, r3
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	609a      	str	r2, [r3, #8]
}
 8007bc8:	bf00      	nop
 8007bca:	371c      	adds	r7, #28
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e05a      	b.n	8007ca2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a21      	ldr	r2, [pc, #132]	@ (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d022      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c38:	d01d      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d018      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a1b      	ldr	r2, [pc, #108]	@ (8007cb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d013      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a1a      	ldr	r2, [pc, #104]	@ (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d00e      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a18      	ldr	r2, [pc, #96]	@ (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d009      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a17      	ldr	r2, [pc, #92]	@ (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d004      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a15      	ldr	r2, [pc, #84]	@ (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d10c      	bne.n	8007c90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	68ba      	ldr	r2, [r7, #8]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	40010000 	.word	0x40010000
 8007cb4:	40000400 	.word	0x40000400
 8007cb8:	40000800 	.word	0x40000800
 8007cbc:	40000c00 	.word	0x40000c00
 8007cc0:	40010400 	.word	0x40010400
 8007cc4:	40014000 	.word	0x40014000
 8007cc8:	40001800 	.word	0x40001800

08007ccc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ce8:	bf00      	nop
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e042      	b.n	8007d8c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d106      	bne.n	8007d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7fa fd08 	bl	8002730 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2224      	movs	r2, #36	@ 0x24
 8007d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68da      	ldr	r2, [r3, #12]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fdd5 	bl	80088e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	691a      	ldr	r2, [r3, #16]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695a      	ldr	r2, [r3, #20]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68da      	ldr	r2, [r3, #12]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2220      	movs	r2, #32
 8007d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2220      	movs	r2, #32
 8007d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3708      	adds	r7, #8
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b08a      	sub	sp, #40	@ 0x28
 8007d98:	af02      	add	r7, sp, #8
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	603b      	str	r3, [r7, #0]
 8007da0:	4613      	mov	r3, r2
 8007da2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007da4:	2300      	movs	r3, #0
 8007da6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b20      	cmp	r3, #32
 8007db2:	d175      	bne.n	8007ea0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d002      	beq.n	8007dc0 <HAL_UART_Transmit+0x2c>
 8007dba:	88fb      	ldrh	r3, [r7, #6]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e06e      	b.n	8007ea2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2221      	movs	r2, #33	@ 0x21
 8007dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007dd2:	f7fa ff6b 	bl	8002cac <HAL_GetTick>
 8007dd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	88fa      	ldrh	r2, [r7, #6]
 8007ddc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	88fa      	ldrh	r2, [r7, #6]
 8007de2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dec:	d108      	bne.n	8007e00 <HAL_UART_Transmit+0x6c>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d104      	bne.n	8007e00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007df6:	2300      	movs	r3, #0
 8007df8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	61bb      	str	r3, [r7, #24]
 8007dfe:	e003      	b.n	8007e08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e04:	2300      	movs	r3, #0
 8007e06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007e08:	e02e      	b.n	8007e68 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	9300      	str	r3, [sp, #0]
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	2200      	movs	r2, #0
 8007e12:	2180      	movs	r1, #128	@ 0x80
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f000 fb39 	bl	800848c <UART_WaitOnFlagUntilTimeout>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d005      	beq.n	8007e2c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2220      	movs	r2, #32
 8007e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e03a      	b.n	8007ea2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10b      	bne.n	8007e4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	461a      	mov	r2, r3
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	3302      	adds	r3, #2
 8007e46:	61bb      	str	r3, [r7, #24]
 8007e48:	e007      	b.n	8007e5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	781a      	ldrb	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	3301      	adds	r3, #1
 8007e58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	3b01      	subs	r3, #1
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1cb      	bne.n	8007e0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	9300      	str	r3, [sp, #0]
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	2140      	movs	r1, #64	@ 0x40
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 fb05 	bl	800848c <UART_WaitOnFlagUntilTimeout>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d005      	beq.n	8007e94 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e006      	b.n	8007ea2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2220      	movs	r2, #32
 8007e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	e000      	b.n	8007ea2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007ea0:	2302      	movs	r3, #2
  }
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3720      	adds	r7, #32
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b084      	sub	sp, #16
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	4613      	mov	r3, r2
 8007eb6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	2b20      	cmp	r3, #32
 8007ec2:	d112      	bne.n	8007eea <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d002      	beq.n	8007ed0 <HAL_UART_Receive_IT+0x26>
 8007eca:	88fb      	ldrh	r3, [r7, #6]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e00b      	b.n	8007eec <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007eda:	88fb      	ldrh	r3, [r7, #6]
 8007edc:	461a      	mov	r2, r3
 8007ede:	68b9      	ldr	r1, [r7, #8]
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f000 fb2c 	bl	800853e <UART_Start_Receive_IT>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	e000      	b.n	8007eec <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007eea:	2302      	movs	r3, #2
  }
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b0ba      	sub	sp, #232	@ 0xe8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007f20:	2300      	movs	r3, #0
 8007f22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f2a:	f003 030f 	and.w	r3, r3, #15
 8007f2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007f32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d10f      	bne.n	8007f5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f3e:	f003 0320 	and.w	r3, r3, #32
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d009      	beq.n	8007f5a <HAL_UART_IRQHandler+0x66>
 8007f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f4a:	f003 0320 	and.w	r3, r3, #32
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fc09 	bl	800876a <UART_Receive_IT>
      return;
 8007f58:	e273      	b.n	8008442 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007f5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 80de 	beq.w	8008120 <HAL_UART_IRQHandler+0x22c>
 8007f64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f68:	f003 0301 	and.w	r3, r3, #1
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d106      	bne.n	8007f7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f74:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 80d1 	beq.w	8008120 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00b      	beq.n	8007fa2 <HAL_UART_IRQHandler+0xae>
 8007f8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d005      	beq.n	8007fa2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f9a:	f043 0201 	orr.w	r2, r3, #1
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fa6:	f003 0304 	and.w	r3, r3, #4
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00b      	beq.n	8007fc6 <HAL_UART_IRQHandler+0xd2>
 8007fae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fb2:	f003 0301 	and.w	r3, r3, #1
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d005      	beq.n	8007fc6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fbe:	f043 0202 	orr.w	r2, r3, #2
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00b      	beq.n	8007fea <HAL_UART_IRQHandler+0xf6>
 8007fd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fd6:	f003 0301 	and.w	r3, r3, #1
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d005      	beq.n	8007fea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fe2:	f043 0204 	orr.w	r2, r3, #4
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fee:	f003 0308 	and.w	r3, r3, #8
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d011      	beq.n	800801a <HAL_UART_IRQHandler+0x126>
 8007ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ffa:	f003 0320 	and.w	r3, r3, #32
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d105      	bne.n	800800e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008002:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008006:	f003 0301 	and.w	r3, r3, #1
 800800a:	2b00      	cmp	r3, #0
 800800c:	d005      	beq.n	800801a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008012:	f043 0208 	orr.w	r2, r3, #8
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800801e:	2b00      	cmp	r3, #0
 8008020:	f000 820a 	beq.w	8008438 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008028:	f003 0320 	and.w	r3, r3, #32
 800802c:	2b00      	cmp	r3, #0
 800802e:	d008      	beq.n	8008042 <HAL_UART_IRQHandler+0x14e>
 8008030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008034:	f003 0320 	and.w	r3, r3, #32
 8008038:	2b00      	cmp	r3, #0
 800803a:	d002      	beq.n	8008042 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 fb94 	bl	800876a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800804c:	2b40      	cmp	r3, #64	@ 0x40
 800804e:	bf0c      	ite	eq
 8008050:	2301      	moveq	r3, #1
 8008052:	2300      	movne	r3, #0
 8008054:	b2db      	uxtb	r3, r3
 8008056:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800805e:	f003 0308 	and.w	r3, r3, #8
 8008062:	2b00      	cmp	r3, #0
 8008064:	d103      	bne.n	800806e <HAL_UART_IRQHandler+0x17a>
 8008066:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800806a:	2b00      	cmp	r3, #0
 800806c:	d04f      	beq.n	800810e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fa9f 	bl	80085b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800807e:	2b40      	cmp	r3, #64	@ 0x40
 8008080:	d141      	bne.n	8008106 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3314      	adds	r3, #20
 8008088:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008090:	e853 3f00 	ldrex	r3, [r3]
 8008094:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008098:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800809c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	3314      	adds	r3, #20
 80080aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80080ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80080b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80080ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80080be:	e841 2300 	strex	r3, r2, [r1]
 80080c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80080c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1d9      	bne.n	8008082 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d013      	beq.n	80080fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080da:	4a8a      	ldr	r2, [pc, #552]	@ (8008304 <HAL_UART_IRQHandler+0x410>)
 80080dc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080e2:	4618      	mov	r0, r3
 80080e4:	f7fa ff96 	bl	8003014 <HAL_DMA_Abort_IT>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d016      	beq.n	800811c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80080f8:	4610      	mov	r0, r2
 80080fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080fc:	e00e      	b.n	800811c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f7fa f958 	bl	80023b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008104:	e00a      	b.n	800811c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f7fa f954 	bl	80023b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800810c:	e006      	b.n	800811c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7fa f950 	bl	80023b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800811a:	e18d      	b.n	8008438 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800811c:	bf00      	nop
    return;
 800811e:	e18b      	b.n	8008438 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008124:	2b01      	cmp	r3, #1
 8008126:	f040 8167 	bne.w	80083f8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800812a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800812e:	f003 0310 	and.w	r3, r3, #16
 8008132:	2b00      	cmp	r3, #0
 8008134:	f000 8160 	beq.w	80083f8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800813c:	f003 0310 	and.w	r3, r3, #16
 8008140:	2b00      	cmp	r3, #0
 8008142:	f000 8159 	beq.w	80083f8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008146:	2300      	movs	r3, #0
 8008148:	60bb      	str	r3, [r7, #8]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	60bb      	str	r3, [r7, #8]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	60bb      	str	r3, [r7, #8]
 800815a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008166:	2b40      	cmp	r3, #64	@ 0x40
 8008168:	f040 80ce 	bne.w	8008308 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008178:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 80a9 	beq.w	80082d4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008186:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800818a:	429a      	cmp	r2, r3
 800818c:	f080 80a2 	bcs.w	80082d4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008196:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800819c:	69db      	ldr	r3, [r3, #28]
 800819e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081a2:	f000 8088 	beq.w	80082b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	330c      	adds	r3, #12
 80081ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80081b4:	e853 3f00 	ldrex	r3, [r3]
 80081b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80081bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80081c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	330c      	adds	r3, #12
 80081ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80081d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80081d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80081de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80081ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1d9      	bne.n	80081a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	3314      	adds	r3, #20
 80081f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081fc:	e853 3f00 	ldrex	r3, [r3]
 8008200:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008202:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008204:	f023 0301 	bic.w	r3, r3, #1
 8008208:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	3314      	adds	r3, #20
 8008212:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008216:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800821a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800821e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008228:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1e1      	bne.n	80081f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	3314      	adds	r3, #20
 8008234:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008236:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008238:	e853 3f00 	ldrex	r3, [r3]
 800823c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800823e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008244:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3314      	adds	r3, #20
 800824e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008252:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008254:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008256:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008258:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800825a:	e841 2300 	strex	r3, r2, [r1]
 800825e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008260:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1e3      	bne.n	800822e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2220      	movs	r2, #32
 800826a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	330c      	adds	r3, #12
 800827a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800827e:	e853 3f00 	ldrex	r3, [r3]
 8008282:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008284:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008286:	f023 0310 	bic.w	r3, r3, #16
 800828a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	330c      	adds	r3, #12
 8008294:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008298:	65ba      	str	r2, [r7, #88]	@ 0x58
 800829a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800829e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082a0:	e841 2300 	strex	r3, r2, [r1]
 80082a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80082a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e3      	bne.n	8008274 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7fa fe3f 	bl	8002f34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2202      	movs	r2, #2
 80082ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	1ad3      	subs	r3, r2, r3
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	4619      	mov	r1, r3
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f8c5 	bl	800845c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80082d2:	e0b3      	b.n	800843c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082dc:	429a      	cmp	r2, r3
 80082de:	f040 80ad 	bne.w	800843c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082e6:	69db      	ldr	r3, [r3, #28]
 80082e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082ec:	f040 80a6 	bne.w	800843c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2202      	movs	r2, #2
 80082f4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082fa:	4619      	mov	r1, r3
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f8ad 	bl	800845c <HAL_UARTEx_RxEventCallback>
      return;
 8008302:	e09b      	b.n	800843c <HAL_UART_IRQHandler+0x548>
 8008304:	08008679 	.word	0x08008679
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008310:	b29b      	uxth	r3, r3
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	f000 808e 	beq.w	8008440 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008324:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 8089 	beq.w	8008440 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	330c      	adds	r3, #12
 8008334:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800833e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008340:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008344:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008352:	647a      	str	r2, [r7, #68]	@ 0x44
 8008354:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008358:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e3      	bne.n	800832e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3314      	adds	r3, #20
 800836c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008370:	e853 3f00 	ldrex	r3, [r3]
 8008374:	623b      	str	r3, [r7, #32]
   return(result);
 8008376:	6a3b      	ldr	r3, [r7, #32]
 8008378:	f023 0301 	bic.w	r3, r3, #1
 800837c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	3314      	adds	r3, #20
 8008386:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800838a:	633a      	str	r2, [r7, #48]	@ 0x30
 800838c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e3      	bne.n	8008366 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2220      	movs	r2, #32
 80083a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	330c      	adds	r3, #12
 80083b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	e853 3f00 	ldrex	r3, [r3]
 80083ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f023 0310 	bic.w	r3, r3, #16
 80083c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	330c      	adds	r3, #12
 80083cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80083d0:	61fa      	str	r2, [r7, #28]
 80083d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d4:	69b9      	ldr	r1, [r7, #24]
 80083d6:	69fa      	ldr	r2, [r7, #28]
 80083d8:	e841 2300 	strex	r3, r2, [r1]
 80083dc:	617b      	str	r3, [r7, #20]
   return(result);
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d1e3      	bne.n	80083ac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2202      	movs	r2, #2
 80083e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80083ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80083ee:	4619      	mov	r1, r3
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 f833 	bl	800845c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80083f6:	e023      	b.n	8008440 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80083f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008400:	2b00      	cmp	r3, #0
 8008402:	d009      	beq.n	8008418 <HAL_UART_IRQHandler+0x524>
 8008404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800840c:	2b00      	cmp	r3, #0
 800840e:	d003      	beq.n	8008418 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 f942 	bl	800869a <UART_Transmit_IT>
    return;
 8008416:	e014      	b.n	8008442 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800841c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008420:	2b00      	cmp	r3, #0
 8008422:	d00e      	beq.n	8008442 <HAL_UART_IRQHandler+0x54e>
 8008424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800842c:	2b00      	cmp	r3, #0
 800842e:	d008      	beq.n	8008442 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f982 	bl	800873a <UART_EndTransmit_IT>
    return;
 8008436:	e004      	b.n	8008442 <HAL_UART_IRQHandler+0x54e>
    return;
 8008438:	bf00      	nop
 800843a:	e002      	b.n	8008442 <HAL_UART_IRQHandler+0x54e>
      return;
 800843c:	bf00      	nop
 800843e:	e000      	b.n	8008442 <HAL_UART_IRQHandler+0x54e>
      return;
 8008440:	bf00      	nop
  }
}
 8008442:	37e8      	adds	r7, #232	@ 0xe8
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr

0800845c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800845c:	b480      	push	{r7}
 800845e:	b083      	sub	sp, #12
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	460b      	mov	r3, r1
 8008466:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8008480:	4618      	mov	r0, r3
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b086      	sub	sp, #24
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	603b      	str	r3, [r7, #0]
 8008498:	4613      	mov	r3, r2
 800849a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800849c:	e03b      	b.n	8008516 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800849e:	6a3b      	ldr	r3, [r7, #32]
 80084a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a4:	d037      	beq.n	8008516 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084a6:	f7fa fc01 	bl	8002cac <HAL_GetTick>
 80084aa:	4602      	mov	r2, r0
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	6a3a      	ldr	r2, [r7, #32]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d302      	bcc.n	80084bc <UART_WaitOnFlagUntilTimeout+0x30>
 80084b6:	6a3b      	ldr	r3, [r7, #32]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084bc:	2303      	movs	r3, #3
 80084be:	e03a      	b.n	8008536 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68db      	ldr	r3, [r3, #12]
 80084c6:	f003 0304 	and.w	r3, r3, #4
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d023      	beq.n	8008516 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2b80      	cmp	r3, #128	@ 0x80
 80084d2:	d020      	beq.n	8008516 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	2b40      	cmp	r3, #64	@ 0x40
 80084d8:	d01d      	beq.n	8008516 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 0308 	and.w	r3, r3, #8
 80084e4:	2b08      	cmp	r3, #8
 80084e6:	d116      	bne.n	8008516 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80084e8:	2300      	movs	r3, #0
 80084ea:	617b      	str	r3, [r7, #20]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	617b      	str	r3, [r7, #20]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	617b      	str	r3, [r7, #20]
 80084fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f000 f857 	bl	80085b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2208      	movs	r2, #8
 8008508:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e00f      	b.n	8008536 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	4013      	ands	r3, r2
 8008520:	68ba      	ldr	r2, [r7, #8]
 8008522:	429a      	cmp	r2, r3
 8008524:	bf0c      	ite	eq
 8008526:	2301      	moveq	r3, #1
 8008528:	2300      	movne	r3, #0
 800852a:	b2db      	uxtb	r3, r3
 800852c:	461a      	mov	r2, r3
 800852e:	79fb      	ldrb	r3, [r7, #7]
 8008530:	429a      	cmp	r2, r3
 8008532:	d0b4      	beq.n	800849e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3718      	adds	r7, #24
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800853e:	b480      	push	{r7}
 8008540:	b085      	sub	sp, #20
 8008542:	af00      	add	r7, sp, #0
 8008544:	60f8      	str	r0, [r7, #12]
 8008546:	60b9      	str	r1, [r7, #8]
 8008548:	4613      	mov	r3, r2
 800854a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	88fa      	ldrh	r2, [r7, #6]
 8008556:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	88fa      	ldrh	r2, [r7, #6]
 800855c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2222      	movs	r2, #34	@ 0x22
 8008568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d007      	beq.n	8008584 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	68da      	ldr	r2, [r3, #12]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008582:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	695a      	ldr	r2, [r3, #20]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0201 	orr.w	r2, r2, #1
 8008592:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68da      	ldr	r2, [r3, #12]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f042 0220 	orr.w	r2, r2, #32
 80085a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3714      	adds	r7, #20
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085b2:	b480      	push	{r7}
 80085b4:	b095      	sub	sp, #84	@ 0x54
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	330c      	adds	r3, #12
 80085c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085da:	643a      	str	r2, [r7, #64]	@ 0x40
 80085dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1e5      	bne.n	80085ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3314      	adds	r3, #20
 80085f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f6:	6a3b      	ldr	r3, [r7, #32]
 80085f8:	e853 3f00 	ldrex	r3, [r3]
 80085fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	f023 0301 	bic.w	r3, r3, #1
 8008604:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800860e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008610:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008612:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008614:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008616:	e841 2300 	strex	r3, r2, [r1]
 800861a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800861c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1e5      	bne.n	80085ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008626:	2b01      	cmp	r3, #1
 8008628:	d119      	bne.n	800865e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	330c      	adds	r3, #12
 8008630:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	60bb      	str	r3, [r7, #8]
   return(result);
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	f023 0310 	bic.w	r3, r3, #16
 8008640:	647b      	str	r3, [r7, #68]	@ 0x44
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	330c      	adds	r3, #12
 8008648:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800864a:	61ba      	str	r2, [r7, #24]
 800864c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6979      	ldr	r1, [r7, #20]
 8008650:	69ba      	ldr	r2, [r7, #24]
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	613b      	str	r3, [r7, #16]
   return(result);
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e5      	bne.n	800862a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2220      	movs	r2, #32
 8008662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800866c:	bf00      	nop
 800866e:	3754      	adds	r7, #84	@ 0x54
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008684:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2200      	movs	r2, #0
 800868a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800868c:	68f8      	ldr	r0, [r7, #12]
 800868e:	f7f9 fe91 	bl	80023b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008692:	bf00      	nop
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800869a:	b480      	push	{r7}
 800869c:	b085      	sub	sp, #20
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b21      	cmp	r3, #33	@ 0x21
 80086ac:	d13e      	bne.n	800872c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086b6:	d114      	bne.n	80086e2 <UART_Transmit_IT+0x48>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d110      	bne.n	80086e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	881b      	ldrh	r3, [r3, #0]
 80086ca:	461a      	mov	r2, r3
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	1c9a      	adds	r2, r3, #2
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	621a      	str	r2, [r3, #32]
 80086e0:	e008      	b.n	80086f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a1b      	ldr	r3, [r3, #32]
 80086e6:	1c59      	adds	r1, r3, #1
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	6211      	str	r1, [r2, #32]
 80086ec:	781a      	ldrb	r2, [r3, #0]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	3b01      	subs	r3, #1
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	4619      	mov	r1, r3
 8008702:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008704:	2b00      	cmp	r3, #0
 8008706:	d10f      	bne.n	8008728 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	68da      	ldr	r2, [r3, #12]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008716:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	68da      	ldr	r2, [r3, #12]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008726:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008728:	2300      	movs	r3, #0
 800872a:	e000      	b.n	800872e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800872c:	2302      	movs	r3, #2
  }
}
 800872e:	4618      	mov	r0, r3
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b082      	sub	sp, #8
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	68da      	ldr	r2, [r3, #12]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008750:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2220      	movs	r2, #32
 8008756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7ff fe74 	bl	8008448 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b08c      	sub	sp, #48	@ 0x30
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008772:	2300      	movs	r3, #0
 8008774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008776:	2300      	movs	r3, #0
 8008778:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008780:	b2db      	uxtb	r3, r3
 8008782:	2b22      	cmp	r3, #34	@ 0x22
 8008784:	f040 80aa 	bne.w	80088dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008790:	d115      	bne.n	80087be <UART_Receive_IT+0x54>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d111      	bne.n	80087be <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b6:	1c9a      	adds	r2, r3, #2
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80087bc:	e024      	b.n	8008808 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087cc:	d007      	beq.n	80087de <UART_Receive_IT+0x74>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10a      	bne.n	80087ec <UART_Receive_IT+0x82>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	691b      	ldr	r3, [r3, #16]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d106      	bne.n	80087ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	b2da      	uxtb	r2, r3
 80087e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e8:	701a      	strb	r2, [r3, #0]
 80087ea:	e008      	b.n	80087fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008802:	1c5a      	adds	r2, r3, #1
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800880c:	b29b      	uxth	r3, r3
 800880e:	3b01      	subs	r3, #1
 8008810:	b29b      	uxth	r3, r3
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	4619      	mov	r1, r3
 8008816:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008818:	2b00      	cmp	r3, #0
 800881a:	d15d      	bne.n	80088d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68da      	ldr	r2, [r3, #12]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f022 0220 	bic.w	r2, r2, #32
 800882a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68da      	ldr	r2, [r3, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800883a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	695a      	ldr	r2, [r3, #20]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f022 0201 	bic.w	r2, r2, #1
 800884a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2220      	movs	r2, #32
 8008850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885e:	2b01      	cmp	r3, #1
 8008860:	d135      	bne.n	80088ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	330c      	adds	r3, #12
 800886e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	613b      	str	r3, [r7, #16]
   return(result);
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	f023 0310 	bic.w	r3, r3, #16
 800887e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	330c      	adds	r3, #12
 8008886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008888:	623a      	str	r2, [r7, #32]
 800888a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	69f9      	ldr	r1, [r7, #28]
 800888e:	6a3a      	ldr	r2, [r7, #32]
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	61bb      	str	r3, [r7, #24]
   return(result);
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e5      	bne.n	8008868 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f003 0310 	and.w	r3, r3, #16
 80088a6:	2b10      	cmp	r3, #16
 80088a8:	d10a      	bne.n	80088c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088aa:	2300      	movs	r3, #0
 80088ac:	60fb      	str	r3, [r7, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	60fb      	str	r3, [r7, #12]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	60fb      	str	r3, [r7, #12]
 80088be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088c4:	4619      	mov	r1, r3
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f7ff fdc8 	bl	800845c <HAL_UARTEx_RxEventCallback>
 80088cc:	e002      	b.n	80088d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f7f9 fe18 	bl	8002504 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80088d4:	2300      	movs	r3, #0
 80088d6:	e002      	b.n	80088de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	e000      	b.n	80088de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80088dc:	2302      	movs	r3, #2
  }
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3730      	adds	r7, #48	@ 0x30
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
	...

080088e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088ec:	b0c0      	sub	sp, #256	@ 0x100
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008904:	68d9      	ldr	r1, [r3, #12]
 8008906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	ea40 0301 	orr.w	r3, r0, r1
 8008910:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008916:	689a      	ldr	r2, [r3, #8]
 8008918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	431a      	orrs	r2, r3
 8008920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	431a      	orrs	r2, r3
 8008928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	4313      	orrs	r3, r2
 8008930:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008940:	f021 010c 	bic.w	r1, r1, #12
 8008944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800894e:	430b      	orrs	r3, r1
 8008950:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	695b      	ldr	r3, [r3, #20]
 800895a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800895e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008962:	6999      	ldr	r1, [r3, #24]
 8008964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	ea40 0301 	orr.w	r3, r0, r1
 800896e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	4b8f      	ldr	r3, [pc, #572]	@ (8008bb4 <UART_SetConfig+0x2cc>)
 8008978:	429a      	cmp	r2, r3
 800897a:	d005      	beq.n	8008988 <UART_SetConfig+0xa0>
 800897c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	4b8d      	ldr	r3, [pc, #564]	@ (8008bb8 <UART_SetConfig+0x2d0>)
 8008984:	429a      	cmp	r2, r3
 8008986:	d104      	bne.n	8008992 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008988:	f7fd fde6 	bl	8006558 <HAL_RCC_GetPCLK2Freq>
 800898c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008990:	e003      	b.n	800899a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008992:	f7fd fdcd 	bl	8006530 <HAL_RCC_GetPCLK1Freq>
 8008996:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800899a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800899e:	69db      	ldr	r3, [r3, #28]
 80089a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089a4:	f040 810c 	bne.w	8008bc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80089a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089ac:	2200      	movs	r2, #0
 80089ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80089b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80089b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80089ba:	4622      	mov	r2, r4
 80089bc:	462b      	mov	r3, r5
 80089be:	1891      	adds	r1, r2, r2
 80089c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80089c2:	415b      	adcs	r3, r3
 80089c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80089ca:	4621      	mov	r1, r4
 80089cc:	eb12 0801 	adds.w	r8, r2, r1
 80089d0:	4629      	mov	r1, r5
 80089d2:	eb43 0901 	adc.w	r9, r3, r1
 80089d6:	f04f 0200 	mov.w	r2, #0
 80089da:	f04f 0300 	mov.w	r3, #0
 80089de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80089e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80089e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80089ea:	4690      	mov	r8, r2
 80089ec:	4699      	mov	r9, r3
 80089ee:	4623      	mov	r3, r4
 80089f0:	eb18 0303 	adds.w	r3, r8, r3
 80089f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80089f8:	462b      	mov	r3, r5
 80089fa:	eb49 0303 	adc.w	r3, r9, r3
 80089fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008a0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008a12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008a16:	460b      	mov	r3, r1
 8008a18:	18db      	adds	r3, r3, r3
 8008a1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	eb42 0303 	adc.w	r3, r2, r3
 8008a22:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008a28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008a2c:	f7f8 f8dc 	bl	8000be8 <__aeabi_uldivmod>
 8008a30:	4602      	mov	r2, r0
 8008a32:	460b      	mov	r3, r1
 8008a34:	4b61      	ldr	r3, [pc, #388]	@ (8008bbc <UART_SetConfig+0x2d4>)
 8008a36:	fba3 2302 	umull	r2, r3, r3, r2
 8008a3a:	095b      	lsrs	r3, r3, #5
 8008a3c:	011c      	lsls	r4, r3, #4
 8008a3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a42:	2200      	movs	r2, #0
 8008a44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008a4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008a50:	4642      	mov	r2, r8
 8008a52:	464b      	mov	r3, r9
 8008a54:	1891      	adds	r1, r2, r2
 8008a56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008a58:	415b      	adcs	r3, r3
 8008a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008a60:	4641      	mov	r1, r8
 8008a62:	eb12 0a01 	adds.w	sl, r2, r1
 8008a66:	4649      	mov	r1, r9
 8008a68:	eb43 0b01 	adc.w	fp, r3, r1
 8008a6c:	f04f 0200 	mov.w	r2, #0
 8008a70:	f04f 0300 	mov.w	r3, #0
 8008a74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008a78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008a7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a80:	4692      	mov	sl, r2
 8008a82:	469b      	mov	fp, r3
 8008a84:	4643      	mov	r3, r8
 8008a86:	eb1a 0303 	adds.w	r3, sl, r3
 8008a8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a8e:	464b      	mov	r3, r9
 8008a90:	eb4b 0303 	adc.w	r3, fp, r3
 8008a94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008aa4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008aa8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008aac:	460b      	mov	r3, r1
 8008aae:	18db      	adds	r3, r3, r3
 8008ab0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	eb42 0303 	adc.w	r3, r2, r3
 8008ab8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008aba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008abe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008ac2:	f7f8 f891 	bl	8000be8 <__aeabi_uldivmod>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	4611      	mov	r1, r2
 8008acc:	4b3b      	ldr	r3, [pc, #236]	@ (8008bbc <UART_SetConfig+0x2d4>)
 8008ace:	fba3 2301 	umull	r2, r3, r3, r1
 8008ad2:	095b      	lsrs	r3, r3, #5
 8008ad4:	2264      	movs	r2, #100	@ 0x64
 8008ad6:	fb02 f303 	mul.w	r3, r2, r3
 8008ada:	1acb      	subs	r3, r1, r3
 8008adc:	00db      	lsls	r3, r3, #3
 8008ade:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008ae2:	4b36      	ldr	r3, [pc, #216]	@ (8008bbc <UART_SetConfig+0x2d4>)
 8008ae4:	fba3 2302 	umull	r2, r3, r3, r2
 8008ae8:	095b      	lsrs	r3, r3, #5
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008af0:	441c      	add	r4, r3
 8008af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008af6:	2200      	movs	r2, #0
 8008af8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008afc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008b00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008b04:	4642      	mov	r2, r8
 8008b06:	464b      	mov	r3, r9
 8008b08:	1891      	adds	r1, r2, r2
 8008b0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008b0c:	415b      	adcs	r3, r3
 8008b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008b14:	4641      	mov	r1, r8
 8008b16:	1851      	adds	r1, r2, r1
 8008b18:	6339      	str	r1, [r7, #48]	@ 0x30
 8008b1a:	4649      	mov	r1, r9
 8008b1c:	414b      	adcs	r3, r1
 8008b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b20:	f04f 0200 	mov.w	r2, #0
 8008b24:	f04f 0300 	mov.w	r3, #0
 8008b28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008b2c:	4659      	mov	r1, fp
 8008b2e:	00cb      	lsls	r3, r1, #3
 8008b30:	4651      	mov	r1, sl
 8008b32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b36:	4651      	mov	r1, sl
 8008b38:	00ca      	lsls	r2, r1, #3
 8008b3a:	4610      	mov	r0, r2
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	4603      	mov	r3, r0
 8008b40:	4642      	mov	r2, r8
 8008b42:	189b      	adds	r3, r3, r2
 8008b44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b48:	464b      	mov	r3, r9
 8008b4a:	460a      	mov	r2, r1
 8008b4c:	eb42 0303 	adc.w	r3, r2, r3
 8008b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008b60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008b64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008b68:	460b      	mov	r3, r1
 8008b6a:	18db      	adds	r3, r3, r3
 8008b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b6e:	4613      	mov	r3, r2
 8008b70:	eb42 0303 	adc.w	r3, r2, r3
 8008b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008b7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008b7e:	f7f8 f833 	bl	8000be8 <__aeabi_uldivmod>
 8008b82:	4602      	mov	r2, r0
 8008b84:	460b      	mov	r3, r1
 8008b86:	4b0d      	ldr	r3, [pc, #52]	@ (8008bbc <UART_SetConfig+0x2d4>)
 8008b88:	fba3 1302 	umull	r1, r3, r3, r2
 8008b8c:	095b      	lsrs	r3, r3, #5
 8008b8e:	2164      	movs	r1, #100	@ 0x64
 8008b90:	fb01 f303 	mul.w	r3, r1, r3
 8008b94:	1ad3      	subs	r3, r2, r3
 8008b96:	00db      	lsls	r3, r3, #3
 8008b98:	3332      	adds	r3, #50	@ 0x32
 8008b9a:	4a08      	ldr	r2, [pc, #32]	@ (8008bbc <UART_SetConfig+0x2d4>)
 8008b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008ba0:	095b      	lsrs	r3, r3, #5
 8008ba2:	f003 0207 	and.w	r2, r3, #7
 8008ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4422      	add	r2, r4
 8008bae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008bb0:	e106      	b.n	8008dc0 <UART_SetConfig+0x4d8>
 8008bb2:	bf00      	nop
 8008bb4:	40011000 	.word	0x40011000
 8008bb8:	40011400 	.word	0x40011400
 8008bbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008bca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008bce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008bd2:	4642      	mov	r2, r8
 8008bd4:	464b      	mov	r3, r9
 8008bd6:	1891      	adds	r1, r2, r2
 8008bd8:	6239      	str	r1, [r7, #32]
 8008bda:	415b      	adcs	r3, r3
 8008bdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008be2:	4641      	mov	r1, r8
 8008be4:	1854      	adds	r4, r2, r1
 8008be6:	4649      	mov	r1, r9
 8008be8:	eb43 0501 	adc.w	r5, r3, r1
 8008bec:	f04f 0200 	mov.w	r2, #0
 8008bf0:	f04f 0300 	mov.w	r3, #0
 8008bf4:	00eb      	lsls	r3, r5, #3
 8008bf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008bfa:	00e2      	lsls	r2, r4, #3
 8008bfc:	4614      	mov	r4, r2
 8008bfe:	461d      	mov	r5, r3
 8008c00:	4643      	mov	r3, r8
 8008c02:	18e3      	adds	r3, r4, r3
 8008c04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008c08:	464b      	mov	r3, r9
 8008c0a:	eb45 0303 	adc.w	r3, r5, r3
 8008c0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008c22:	f04f 0200 	mov.w	r2, #0
 8008c26:	f04f 0300 	mov.w	r3, #0
 8008c2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008c2e:	4629      	mov	r1, r5
 8008c30:	008b      	lsls	r3, r1, #2
 8008c32:	4621      	mov	r1, r4
 8008c34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c38:	4621      	mov	r1, r4
 8008c3a:	008a      	lsls	r2, r1, #2
 8008c3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008c40:	f7f7 ffd2 	bl	8000be8 <__aeabi_uldivmod>
 8008c44:	4602      	mov	r2, r0
 8008c46:	460b      	mov	r3, r1
 8008c48:	4b60      	ldr	r3, [pc, #384]	@ (8008dcc <UART_SetConfig+0x4e4>)
 8008c4a:	fba3 2302 	umull	r2, r3, r3, r2
 8008c4e:	095b      	lsrs	r3, r3, #5
 8008c50:	011c      	lsls	r4, r3, #4
 8008c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008c60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008c64:	4642      	mov	r2, r8
 8008c66:	464b      	mov	r3, r9
 8008c68:	1891      	adds	r1, r2, r2
 8008c6a:	61b9      	str	r1, [r7, #24]
 8008c6c:	415b      	adcs	r3, r3
 8008c6e:	61fb      	str	r3, [r7, #28]
 8008c70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c74:	4641      	mov	r1, r8
 8008c76:	1851      	adds	r1, r2, r1
 8008c78:	6139      	str	r1, [r7, #16]
 8008c7a:	4649      	mov	r1, r9
 8008c7c:	414b      	adcs	r3, r1
 8008c7e:	617b      	str	r3, [r7, #20]
 8008c80:	f04f 0200 	mov.w	r2, #0
 8008c84:	f04f 0300 	mov.w	r3, #0
 8008c88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c8c:	4659      	mov	r1, fp
 8008c8e:	00cb      	lsls	r3, r1, #3
 8008c90:	4651      	mov	r1, sl
 8008c92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c96:	4651      	mov	r1, sl
 8008c98:	00ca      	lsls	r2, r1, #3
 8008c9a:	4610      	mov	r0, r2
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	4642      	mov	r2, r8
 8008ca2:	189b      	adds	r3, r3, r2
 8008ca4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008ca8:	464b      	mov	r3, r9
 8008caa:	460a      	mov	r2, r1
 8008cac:	eb42 0303 	adc.w	r3, r2, r3
 8008cb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008cbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008cc0:	f04f 0200 	mov.w	r2, #0
 8008cc4:	f04f 0300 	mov.w	r3, #0
 8008cc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008ccc:	4649      	mov	r1, r9
 8008cce:	008b      	lsls	r3, r1, #2
 8008cd0:	4641      	mov	r1, r8
 8008cd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cd6:	4641      	mov	r1, r8
 8008cd8:	008a      	lsls	r2, r1, #2
 8008cda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008cde:	f7f7 ff83 	bl	8000be8 <__aeabi_uldivmod>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4611      	mov	r1, r2
 8008ce8:	4b38      	ldr	r3, [pc, #224]	@ (8008dcc <UART_SetConfig+0x4e4>)
 8008cea:	fba3 2301 	umull	r2, r3, r3, r1
 8008cee:	095b      	lsrs	r3, r3, #5
 8008cf0:	2264      	movs	r2, #100	@ 0x64
 8008cf2:	fb02 f303 	mul.w	r3, r2, r3
 8008cf6:	1acb      	subs	r3, r1, r3
 8008cf8:	011b      	lsls	r3, r3, #4
 8008cfa:	3332      	adds	r3, #50	@ 0x32
 8008cfc:	4a33      	ldr	r2, [pc, #204]	@ (8008dcc <UART_SetConfig+0x4e4>)
 8008cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008d02:	095b      	lsrs	r3, r3, #5
 8008d04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d08:	441c      	add	r4, r3
 8008d0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d0e:	2200      	movs	r2, #0
 8008d10:	673b      	str	r3, [r7, #112]	@ 0x70
 8008d12:	677a      	str	r2, [r7, #116]	@ 0x74
 8008d14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008d18:	4642      	mov	r2, r8
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	1891      	adds	r1, r2, r2
 8008d1e:	60b9      	str	r1, [r7, #8]
 8008d20:	415b      	adcs	r3, r3
 8008d22:	60fb      	str	r3, [r7, #12]
 8008d24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008d28:	4641      	mov	r1, r8
 8008d2a:	1851      	adds	r1, r2, r1
 8008d2c:	6039      	str	r1, [r7, #0]
 8008d2e:	4649      	mov	r1, r9
 8008d30:	414b      	adcs	r3, r1
 8008d32:	607b      	str	r3, [r7, #4]
 8008d34:	f04f 0200 	mov.w	r2, #0
 8008d38:	f04f 0300 	mov.w	r3, #0
 8008d3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008d40:	4659      	mov	r1, fp
 8008d42:	00cb      	lsls	r3, r1, #3
 8008d44:	4651      	mov	r1, sl
 8008d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d4a:	4651      	mov	r1, sl
 8008d4c:	00ca      	lsls	r2, r1, #3
 8008d4e:	4610      	mov	r0, r2
 8008d50:	4619      	mov	r1, r3
 8008d52:	4603      	mov	r3, r0
 8008d54:	4642      	mov	r2, r8
 8008d56:	189b      	adds	r3, r3, r2
 8008d58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d5a:	464b      	mov	r3, r9
 8008d5c:	460a      	mov	r2, r1
 8008d5e:	eb42 0303 	adc.w	r3, r2, r3
 8008d62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008d70:	f04f 0200 	mov.w	r2, #0
 8008d74:	f04f 0300 	mov.w	r3, #0
 8008d78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008d7c:	4649      	mov	r1, r9
 8008d7e:	008b      	lsls	r3, r1, #2
 8008d80:	4641      	mov	r1, r8
 8008d82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d86:	4641      	mov	r1, r8
 8008d88:	008a      	lsls	r2, r1, #2
 8008d8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008d8e:	f7f7 ff2b 	bl	8000be8 <__aeabi_uldivmod>
 8008d92:	4602      	mov	r2, r0
 8008d94:	460b      	mov	r3, r1
 8008d96:	4b0d      	ldr	r3, [pc, #52]	@ (8008dcc <UART_SetConfig+0x4e4>)
 8008d98:	fba3 1302 	umull	r1, r3, r3, r2
 8008d9c:	095b      	lsrs	r3, r3, #5
 8008d9e:	2164      	movs	r1, #100	@ 0x64
 8008da0:	fb01 f303 	mul.w	r3, r1, r3
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	011b      	lsls	r3, r3, #4
 8008da8:	3332      	adds	r3, #50	@ 0x32
 8008daa:	4a08      	ldr	r2, [pc, #32]	@ (8008dcc <UART_SetConfig+0x4e4>)
 8008dac:	fba2 2303 	umull	r2, r3, r2, r3
 8008db0:	095b      	lsrs	r3, r3, #5
 8008db2:	f003 020f 	and.w	r2, r3, #15
 8008db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4422      	add	r2, r4
 8008dbe:	609a      	str	r2, [r3, #8]
}
 8008dc0:	bf00      	nop
 8008dc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dcc:	51eb851f 	.word	0x51eb851f

08008dd0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008dd0:	b084      	sub	sp, #16
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b084      	sub	sp, #16
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	f107 001c 	add.w	r0, r7, #28
 8008dde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008de2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d123      	bne.n	8008e32 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	68db      	ldr	r3, [r3, #12]
 8008dfa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008dfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008e12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d105      	bne.n	8008e26 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	68db      	ldr	r3, [r3, #12]
 8008e1e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 f9dc 	bl	80091e4 <USB_CoreReset>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	73fb      	strb	r3, [r7, #15]
 8008e30:	e01b      	b.n	8008e6a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 f9d0 	bl	80091e4 <USB_CoreReset>
 8008e44:	4603      	mov	r3, r0
 8008e46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008e48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d106      	bne.n	8008e5e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	639a      	str	r2, [r3, #56]	@ 0x38
 8008e5c:	e005      	b.n	8008e6a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008e6a:	7fbb      	ldrb	r3, [r7, #30]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d10b      	bne.n	8008e88 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	689b      	ldr	r3, [r3, #8]
 8008e74:	f043 0206 	orr.w	r2, r3, #6
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	f043 0220 	orr.w	r2, r3, #32
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e94:	b004      	add	sp, #16
 8008e96:	4770      	bx	lr

08008e98 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f043 0201 	orr.w	r2, r3, #1
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008eac:	2300      	movs	r3, #0
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	370c      	adds	r7, #12
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr

08008eba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008eba:	b480      	push	{r7}
 8008ebc:	b083      	sub	sp, #12
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	f023 0201 	bic.w	r2, r3, #1
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008ef8:	78fb      	ldrb	r3, [r7, #3]
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d115      	bne.n	8008f2a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008f0a:	200a      	movs	r0, #10
 8008f0c:	f7f9 feda 	bl	8002cc4 <HAL_Delay>
      ms += 10U;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	330a      	adds	r3, #10
 8008f14:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 f956 	bl	80091c8 <USB_GetMode>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d01e      	beq.n	8008f60 <USB_SetCurrentMode+0x84>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2bc7      	cmp	r3, #199	@ 0xc7
 8008f26:	d9f0      	bls.n	8008f0a <USB_SetCurrentMode+0x2e>
 8008f28:	e01a      	b.n	8008f60 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008f2a:	78fb      	ldrb	r3, [r7, #3]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d115      	bne.n	8008f5c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008f3c:	200a      	movs	r0, #10
 8008f3e:	f7f9 fec1 	bl	8002cc4 <HAL_Delay>
      ms += 10U;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	330a      	adds	r3, #10
 8008f46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 f93d 	bl	80091c8 <USB_GetMode>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d005      	beq.n	8008f60 <USB_SetCurrentMode+0x84>
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2bc7      	cmp	r3, #199	@ 0xc7
 8008f58:	d9f0      	bls.n	8008f3c <USB_SetCurrentMode+0x60>
 8008f5a:	e001      	b.n	8008f60 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	e005      	b.n	8008f6c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2bc8      	cmp	r3, #200	@ 0xc8
 8008f64:	d101      	bne.n	8008f6a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	e000      	b.n	8008f6c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008f6a:	2300      	movs	r3, #0
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3710      	adds	r7, #16
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b085      	sub	sp, #20
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	3301      	adds	r3, #1
 8008f86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f8e:	d901      	bls.n	8008f94 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008f90:	2303      	movs	r3, #3
 8008f92:	e01b      	b.n	8008fcc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	daf2      	bge.n	8008f82 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	019b      	lsls	r3, r3, #6
 8008fa4:	f043 0220 	orr.w	r2, r3, #32
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fb8:	d901      	bls.n	8008fbe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008fba:	2303      	movs	r3, #3
 8008fbc:	e006      	b.n	8008fcc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	691b      	ldr	r3, [r3, #16]
 8008fc2:	f003 0320 	and.w	r3, r3, #32
 8008fc6:	2b20      	cmp	r3, #32
 8008fc8:	d0f0      	beq.n	8008fac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ff0:	d901      	bls.n	8008ff6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e018      	b.n	8009028 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	691b      	ldr	r3, [r3, #16]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	daf2      	bge.n	8008fe4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008ffe:	2300      	movs	r3, #0
 8009000:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2210      	movs	r2, #16
 8009006:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	3301      	adds	r3, #1
 800900c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009014:	d901      	bls.n	800901a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009016:	2303      	movs	r3, #3
 8009018:	e006      	b.n	8009028 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	f003 0310 	and.w	r3, r3, #16
 8009022:	2b10      	cmp	r3, #16
 8009024:	d0f0      	beq.n	8009008 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3714      	adds	r7, #20
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009034:	b480      	push	{r7}
 8009036:	b089      	sub	sp, #36	@ 0x24
 8009038:	af00      	add	r7, sp, #0
 800903a:	60f8      	str	r0, [r7, #12]
 800903c:	60b9      	str	r1, [r7, #8]
 800903e:	4611      	mov	r1, r2
 8009040:	461a      	mov	r2, r3
 8009042:	460b      	mov	r3, r1
 8009044:	71fb      	strb	r3, [r7, #7]
 8009046:	4613      	mov	r3, r2
 8009048:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009052:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009056:	2b00      	cmp	r3, #0
 8009058:	d123      	bne.n	80090a2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800905a:	88bb      	ldrh	r3, [r7, #4]
 800905c:	3303      	adds	r3, #3
 800905e:	089b      	lsrs	r3, r3, #2
 8009060:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009062:	2300      	movs	r3, #0
 8009064:	61bb      	str	r3, [r7, #24]
 8009066:	e018      	b.n	800909a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009068:	79fb      	ldrb	r3, [r7, #7]
 800906a:	031a      	lsls	r2, r3, #12
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	4413      	add	r3, r2
 8009070:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009074:	461a      	mov	r2, r3
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800907c:	69fb      	ldr	r3, [r7, #28]
 800907e:	3301      	adds	r3, #1
 8009080:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	3301      	adds	r3, #1
 8009086:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	3301      	adds	r3, #1
 800908c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	3301      	adds	r3, #1
 8009092:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009094:	69bb      	ldr	r3, [r7, #24]
 8009096:	3301      	adds	r3, #1
 8009098:	61bb      	str	r3, [r7, #24]
 800909a:	69ba      	ldr	r2, [r7, #24]
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	429a      	cmp	r2, r3
 80090a0:	d3e2      	bcc.n	8009068 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3724      	adds	r7, #36	@ 0x24
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b08b      	sub	sp, #44	@ 0x2c
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	4613      	mov	r3, r2
 80090bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80090c6:	88fb      	ldrh	r3, [r7, #6]
 80090c8:	089b      	lsrs	r3, r3, #2
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80090ce:	88fb      	ldrh	r3, [r7, #6]
 80090d0:	f003 0303 	and.w	r3, r3, #3
 80090d4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80090d6:	2300      	movs	r3, #0
 80090d8:	623b      	str	r3, [r7, #32]
 80090da:	e014      	b.n	8009106 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e6:	601a      	str	r2, [r3, #0]
    pDest++;
 80090e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ea:	3301      	adds	r3, #1
 80090ec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80090ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f0:	3301      	adds	r3, #1
 80090f2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80090f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f6:	3301      	adds	r3, #1
 80090f8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80090fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090fc:	3301      	adds	r3, #1
 80090fe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	3301      	adds	r3, #1
 8009104:	623b      	str	r3, [r7, #32]
 8009106:	6a3a      	ldr	r2, [r7, #32]
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	429a      	cmp	r2, r3
 800910c:	d3e6      	bcc.n	80090dc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800910e:	8bfb      	ldrh	r3, [r7, #30]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d01e      	beq.n	8009152 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009114:	2300      	movs	r3, #0
 8009116:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800911e:	461a      	mov	r2, r3
 8009120:	f107 0310 	add.w	r3, r7, #16
 8009124:	6812      	ldr	r2, [r2, #0]
 8009126:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	b2db      	uxtb	r3, r3
 800912e:	00db      	lsls	r3, r3, #3
 8009130:	fa22 f303 	lsr.w	r3, r2, r3
 8009134:	b2da      	uxtb	r2, r3
 8009136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009138:	701a      	strb	r2, [r3, #0]
      i++;
 800913a:	6a3b      	ldr	r3, [r7, #32]
 800913c:	3301      	adds	r3, #1
 800913e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009142:	3301      	adds	r3, #1
 8009144:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009146:	8bfb      	ldrh	r3, [r7, #30]
 8009148:	3b01      	subs	r3, #1
 800914a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800914c:	8bfb      	ldrh	r3, [r7, #30]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1ea      	bne.n	8009128 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009154:	4618      	mov	r0, r3
 8009156:	372c      	adds	r7, #44	@ 0x2c
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	699b      	ldr	r3, [r3, #24]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	4013      	ands	r3, r2
 8009176:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009178:	68fb      	ldr	r3, [r7, #12]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3714      	adds	r7, #20
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr

08009186 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009186:	b480      	push	{r7}
 8009188:	b085      	sub	sp, #20
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
 800918e:	460b      	mov	r3, r1
 8009190:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009196:	78fb      	ldrb	r3, [r7, #3]
 8009198:	015a      	lsls	r2, r3, #5
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	4413      	add	r3, r2
 800919e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80091a6:	78fb      	ldrb	r3, [r7, #3]
 80091a8:	015a      	lsls	r2, r3, #5
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	4413      	add	r3, r2
 80091ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	68ba      	ldr	r2, [r7, #8]
 80091b6:	4013      	ands	r3, r2
 80091b8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80091ba:	68bb      	ldr	r3, [r7, #8]
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3714      	adds	r7, #20
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	f003 0301 	and.w	r3, r3, #1
}
 80091d8:	4618      	mov	r0, r3
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b085      	sub	sp, #20
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80091ec:	2300      	movs	r3, #0
 80091ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	3301      	adds	r3, #1
 80091f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80091fc:	d901      	bls.n	8009202 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80091fe:	2303      	movs	r3, #3
 8009200:	e022      	b.n	8009248 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	2b00      	cmp	r3, #0
 8009208:	daf2      	bge.n	80091f0 <USB_CoreReset+0xc>

  count = 10U;
 800920a:	230a      	movs	r3, #10
 800920c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800920e:	e002      	b.n	8009216 <USB_CoreReset+0x32>
  {
    count--;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	3b01      	subs	r3, #1
 8009214:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1f9      	bne.n	8009210 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	f043 0201 	orr.w	r2, r3, #1
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	3301      	adds	r3, #1
 800922c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009234:	d901      	bls.n	800923a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009236:	2303      	movs	r3, #3
 8009238:	e006      	b.n	8009248 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	f003 0301 	and.w	r3, r3, #1
 8009242:	2b01      	cmp	r3, #1
 8009244:	d0f0      	beq.n	8009228 <USB_CoreReset+0x44>

  return HAL_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3714      	adds	r7, #20
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009254:	b084      	sub	sp, #16
 8009256:	b580      	push	{r7, lr}
 8009258:	b086      	sub	sp, #24
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009262:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009266:	2300      	movs	r3, #0
 8009268:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009274:	461a      	mov	r2, r3
 8009276:	2300      	movs	r3, #0
 8009278:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800927e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800928a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009296:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	68db      	ldr	r3, [r3, #12]
 80092a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d119      	bne.n	80092de <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80092aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d10a      	bne.n	80092c8 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80092c0:	f043 0304 	orr.w	r3, r3, #4
 80092c4:	6013      	str	r3, [r2, #0]
 80092c6:	e014      	b.n	80092f2 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	68fa      	ldr	r2, [r7, #12]
 80092d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80092d6:	f023 0304 	bic.w	r3, r3, #4
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	e009      	b.n	80092f2 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80092ec:	f023 0304 	bic.w	r3, r3, #4
 80092f0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80092f2:	2110      	movs	r1, #16
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f7ff fe3d 	bl	8008f74 <USB_FlushTxFifo>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8009300:	2301      	movs	r3, #1
 8009302:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7ff fe67 	bl	8008fd8 <USB_FlushRxFifo>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	d001      	beq.n	8009314 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8009310:	2301      	movs	r3, #1
 8009312:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009314:	2300      	movs	r3, #0
 8009316:	613b      	str	r3, [r7, #16]
 8009318:	e015      	b.n	8009346 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	015a      	lsls	r2, r3, #5
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	4413      	add	r3, r2
 8009322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009326:	461a      	mov	r2, r3
 8009328:	f04f 33ff 	mov.w	r3, #4294967295
 800932c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	015a      	lsls	r2, r3, #5
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	4413      	add	r3, r2
 8009336:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800933a:	461a      	mov	r2, r3
 800933c:	2300      	movs	r3, #0
 800933e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	3301      	adds	r3, #1
 8009344:	613b      	str	r3, [r7, #16]
 8009346:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800934a:	461a      	mov	r2, r3
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	4293      	cmp	r3, r2
 8009350:	d3e3      	bcc.n	800931a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f04f 32ff 	mov.w	r2, #4294967295
 800935e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	4a18      	ldr	r2, [pc, #96]	@ (80093c4 <USB_HostInit+0x170>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d10b      	bne.n	8009380 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800936e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	4a15      	ldr	r2, [pc, #84]	@ (80093c8 <USB_HostInit+0x174>)
 8009374:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a14      	ldr	r2, [pc, #80]	@ (80093cc <USB_HostInit+0x178>)
 800937a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800937e:	e009      	b.n	8009394 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2280      	movs	r2, #128	@ 0x80
 8009384:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4a11      	ldr	r2, [pc, #68]	@ (80093d0 <USB_HostInit+0x17c>)
 800938a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a11      	ldr	r2, [pc, #68]	@ (80093d4 <USB_HostInit+0x180>)
 8009390:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009394:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009398:	2b00      	cmp	r3, #0
 800939a:	d105      	bne.n	80093a8 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	699b      	ldr	r3, [r3, #24]
 80093a0:	f043 0210 	orr.w	r2, r3, #16
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	699a      	ldr	r2, [r3, #24]
 80093ac:	4b0a      	ldr	r3, [pc, #40]	@ (80093d8 <USB_HostInit+0x184>)
 80093ae:	4313      	orrs	r3, r2
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80093b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80093c0:	b004      	add	sp, #16
 80093c2:	4770      	bx	lr
 80093c4:	40040000 	.word	0x40040000
 80093c8:	01000200 	.word	0x01000200
 80093cc:	00e00300 	.word	0x00e00300
 80093d0:	00600080 	.word	0x00600080
 80093d4:	004000e0 	.word	0x004000e0
 80093d8:	a3200008 	.word	0xa3200008

080093dc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80093dc:	b480      	push	{r7}
 80093de:	b085      	sub	sp, #20
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	460b      	mov	r3, r1
 80093e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	68fa      	ldr	r2, [r7, #12]
 80093f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80093fa:	f023 0303 	bic.w	r3, r3, #3
 80093fe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	78fb      	ldrb	r3, [r7, #3]
 800940a:	f003 0303 	and.w	r3, r3, #3
 800940e:	68f9      	ldr	r1, [r7, #12]
 8009410:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009414:	4313      	orrs	r3, r2
 8009416:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009418:	78fb      	ldrb	r3, [r7, #3]
 800941a:	2b01      	cmp	r3, #1
 800941c:	d107      	bne.n	800942e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009424:	461a      	mov	r2, r3
 8009426:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800942a:	6053      	str	r3, [r2, #4]
 800942c:	e00c      	b.n	8009448 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800942e:	78fb      	ldrb	r3, [r7, #3]
 8009430:	2b02      	cmp	r3, #2
 8009432:	d107      	bne.n	8009444 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800943a:	461a      	mov	r2, r3
 800943c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009440:	6053      	str	r3, [r2, #4]
 8009442:	e001      	b.n	8009448 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009444:	2301      	movs	r3, #1
 8009446:	e000      	b.n	800944a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009448:	2300      	movs	r3, #0
}
 800944a:	4618      	mov	r0, r3
 800944c:	3714      	adds	r7, #20
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr

08009456 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8009456:	b580      	push	{r7, lr}
 8009458:	b084      	sub	sp, #16
 800945a:	af00      	add	r7, sp, #0
 800945c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009462:	2300      	movs	r3, #0
 8009464:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009476:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009484:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009486:	2064      	movs	r0, #100	@ 0x64
 8009488:	f7f9 fc1c 	bl	8002cc4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009494:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009498:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800949a:	200a      	movs	r0, #10
 800949c:	f7f9 fc12 	bl	8002cc4 <HAL_Delay>

  return HAL_OK;
 80094a0:	2300      	movs	r3, #0
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80094aa:	b480      	push	{r7}
 80094ac:	b085      	sub	sp, #20
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
 80094b2:	460b      	mov	r3, r1
 80094b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80094ba:	2300      	movs	r3, #0
 80094bc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80094ce:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d109      	bne.n	80094ee <USB_DriveVbus+0x44>
 80094da:	78fb      	ldrb	r3, [r7, #3]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d106      	bne.n	80094ee <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80094e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80094ec:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80094f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094f8:	d109      	bne.n	800950e <USB_DriveVbus+0x64>
 80094fa:	78fb      	ldrb	r3, [r7, #3]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d106      	bne.n	800950e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800950c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	3714      	adds	r7, #20
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr

0800951c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800951c:	b480      	push	{r7}
 800951e:	b085      	sub	sp, #20
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009528:	2300      	movs	r3, #0
 800952a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	0c5b      	lsrs	r3, r3, #17
 800953a:	f003 0303 	and.w	r3, r3, #3
}
 800953e:	4618      	mov	r0, r3
 8009540:	3714      	adds	r7, #20
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr

0800954a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800954a:	b480      	push	{r7}
 800954c:	b085      	sub	sp, #20
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	b29b      	uxth	r3, r3
}
 8009560:	4618      	mov	r0, r3
 8009562:	3714      	adds	r7, #20
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr

0800956c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b088      	sub	sp, #32
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	4608      	mov	r0, r1
 8009576:	4611      	mov	r1, r2
 8009578:	461a      	mov	r2, r3
 800957a:	4603      	mov	r3, r0
 800957c:	70fb      	strb	r3, [r7, #3]
 800957e:	460b      	mov	r3, r1
 8009580:	70bb      	strb	r3, [r7, #2]
 8009582:	4613      	mov	r3, r2
 8009584:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009586:	2300      	movs	r3, #0
 8009588:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800958e:	78fb      	ldrb	r3, [r7, #3]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	4413      	add	r3, r2
 8009596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800959a:	461a      	mov	r2, r3
 800959c:	f04f 33ff 	mov.w	r3, #4294967295
 80095a0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80095a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d87c      	bhi.n	80096a4 <USB_HC_Init+0x138>
 80095aa:	a201      	add	r2, pc, #4	@ (adr r2, 80095b0 <USB_HC_Init+0x44>)
 80095ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b0:	080095c1 	.word	0x080095c1
 80095b4:	08009667 	.word	0x08009667
 80095b8:	080095c1 	.word	0x080095c1
 80095bc:	08009629 	.word	0x08009629
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80095c0:	78fb      	ldrb	r3, [r7, #3]
 80095c2:	015a      	lsls	r2, r3, #5
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095cc:	461a      	mov	r2, r3
 80095ce:	f240 439d 	movw	r3, #1181	@ 0x49d
 80095d2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80095d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	da10      	bge.n	80095fe <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80095dc:	78fb      	ldrb	r3, [r7, #3]
 80095de:	015a      	lsls	r2, r3, #5
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	4413      	add	r3, r2
 80095e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095e8:	68db      	ldr	r3, [r3, #12]
 80095ea:	78fa      	ldrb	r2, [r7, #3]
 80095ec:	0151      	lsls	r1, r2, #5
 80095ee:	693a      	ldr	r2, [r7, #16]
 80095f0:	440a      	add	r2, r1
 80095f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80095f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095fa:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80095fc:	e055      	b.n	80096aa <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	4a6f      	ldr	r2, [pc, #444]	@ (80097c0 <USB_HC_Init+0x254>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d151      	bne.n	80096aa <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009606:	78fb      	ldrb	r3, [r7, #3]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	4413      	add	r3, r2
 800960e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009612:	68db      	ldr	r3, [r3, #12]
 8009614:	78fa      	ldrb	r2, [r7, #3]
 8009616:	0151      	lsls	r1, r2, #5
 8009618:	693a      	ldr	r2, [r7, #16]
 800961a:	440a      	add	r2, r1
 800961c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009620:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009624:	60d3      	str	r3, [r2, #12]
      break;
 8009626:	e040      	b.n	80096aa <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009628:	78fb      	ldrb	r3, [r7, #3]
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	4413      	add	r3, r2
 8009630:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009634:	461a      	mov	r2, r3
 8009636:	f240 639d 	movw	r3, #1693	@ 0x69d
 800963a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800963c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009640:	2b00      	cmp	r3, #0
 8009642:	da34      	bge.n	80096ae <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009644:	78fb      	ldrb	r3, [r7, #3]
 8009646:	015a      	lsls	r2, r3, #5
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	4413      	add	r3, r2
 800964c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009650:	68db      	ldr	r3, [r3, #12]
 8009652:	78fa      	ldrb	r2, [r7, #3]
 8009654:	0151      	lsls	r1, r2, #5
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	440a      	add	r2, r1
 800965a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800965e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009662:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009664:	e023      	b.n	80096ae <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009666:	78fb      	ldrb	r3, [r7, #3]
 8009668:	015a      	lsls	r2, r3, #5
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	4413      	add	r3, r2
 800966e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009672:	461a      	mov	r2, r3
 8009674:	f240 2325 	movw	r3, #549	@ 0x225
 8009678:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800967a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800967e:	2b00      	cmp	r3, #0
 8009680:	da17      	bge.n	80096b2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009682:	78fb      	ldrb	r3, [r7, #3]
 8009684:	015a      	lsls	r2, r3, #5
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	4413      	add	r3, r2
 800968a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	78fa      	ldrb	r2, [r7, #3]
 8009692:	0151      	lsls	r1, r2, #5
 8009694:	693a      	ldr	r2, [r7, #16]
 8009696:	440a      	add	r2, r1
 8009698:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800969c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80096a0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80096a2:	e006      	b.n	80096b2 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80096a4:	2301      	movs	r3, #1
 80096a6:	77fb      	strb	r3, [r7, #31]
      break;
 80096a8:	e004      	b.n	80096b4 <USB_HC_Init+0x148>
      break;
 80096aa:	bf00      	nop
 80096ac:	e002      	b.n	80096b4 <USB_HC_Init+0x148>
      break;
 80096ae:	bf00      	nop
 80096b0:	e000      	b.n	80096b4 <USB_HC_Init+0x148>
      break;
 80096b2:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80096b4:	78fb      	ldrb	r3, [r7, #3]
 80096b6:	015a      	lsls	r2, r3, #5
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	4413      	add	r3, r2
 80096bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096c0:	461a      	mov	r2, r3
 80096c2:	2300      	movs	r3, #0
 80096c4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80096c6:	78fb      	ldrb	r3, [r7, #3]
 80096c8:	015a      	lsls	r2, r3, #5
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	4413      	add	r3, r2
 80096ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096d2:	68db      	ldr	r3, [r3, #12]
 80096d4:	78fa      	ldrb	r2, [r7, #3]
 80096d6:	0151      	lsls	r1, r2, #5
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	440a      	add	r2, r1
 80096dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096e0:	f043 0302 	orr.w	r3, r3, #2
 80096e4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80096ec:	699a      	ldr	r2, [r3, #24]
 80096ee:	78fb      	ldrb	r3, [r7, #3]
 80096f0:	f003 030f 	and.w	r3, r3, #15
 80096f4:	2101      	movs	r1, #1
 80096f6:	fa01 f303 	lsl.w	r3, r1, r3
 80096fa:	6939      	ldr	r1, [r7, #16]
 80096fc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009700:	4313      	orrs	r3, r2
 8009702:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	699b      	ldr	r3, [r3, #24]
 8009708:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009710:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009714:	2b00      	cmp	r3, #0
 8009716:	da03      	bge.n	8009720 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009718:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800971c:	61bb      	str	r3, [r7, #24]
 800971e:	e001      	b.n	8009724 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8009720:	2300      	movs	r3, #0
 8009722:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7ff fef9 	bl	800951c <USB_GetHostSpeed>
 800972a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800972c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009730:	2b02      	cmp	r3, #2
 8009732:	d106      	bne.n	8009742 <USB_HC_Init+0x1d6>
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2b02      	cmp	r3, #2
 8009738:	d003      	beq.n	8009742 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800973a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800973e:	617b      	str	r3, [r7, #20]
 8009740:	e001      	b.n	8009746 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009742:	2300      	movs	r3, #0
 8009744:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009746:	787b      	ldrb	r3, [r7, #1]
 8009748:	059b      	lsls	r3, r3, #22
 800974a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800974e:	78bb      	ldrb	r3, [r7, #2]
 8009750:	02db      	lsls	r3, r3, #11
 8009752:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009756:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009758:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800975c:	049b      	lsls	r3, r3, #18
 800975e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009762:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8009764:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009766:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800976a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800976c:	69bb      	ldr	r3, [r7, #24]
 800976e:	431a      	orrs	r2, r3
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009774:	78fa      	ldrb	r2, [r7, #3]
 8009776:	0151      	lsls	r1, r2, #5
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	440a      	add	r2, r1
 800977c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009780:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009784:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009786:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800978a:	2b03      	cmp	r3, #3
 800978c:	d003      	beq.n	8009796 <USB_HC_Init+0x22a>
 800978e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009792:	2b01      	cmp	r3, #1
 8009794:	d10f      	bne.n	80097b6 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009796:	78fb      	ldrb	r3, [r7, #3]
 8009798:	015a      	lsls	r2, r3, #5
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	4413      	add	r3, r2
 800979e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	78fa      	ldrb	r2, [r7, #3]
 80097a6:	0151      	lsls	r1, r2, #5
 80097a8:	693a      	ldr	r2, [r7, #16]
 80097aa:	440a      	add	r2, r1
 80097ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80097b4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80097b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3720      	adds	r7, #32
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}
 80097c0:	40040000 	.word	0x40040000

080097c4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b08c      	sub	sp, #48	@ 0x30
 80097c8:	af02      	add	r7, sp, #8
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	4613      	mov	r3, r2
 80097d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	785b      	ldrb	r3, [r3, #1]
 80097da:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80097dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80097e0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	4a5d      	ldr	r2, [pc, #372]	@ (800995c <USB_HC_StartXfer+0x198>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d12f      	bne.n	800984a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80097ea:	79fb      	ldrb	r3, [r7, #7]
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d11c      	bne.n	800982a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	7c9b      	ldrb	r3, [r3, #18]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <USB_HC_StartXfer+0x3c>
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	7c9b      	ldrb	r3, [r3, #18]
 80097fc:	2b02      	cmp	r3, #2
 80097fe:	d124      	bne.n	800984a <USB_HC_StartXfer+0x86>
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	799b      	ldrb	r3, [r3, #6]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d120      	bne.n	800984a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009808:	69fb      	ldr	r3, [r7, #28]
 800980a:	015a      	lsls	r2, r3, #5
 800980c:	6a3b      	ldr	r3, [r7, #32]
 800980e:	4413      	add	r3, r2
 8009810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	69fa      	ldr	r2, [r7, #28]
 8009818:	0151      	lsls	r1, r2, #5
 800981a:	6a3a      	ldr	r2, [r7, #32]
 800981c:	440a      	add	r2, r1
 800981e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009826:	60d3      	str	r3, [r2, #12]
 8009828:	e00f      	b.n	800984a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	791b      	ldrb	r3, [r3, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d10b      	bne.n	800984a <USB_HC_StartXfer+0x86>
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	795b      	ldrb	r3, [r3, #5]
 8009836:	2b01      	cmp	r3, #1
 8009838:	d107      	bne.n	800984a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	785b      	ldrb	r3, [r3, #1]
 800983e:	4619      	mov	r1, r3
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f000 fb6b 	bl	8009f1c <USB_DoPing>
        return HAL_OK;
 8009846:	2300      	movs	r3, #0
 8009848:	e232      	b.n	8009cb0 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	799b      	ldrb	r3, [r3, #6]
 800984e:	2b01      	cmp	r3, #1
 8009850:	d158      	bne.n	8009904 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009852:	2301      	movs	r3, #1
 8009854:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	78db      	ldrb	r3, [r3, #3]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d007      	beq.n	800986e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800985e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009860:	68ba      	ldr	r2, [r7, #8]
 8009862:	8a92      	ldrh	r2, [r2, #20]
 8009864:	fb03 f202 	mul.w	r2, r3, r2
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	61da      	str	r2, [r3, #28]
 800986c:	e07c      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	7c9b      	ldrb	r3, [r3, #18]
 8009872:	2b01      	cmp	r3, #1
 8009874:	d130      	bne.n	80098d8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	2bbc      	cmp	r3, #188	@ 0xbc
 800987c:	d918      	bls.n	80098b0 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	8a9b      	ldrh	r3, [r3, #20]
 8009882:	461a      	mov	r2, r3
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	69da      	ldr	r2, [r3, #28]
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	2b01      	cmp	r3, #1
 8009896:	d003      	beq.n	80098a0 <USB_HC_StartXfer+0xdc>
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	68db      	ldr	r3, [r3, #12]
 800989c:	2b02      	cmp	r3, #2
 800989e:	d103      	bne.n	80098a8 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	2202      	movs	r2, #2
 80098a4:	60da      	str	r2, [r3, #12]
 80098a6:	e05f      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	2201      	movs	r2, #1
 80098ac:	60da      	str	r2, [r3, #12]
 80098ae:	e05b      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	6a1a      	ldr	r2, [r3, #32]
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d007      	beq.n	80098d0 <USB_HC_StartXfer+0x10c>
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	2b02      	cmp	r3, #2
 80098c6:	d003      	beq.n	80098d0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	2204      	movs	r2, #4
 80098cc:	60da      	str	r2, [r3, #12]
 80098ce:	e04b      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	2203      	movs	r2, #3
 80098d4:	60da      	str	r2, [r3, #12]
 80098d6:	e047      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80098d8:	79fb      	ldrb	r3, [r7, #7]
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d10d      	bne.n	80098fa <USB_HC_StartXfer+0x136>
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	68ba      	ldr	r2, [r7, #8]
 80098e4:	8a92      	ldrh	r2, [r2, #20]
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d907      	bls.n	80098fa <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80098ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80098ec:	68ba      	ldr	r2, [r7, #8]
 80098ee:	8a92      	ldrh	r2, [r2, #20]
 80098f0:	fb03 f202 	mul.w	r2, r3, r2
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	61da      	str	r2, [r3, #28]
 80098f8:	e036      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	6a1a      	ldr	r2, [r3, #32]
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	61da      	str	r2, [r3, #28]
 8009902:	e031      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	6a1b      	ldr	r3, [r3, #32]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d018      	beq.n	800993e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	6a1b      	ldr	r3, [r3, #32]
 8009910:	68ba      	ldr	r2, [r7, #8]
 8009912:	8a92      	ldrh	r2, [r2, #20]
 8009914:	4413      	add	r3, r2
 8009916:	3b01      	subs	r3, #1
 8009918:	68ba      	ldr	r2, [r7, #8]
 800991a:	8a92      	ldrh	r2, [r2, #20]
 800991c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009920:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009922:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009924:	8b7b      	ldrh	r3, [r7, #26]
 8009926:	429a      	cmp	r2, r3
 8009928:	d90b      	bls.n	8009942 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800992a:	8b7b      	ldrh	r3, [r7, #26]
 800992c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800992e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009930:	68ba      	ldr	r2, [r7, #8]
 8009932:	8a92      	ldrh	r2, [r2, #20]
 8009934:	fb03 f202 	mul.w	r2, r3, r2
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	61da      	str	r2, [r3, #28]
 800993c:	e001      	b.n	8009942 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800993e:	2301      	movs	r3, #1
 8009940:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	78db      	ldrb	r3, [r3, #3]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00a      	beq.n	8009960 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800994a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	8a92      	ldrh	r2, [r2, #20]
 8009950:	fb03 f202 	mul.w	r2, r3, r2
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	61da      	str	r2, [r3, #28]
 8009958:	e006      	b.n	8009968 <USB_HC_StartXfer+0x1a4>
 800995a:	bf00      	nop
 800995c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	6a1a      	ldr	r2, [r3, #32]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	69db      	ldr	r3, [r3, #28]
 800996c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009970:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009972:	04d9      	lsls	r1, r3, #19
 8009974:	4ba3      	ldr	r3, [pc, #652]	@ (8009c04 <USB_HC_StartXfer+0x440>)
 8009976:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009978:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	7d9b      	ldrb	r3, [r3, #22]
 800997e:	075b      	lsls	r3, r3, #29
 8009980:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009984:	69f9      	ldr	r1, [r7, #28]
 8009986:	0148      	lsls	r0, r1, #5
 8009988:	6a39      	ldr	r1, [r7, #32]
 800998a:	4401      	add	r1, r0
 800998c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009990:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009992:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009994:	79fb      	ldrb	r3, [r7, #7]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d009      	beq.n	80099ae <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	6999      	ldr	r1, [r3, #24]
 800999e:	69fb      	ldr	r3, [r7, #28]
 80099a0:	015a      	lsls	r2, r3, #5
 80099a2:	6a3b      	ldr	r3, [r7, #32]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099aa:	460a      	mov	r2, r1
 80099ac:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80099ae:	6a3b      	ldr	r3, [r7, #32]
 80099b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	f003 0301 	and.w	r3, r3, #1
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	bf0c      	ite	eq
 80099be:	2301      	moveq	r3, #1
 80099c0:	2300      	movne	r3, #0
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80099c6:	69fb      	ldr	r3, [r7, #28]
 80099c8:	015a      	lsls	r2, r3, #5
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	4413      	add	r3, r2
 80099ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	69fa      	ldr	r2, [r7, #28]
 80099d6:	0151      	lsls	r1, r2, #5
 80099d8:	6a3a      	ldr	r2, [r7, #32]
 80099da:	440a      	add	r2, r1
 80099dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80099e4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80099e6:	69fb      	ldr	r3, [r7, #28]
 80099e8:	015a      	lsls	r2, r3, #5
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	4413      	add	r3, r2
 80099ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	7e7b      	ldrb	r3, [r7, #25]
 80099f6:	075b      	lsls	r3, r3, #29
 80099f8:	69f9      	ldr	r1, [r7, #28]
 80099fa:	0148      	lsls	r0, r1, #5
 80099fc:	6a39      	ldr	r1, [r7, #32]
 80099fe:	4401      	add	r1, r0
 8009a00:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8009a04:	4313      	orrs	r3, r2
 8009a06:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	799b      	ldrb	r3, [r3, #6]
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	f040 80c3 	bne.w	8009b98 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	7c5b      	ldrb	r3, [r3, #17]
 8009a16:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	69fa      	ldr	r2, [r7, #28]
 8009a20:	0151      	lsls	r1, r2, #5
 8009a22:	6a3a      	ldr	r2, [r7, #32]
 8009a24:	440a      	add	r2, r1
 8009a26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009a2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009a2e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	015a      	lsls	r2, r3, #5
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	4413      	add	r3, r2
 8009a38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a3c:	68db      	ldr	r3, [r3, #12]
 8009a3e:	69fa      	ldr	r2, [r7, #28]
 8009a40:	0151      	lsls	r1, r2, #5
 8009a42:	6a3a      	ldr	r2, [r7, #32]
 8009a44:	440a      	add	r2, r1
 8009a46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a4a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009a4e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	79db      	ldrb	r3, [r3, #7]
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d123      	bne.n	8009aa0 <USB_HC_StartXfer+0x2dc>
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	78db      	ldrb	r3, [r3, #3]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d11f      	bne.n	8009aa0 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	015a      	lsls	r2, r3, #5
 8009a64:	6a3b      	ldr	r3, [r7, #32]
 8009a66:	4413      	add	r3, r2
 8009a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	69fa      	ldr	r2, [r7, #28]
 8009a70:	0151      	lsls	r1, r2, #5
 8009a72:	6a3a      	ldr	r2, [r7, #32]
 8009a74:	440a      	add	r2, r1
 8009a76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a7e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009a80:	69fb      	ldr	r3, [r7, #28]
 8009a82:	015a      	lsls	r2, r3, #5
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	4413      	add	r3, r2
 8009a88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	69fa      	ldr	r2, [r7, #28]
 8009a90:	0151      	lsls	r1, r2, #5
 8009a92:	6a3a      	ldr	r2, [r7, #32]
 8009a94:	440a      	add	r2, r1
 8009a96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a9e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	7c9b      	ldrb	r3, [r3, #18]
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d003      	beq.n	8009ab0 <USB_HC_StartXfer+0x2ec>
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	7c9b      	ldrb	r3, [r3, #18]
 8009aac:	2b03      	cmp	r3, #3
 8009aae:	d117      	bne.n	8009ae0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d113      	bne.n	8009ae0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	78db      	ldrb	r3, [r3, #3]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d10f      	bne.n	8009ae0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	015a      	lsls	r2, r3, #5
 8009ac4:	6a3b      	ldr	r3, [r7, #32]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	69fa      	ldr	r2, [r7, #28]
 8009ad0:	0151      	lsls	r1, r2, #5
 8009ad2:	6a3a      	ldr	r2, [r7, #32]
 8009ad4:	440a      	add	r2, r1
 8009ad6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ada:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ade:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	7c9b      	ldrb	r3, [r3, #18]
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d162      	bne.n	8009bae <USB_HC_StartXfer+0x3ea>
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	78db      	ldrb	r3, [r3, #3]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d15e      	bne.n	8009bae <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	3b01      	subs	r3, #1
 8009af6:	2b03      	cmp	r3, #3
 8009af8:	d858      	bhi.n	8009bac <USB_HC_StartXfer+0x3e8>
 8009afa:	a201      	add	r2, pc, #4	@ (adr r2, 8009b00 <USB_HC_StartXfer+0x33c>)
 8009afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b00:	08009b11 	.word	0x08009b11
 8009b04:	08009b33 	.word	0x08009b33
 8009b08:	08009b55 	.word	0x08009b55
 8009b0c:	08009b77 	.word	0x08009b77
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8009b10:	69fb      	ldr	r3, [r7, #28]
 8009b12:	015a      	lsls	r2, r3, #5
 8009b14:	6a3b      	ldr	r3, [r7, #32]
 8009b16:	4413      	add	r3, r2
 8009b18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	69fa      	ldr	r2, [r7, #28]
 8009b20:	0151      	lsls	r1, r2, #5
 8009b22:	6a3a      	ldr	r2, [r7, #32]
 8009b24:	440a      	add	r2, r1
 8009b26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b2e:	6053      	str	r3, [r2, #4]
          break;
 8009b30:	e03d      	b.n	8009bae <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	015a      	lsls	r2, r3, #5
 8009b36:	6a3b      	ldr	r3, [r7, #32]
 8009b38:	4413      	add	r3, r2
 8009b3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	69fa      	ldr	r2, [r7, #28]
 8009b42:	0151      	lsls	r1, r2, #5
 8009b44:	6a3a      	ldr	r2, [r7, #32]
 8009b46:	440a      	add	r2, r1
 8009b48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b4c:	f043 030e 	orr.w	r3, r3, #14
 8009b50:	6053      	str	r3, [r2, #4]
          break;
 8009b52:	e02c      	b.n	8009bae <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009b54:	69fb      	ldr	r3, [r7, #28]
 8009b56:	015a      	lsls	r2, r3, #5
 8009b58:	6a3b      	ldr	r3, [r7, #32]
 8009b5a:	4413      	add	r3, r2
 8009b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	69fa      	ldr	r2, [r7, #28]
 8009b64:	0151      	lsls	r1, r2, #5
 8009b66:	6a3a      	ldr	r2, [r7, #32]
 8009b68:	440a      	add	r2, r1
 8009b6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009b72:	6053      	str	r3, [r2, #4]
          break;
 8009b74:	e01b      	b.n	8009bae <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	69fa      	ldr	r2, [r7, #28]
 8009b86:	0151      	lsls	r1, r2, #5
 8009b88:	6a3a      	ldr	r2, [r7, #32]
 8009b8a:	440a      	add	r2, r1
 8009b8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009b94:	6053      	str	r3, [r2, #4]
          break;
 8009b96:	e00a      	b.n	8009bae <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	015a      	lsls	r2, r3, #5
 8009b9c:	6a3b      	ldr	r3, [r7, #32]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	6053      	str	r3, [r2, #4]
 8009baa:	e000      	b.n	8009bae <USB_HC_StartXfer+0x3ea>
          break;
 8009bac:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009bae:	69fb      	ldr	r3, [r7, #28]
 8009bb0:	015a      	lsls	r2, r3, #5
 8009bb2:	6a3b      	ldr	r3, [r7, #32]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009bc4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	78db      	ldrb	r3, [r3, #3]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d004      	beq.n	8009bd8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009bd4:	613b      	str	r3, [r7, #16]
 8009bd6:	e003      	b.n	8009be0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009bde:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009be6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009be8:	69fb      	ldr	r3, [r7, #28]
 8009bea:	015a      	lsls	r2, r3, #5
 8009bec:	6a3b      	ldr	r3, [r7, #32]
 8009bee:	4413      	add	r3, r2
 8009bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009bfa:	79fb      	ldrb	r3, [r7, #7]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d003      	beq.n	8009c08 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8009c00:	2300      	movs	r3, #0
 8009c02:	e055      	b.n	8009cb0 <USB_HC_StartXfer+0x4ec>
 8009c04:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	78db      	ldrb	r3, [r3, #3]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d14e      	bne.n	8009cae <USB_HC_StartXfer+0x4ea>
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	6a1b      	ldr	r3, [r3, #32]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d04a      	beq.n	8009cae <USB_HC_StartXfer+0x4ea>
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	79db      	ldrb	r3, [r3, #7]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d146      	bne.n	8009cae <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	7c9b      	ldrb	r3, [r3, #18]
 8009c24:	2b03      	cmp	r3, #3
 8009c26:	d831      	bhi.n	8009c8c <USB_HC_StartXfer+0x4c8>
 8009c28:	a201      	add	r2, pc, #4	@ (adr r2, 8009c30 <USB_HC_StartXfer+0x46c>)
 8009c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c2e:	bf00      	nop
 8009c30:	08009c41 	.word	0x08009c41
 8009c34:	08009c65 	.word	0x08009c65
 8009c38:	08009c41 	.word	0x08009c41
 8009c3c:	08009c65 	.word	0x08009c65
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	6a1b      	ldr	r3, [r3, #32]
 8009c44:	3303      	adds	r3, #3
 8009c46:	089b      	lsrs	r3, r3, #2
 8009c48:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009c4a:	8afa      	ldrh	r2, [r7, #22]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d91c      	bls.n	8009c90 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	699b      	ldr	r3, [r3, #24]
 8009c5a:	f043 0220 	orr.w	r2, r3, #32
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	619a      	str	r2, [r3, #24]
        }
        break;
 8009c62:	e015      	b.n	8009c90 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	6a1b      	ldr	r3, [r3, #32]
 8009c68:	3303      	adds	r3, #3
 8009c6a:	089b      	lsrs	r3, r3, #2
 8009c6c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009c6e:	8afa      	ldrh	r2, [r7, #22]
 8009c70:	6a3b      	ldr	r3, [r7, #32]
 8009c72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c76:	691b      	ldr	r3, [r3, #16]
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d90a      	bls.n	8009c94 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	699b      	ldr	r3, [r3, #24]
 8009c82:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	619a      	str	r2, [r3, #24]
        }
        break;
 8009c8a:	e003      	b.n	8009c94 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8009c8c:	bf00      	nop
 8009c8e:	e002      	b.n	8009c96 <USB_HC_StartXfer+0x4d2>
        break;
 8009c90:	bf00      	nop
 8009c92:	e000      	b.n	8009c96 <USB_HC_StartXfer+0x4d2>
        break;
 8009c94:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	6999      	ldr	r1, [r3, #24]
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	785a      	ldrb	r2, [r3, #1]
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	6a1b      	ldr	r3, [r3, #32]
 8009ca2:	b29b      	uxth	r3, r3
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	9000      	str	r0, [sp, #0]
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f7ff f9c3 	bl	8009034 <USB_WritePacket>
  }

  return HAL_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3728      	adds	r7, #40	@ 0x28
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b085      	sub	sp, #20
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	b29b      	uxth	r3, r3
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr

08009cda <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009cda:	b480      	push	{r7}
 8009cdc:	b089      	sub	sp, #36	@ 0x24
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009cea:	78fb      	ldrb	r3, [r7, #3]
 8009cec:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009cf2:	69bb      	ldr	r3, [r7, #24]
 8009cf4:	015a      	lsls	r2, r3, #5
 8009cf6:	69fb      	ldr	r3, [r7, #28]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	0c9b      	lsrs	r3, r3, #18
 8009d02:	f003 0303 	and.w	r3, r3, #3
 8009d06:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009d08:	69bb      	ldr	r3, [r7, #24]
 8009d0a:	015a      	lsls	r2, r3, #5
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	4413      	add	r3, r2
 8009d10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	0fdb      	lsrs	r3, r3, #31
 8009d18:	f003 0301 	and.w	r3, r3, #1
 8009d1c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009d1e:	69bb      	ldr	r3, [r7, #24]
 8009d20:	015a      	lsls	r2, r3, #5
 8009d22:	69fb      	ldr	r3, [r7, #28]
 8009d24:	4413      	add	r3, r2
 8009d26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	0fdb      	lsrs	r3, r3, #31
 8009d2e:	f003 0301 	and.w	r3, r3, #1
 8009d32:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	f003 0320 	and.w	r3, r3, #32
 8009d3c:	2b20      	cmp	r3, #32
 8009d3e:	d10d      	bne.n	8009d5c <USB_HC_Halt+0x82>
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d10a      	bne.n	8009d5c <USB_HC_Halt+0x82>
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d005      	beq.n	8009d58 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009d4c:	697b      	ldr	r3, [r7, #20]
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d002      	beq.n	8009d58 <USB_HC_Halt+0x7e>
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	2b03      	cmp	r3, #3
 8009d56:	d101      	bne.n	8009d5c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	e0d8      	b.n	8009f0e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <USB_HC_Halt+0x8e>
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	2b02      	cmp	r3, #2
 8009d66:	d173      	bne.n	8009e50 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009d68:	69bb      	ldr	r3, [r7, #24]
 8009d6a:	015a      	lsls	r2, r3, #5
 8009d6c:	69fb      	ldr	r3, [r7, #28]
 8009d6e:	4413      	add	r3, r2
 8009d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	69ba      	ldr	r2, [r7, #24]
 8009d78:	0151      	lsls	r1, r2, #5
 8009d7a:	69fa      	ldr	r2, [r7, #28]
 8009d7c:	440a      	add	r2, r1
 8009d7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009d86:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	f003 0320 	and.w	r3, r3, #32
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d14a      	bne.n	8009e2a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d98:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d133      	bne.n	8009e08 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009da0:	69bb      	ldr	r3, [r7, #24]
 8009da2:	015a      	lsls	r2, r3, #5
 8009da4:	69fb      	ldr	r3, [r7, #28]
 8009da6:	4413      	add	r3, r2
 8009da8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	69ba      	ldr	r2, [r7, #24]
 8009db0:	0151      	lsls	r1, r2, #5
 8009db2:	69fa      	ldr	r2, [r7, #28]
 8009db4:	440a      	add	r2, r1
 8009db6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009dba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009dbe:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	015a      	lsls	r2, r3, #5
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	4413      	add	r3, r2
 8009dc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	69ba      	ldr	r2, [r7, #24]
 8009dd0:	0151      	lsls	r1, r2, #5
 8009dd2:	69fa      	ldr	r2, [r7, #28]
 8009dd4:	440a      	add	r2, r1
 8009dd6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009dda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009dde:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	3301      	adds	r3, #1
 8009de4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009dec:	d82e      	bhi.n	8009e4c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	015a      	lsls	r2, r3, #5
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	4413      	add	r3, r2
 8009df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e04:	d0ec      	beq.n	8009de0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e06:	e081      	b.n	8009f0c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009e08:	69bb      	ldr	r3, [r7, #24]
 8009e0a:	015a      	lsls	r2, r3, #5
 8009e0c:	69fb      	ldr	r3, [r7, #28]
 8009e0e:	4413      	add	r3, r2
 8009e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	69ba      	ldr	r2, [r7, #24]
 8009e18:	0151      	lsls	r1, r2, #5
 8009e1a:	69fa      	ldr	r2, [r7, #28]
 8009e1c:	440a      	add	r2, r1
 8009e1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009e26:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e28:	e070      	b.n	8009f0c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009e2a:	69bb      	ldr	r3, [r7, #24]
 8009e2c:	015a      	lsls	r2, r3, #5
 8009e2e:	69fb      	ldr	r3, [r7, #28]
 8009e30:	4413      	add	r3, r2
 8009e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	69ba      	ldr	r2, [r7, #24]
 8009e3a:	0151      	lsls	r1, r2, #5
 8009e3c:	69fa      	ldr	r2, [r7, #28]
 8009e3e:	440a      	add	r2, r1
 8009e40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009e48:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e4a:	e05f      	b.n	8009f0c <USB_HC_Halt+0x232>
            break;
 8009e4c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e4e:	e05d      	b.n	8009f0c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	015a      	lsls	r2, r3, #5
 8009e54:	69fb      	ldr	r3, [r7, #28]
 8009e56:	4413      	add	r3, r2
 8009e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	69ba      	ldr	r2, [r7, #24]
 8009e60:	0151      	lsls	r1, r2, #5
 8009e62:	69fa      	ldr	r2, [r7, #28]
 8009e64:	440a      	add	r2, r1
 8009e66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e6e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e76:	691b      	ldr	r3, [r3, #16]
 8009e78:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d133      	bne.n	8009ee8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	015a      	lsls	r2, r3, #5
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	4413      	add	r3, r2
 8009e88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	69ba      	ldr	r2, [r7, #24]
 8009e90:	0151      	lsls	r1, r2, #5
 8009e92:	69fa      	ldr	r2, [r7, #28]
 8009e94:	440a      	add	r2, r1
 8009e96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e9e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009ea0:	69bb      	ldr	r3, [r7, #24]
 8009ea2:	015a      	lsls	r2, r3, #5
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	69ba      	ldr	r2, [r7, #24]
 8009eb0:	0151      	lsls	r1, r2, #5
 8009eb2:	69fa      	ldr	r2, [r7, #28]
 8009eb4:	440a      	add	r2, r1
 8009eb6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009eba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009ebe:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ecc:	d81d      	bhi.n	8009f0a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009ece:	69bb      	ldr	r3, [r7, #24]
 8009ed0:	015a      	lsls	r2, r3, #5
 8009ed2:	69fb      	ldr	r3, [r7, #28]
 8009ed4:	4413      	add	r3, r2
 8009ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ee0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ee4:	d0ec      	beq.n	8009ec0 <USB_HC_Halt+0x1e6>
 8009ee6:	e011      	b.n	8009f0c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	015a      	lsls	r2, r3, #5
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	4413      	add	r3, r2
 8009ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	69ba      	ldr	r2, [r7, #24]
 8009ef8:	0151      	lsls	r1, r2, #5
 8009efa:	69fa      	ldr	r2, [r7, #28]
 8009efc:	440a      	add	r2, r1
 8009efe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	e000      	b.n	8009f0c <USB_HC_Halt+0x232>
          break;
 8009f0a:	bf00      	nop
    }
  }

  return HAL_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3724      	adds	r7, #36	@ 0x24
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr
	...

08009f1c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b087      	sub	sp, #28
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	460b      	mov	r3, r1
 8009f26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009f2c:	78fb      	ldrb	r3, [r7, #3]
 8009f2e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009f30:	2301      	movs	r3, #1
 8009f32:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	04da      	lsls	r2, r3, #19
 8009f38:	4b15      	ldr	r3, [pc, #84]	@ (8009f90 <USB_DoPing+0x74>)
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	693a      	ldr	r2, [r7, #16]
 8009f3e:	0151      	lsls	r1, r2, #5
 8009f40:	697a      	ldr	r2, [r7, #20]
 8009f42:	440a      	add	r2, r1
 8009f44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f48:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f4c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	015a      	lsls	r2, r3, #5
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	4413      	add	r3, r2
 8009f56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009f64:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f6c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	015a      	lsls	r2, r3, #5
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	4413      	add	r3, r2
 8009f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	371c      	adds	r7, #28
 8009f86:	46bd      	mov	sp, r7
 8009f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8c:	4770      	bx	lr
 8009f8e:	bf00      	nop
 8009f90:	1ff80000 	.word	0x1ff80000

08009f94 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b088      	sub	sp, #32
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f7fe ff86 	bl	8008eba <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009fae:	2110      	movs	r1, #16
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f7fe ffdf 	bl	8008f74 <USB_FlushTxFifo>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f7ff f809 	bl	8008fd8 <USB_FlushRxFifo>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d001      	beq.n	8009fd0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	61bb      	str	r3, [r7, #24]
 8009fd4:	e01f      	b.n	800a016 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	015a      	lsls	r2, r3, #5
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	4413      	add	r3, r2
 8009fde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ff4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009ffc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	015a      	lsls	r2, r3, #5
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	4413      	add	r3, r2
 800a006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a00a:	461a      	mov	r2, r3
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a010:	69bb      	ldr	r3, [r7, #24]
 800a012:	3301      	adds	r3, #1
 800a014:	61bb      	str	r3, [r7, #24]
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	2b0f      	cmp	r3, #15
 800a01a:	d9dc      	bls.n	8009fd6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a01c:	2300      	movs	r3, #0
 800a01e:	61bb      	str	r3, [r7, #24]
 800a020:	e034      	b.n	800a08c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a022:	69bb      	ldr	r3, [r7, #24]
 800a024:	015a      	lsls	r2, r3, #5
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	4413      	add	r3, r2
 800a02a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a038:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a040:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a048:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a04a:	69bb      	ldr	r3, [r7, #24]
 800a04c:	015a      	lsls	r2, r3, #5
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	4413      	add	r3, r2
 800a052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a056:	461a      	mov	r2, r3
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	3301      	adds	r3, #1
 800a060:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a068:	d80c      	bhi.n	800a084 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	015a      	lsls	r2, r3, #5
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	4413      	add	r3, r2
 800a072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a07c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a080:	d0ec      	beq.n	800a05c <USB_StopHost+0xc8>
 800a082:	e000      	b.n	800a086 <USB_StopHost+0xf2>
        break;
 800a084:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	3301      	adds	r3, #1
 800a08a:	61bb      	str	r3, [r7, #24]
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	2b0f      	cmp	r3, #15
 800a090:	d9c7      	bls.n	800a022 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a098:	461a      	mov	r2, r3
 800a09a:	f04f 33ff 	mov.w	r3, #4294967295
 800a09e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f7fe fef5 	bl	8008e98 <USB_EnableGlobalInt>

  return ret;
 800a0ae:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3720      	adds	r7, #32
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <App_ReadBoardInfo>:
* \param ptBoardInfo [out]  Board information
*/
/***************************************************************************************/
void App_ReadBoardInfo( const CIFXHANDLE         hDriver,
                        BOARD_INFORMATION* const ptBoardInfo )
{
 800a0b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0ba:	b091      	sub	sp, #68	@ 0x44
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  CIFXHANDLE                       hSys     = NULL;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  SYSTEM_CHANNEL_SYSTEM_INFO_BLOCK tSysInfo = ptBoardInfo->tSystemInfo;
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	f103 043d 	add.w	r4, r3, #61	@ 0x3d
 800a0cc:	f107 0608 	add.w	r6, r7, #8
 800a0d0:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800a0d4:	4635      	mov	r5, r6
 800a0d6:	4623      	mov	r3, r4
 800a0d8:	6818      	ldr	r0, [r3, #0]
 800a0da:	6859      	ldr	r1, [r3, #4]
 800a0dc:	689a      	ldr	r2, [r3, #8]
 800a0de:	68db      	ldr	r3, [r3, #12]
 800a0e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a0e2:	3410      	adds	r4, #16
 800a0e4:	3610      	adds	r6, #16
 800a0e6:	4564      	cmp	r4, ip
 800a0e8:	d1f4      	bne.n	800a0d4 <App_ReadBoardInfo+0x1c>
  long                             lRet     = 0;      /** Return value for common error codes  */
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /** Retrieve board 0 information */
  if(CIFX_NO_ERROR != (lRet = xDriverEnumBoards(hDriver, 0, sizeof(BOARD_INFORMATION), ptBoardInfo)))
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	226d      	movs	r2, #109	@ 0x6d
 800a0f2:	2100      	movs	r1, #0
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f009 faaf 	bl	8013658 <xDriverEnumBoards>
 800a0fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800a0fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d119      	bne.n	800a136 <App_ReadBoardInfo+0x7e>
  {
    PRINTF("No board with the given index available: 0x%08X !" NEWLINE, (unsigned int)lRet);
  }
  else if(CIFX_NO_ERROR != (lRet = xSysdeviceOpen(hDriver, "cifX0", &hSys)))
 800a102:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a106:	461a      	mov	r2, r3
 800a108:	490d      	ldr	r1, [pc, #52]	@ (800a140 <App_ReadBoardInfo+0x88>)
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f008 fd34 	bl	8012b78 <xSysdeviceOpen>
 800a110:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800a112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10e      	bne.n	800a136 <App_ReadBoardInfo+0x7e>
  {
    PRINTF("Error opening SystemDevice: 0x%08X !" NEWLINE, (unsigned int)lRet);
  }
  /** System channel successfully opened, try to read the System Info Block */
  else if(CIFX_NO_ERROR != (lRet = xSysdeviceInfo(hSys, CIFX_INFO_CMD_SYSTEM_INFO_BLOCK, sizeof(tSysInfo), &tSysInfo)))
 800a118:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a11a:	f107 0308 	add.w	r3, r7, #8
 800a11e:	2230      	movs	r2, #48	@ 0x30
 800a120:	2102      	movs	r1, #2
 800a122:	f008 fe95 	bl	8012e50 <xSysdeviceInfo>
 800a126:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800a128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d103      	bne.n	800a136 <App_ReadBoardInfo+0x7e>
    PRINTF("Production Date  : %u" NEWLINE, (unsigned int)tSysInfo.usProductionDate);
    PRINTF("Device Class     : %u" NEWLINE, (unsigned int)tSysInfo.usDeviceClass);
    PRINTF("HW Revision      : %u" NEWLINE, (unsigned int)tSysInfo.bHwRevision);
    PRINTF("HW Compatibility : %u" NEWLINE, (unsigned int)tSysInfo.bHwCompatibility);

    xSysdeviceClose(hSys);
 800a12e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a130:	4618      	mov	r0, r3
 800a132:	f008 fd7d 	bl	8012c30 <xSysdeviceClose>
  }
}
 800a136:	bf00      	nop
 800a138:	3744      	adds	r7, #68	@ 0x44
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a13e:	bf00      	nop
 800a140:	0801eae8 	.word	0x0801eae8

0800a144 <App_AllChannels_Open>:
*/
/***************************************************************************************/
int32_t App_AllChannels_Open( APP_DATA_T* ptAppData,
                              CIFXHANDLE  hDriver,
                              char*       szDeviceName )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b086      	sub	sp, #24
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
  int i;
  int32_t lRet;

  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a150:	2300      	movs	r3, #0
 800a152:	617b      	str	r3, [r7, #20]
 800a154:	e022      	b.n	800a19c <App_AllChannels_Open+0x58>
  {
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	697a      	ldr	r2, [r7, #20]
 800a15a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d019      	beq.n	800a196 <App_AllChannels_Open+0x52>
        (ptAppData->aptChannels[i]->tProtocol.pfStartChannelConfiguration != NULL))
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	697a      	ldr	r2, [r7, #20]
 800a166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a16a:	f8d3 36e4 	ldr.w	r3, [r3, #1764]	@ 0x6e4
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d011      	beq.n	800a196 <App_AllChannels_Open+0x52>
    {
      if (CIFX_NO_ERROR != (lRet = xChannelOpen(hDriver, szDeviceName, i, &ptAppData->aptChannels[i]->hChannel)))
 800a172:	6979      	ldr	r1, [r7, #20]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	697a      	ldr	r2, [r7, #20]
 800a178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a17c:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 800a180:	460a      	mov	r2, r1
 800a182:	6879      	ldr	r1, [r7, #4]
 800a184:	68b8      	ldr	r0, [r7, #8]
 800a186:	f008 ffc1 	bl	801310c <xChannelOpen>
 800a18a:	6138      	str	r0, [r7, #16]
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d001      	beq.n	800a196 <App_AllChannels_Open+0x52>
      {
        PRINTF("ERROR: xChannelOpen for %s, channel %d failed: 0x%08X" NEWLINE, szDeviceName, i, (unsigned int)lRet);
        return lRet;
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	e006      	b.n	800a1a4 <App_AllChannels_Open+0x60>
  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	3301      	adds	r3, #1
 800a19a:	617b      	str	r3, [r7, #20]
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	2b02      	cmp	r3, #2
 800a1a0:	ddd9      	ble.n	800a156 <App_AllChannels_Open+0x12>
      }
    }
  }
  return CIFX_NO_ERROR;
 800a1a2:	2300      	movs	r3, #0
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3718      	adds	r7, #24
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <App_AllChannels_GetChannelInfo_WaitReady>:
*
*   \return 0 on success.
*/
/***************************************************************************************/
void App_AllChannels_GetChannelInfo_WaitReady( APP_DATA_T* ptAppData )
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	60fb      	str	r3, [r7, #12]
 800a1b8:	e034      	b.n	800a224 <App_AllChannels_GetChannelInfo_WaitReady+0x78>
  {
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d02b      	beq.n	800a21e <App_AllChannels_GetChannelInfo_WaitReady+0x72>
        (ptAppData->aptChannels[i]->hChannel != NULL))
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ce:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d100      	bne.n	800a1d8 <App_AllChannels_GetChannelInfo_WaitReady+0x2c>
 800a1d6:	e022      	b.n	800a21e <App_AllChannels_GetChannelInfo_WaitReady+0x72>
    {
      do
      {
        xChannelInfo(ptAppData->aptChannels[i]->hChannel, sizeof(CHANNEL_INFORMATION), &ptAppData->aptChannels[i]->tChannelInfo);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1e0:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ec:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	21a4      	movs	r1, #164	@ 0xa4
 800a1f4:	f009 fabc 	bl	8013770 <xChannelInfo>
      }
      while (!(ptAppData->aptChannels[i]->tChannelInfo.ulDeviceCOSFlags & HIL_COMM_COS_READY) ||
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	68fa      	ldr	r2, [r7, #12]
 800a1fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a200:	f8d3 36e0 	ldr.w	r3, [r3, #1760]	@ 0x6e0
 800a204:	f003 0301 	and.w	r3, r3, #1
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d0e5      	beq.n	800a1d8 <App_AllChannels_GetChannelInfo_WaitReady+0x2c>
              (ptAppData->aptChannels[i]->tChannelInfo.ulDeviceCOSFlags == CIFX_DPM_NO_MEMORY_ASSIGNED));
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	68fa      	ldr	r2, [r7, #12]
 800a210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a214:	f8d3 36e0 	ldr.w	r3, [r3, #1760]	@ 0x6e0
      while (!(ptAppData->aptChannels[i]->tChannelInfo.ulDeviceCOSFlags & HIL_COMM_COS_READY) ||
 800a218:	4a06      	ldr	r2, [pc, #24]	@ (800a234 <App_AllChannels_GetChannelInfo_WaitReady+0x88>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d0dc      	beq.n	800a1d8 <App_AllChannels_GetChannelInfo_WaitReady+0x2c>
  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	3301      	adds	r3, #1
 800a222:	60fb      	str	r3, [r7, #12]
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2b02      	cmp	r3, #2
 800a228:	ddc7      	ble.n	800a1ba <App_AllChannels_GetChannelInfo_WaitReady+0xe>
    }
  }
}
 800a22a:	bf00      	nop
 800a22c:	bf00      	nop
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	0bad0bad 	.word	0x0bad0bad

0800a238 <App_AllChannels_Configure>:
*
*   \return 0 on success.
*/
/***************************************************************************************/
uint32_t App_AllChannels_Configure( APP_DATA_T* ptAppData )
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  int     i;
  int32_t ulRet = 0;
 800a240:	2300      	movs	r3, #0
 800a242:	60bb      	str	r3, [r7, #8]

  //Protocol_StartConfiguration

  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a244:	2300      	movs	r3, #0
 800a246:	60fb      	str	r3, [r7, #12]
 800a248:	e027      	b.n	800a29a <App_AllChannels_Configure+0x62>
  {
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	68fa      	ldr	r2, [r7, #12]
 800a24e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d01e      	beq.n	800a294 <App_AllChannels_Configure+0x5c>
        (ptAppData->aptChannels[i]->hChannel != NULL) &&
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a25e:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a262:	2b00      	cmp	r3, #0
 800a264:	d016      	beq.n	800a294 <App_AllChannels_Configure+0x5c>
        (ptAppData->aptChannels[i]->tProtocol.pfStartChannelConfiguration != NULL))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a26e:	f8d3 36e4 	ldr.w	r3, [r3, #1764]	@ 0x6e4
        (ptAppData->aptChannels[i]->hChannel != NULL) &&
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00e      	beq.n	800a294 <App_AllChannels_Configure+0x5c>
    {
      if (CIFX_NO_ERROR != (ulRet = ptAppData->aptChannels[i]->tProtocol.pfStartChannelConfiguration(ptAppData)))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	68fa      	ldr	r2, [r7, #12]
 800a27a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a27e:	f8d3 36e4 	ldr.w	r3, [r3, #1764]	@ 0x6e4
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	4798      	blx	r3
 800a286:	4603      	mov	r3, r0
 800a288:	60bb      	str	r3, [r7, #8]
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d001      	beq.n	800a294 <App_AllChannels_Configure+0x5c>
      {
        PRINTF("Error: Protocol_StartConfiguration failed: 0x%08X" NEWLINE, (unsigned int)ulRet);
        return ulRet;
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	e006      	b.n	800a2a2 <App_AllChannels_Configure+0x6a>
  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	3301      	adds	r3, #1
 800a298:	60fb      	str	r3, [r7, #12]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2b02      	cmp	r3, #2
 800a29e:	ddd4      	ble.n	800a24a <App_AllChannels_Configure+0x12>
      }
    }
  }
  return 0;
 800a2a0:	2300      	movs	r3, #0
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}

0800a2aa <App_AllChannels_PacketHandler>:
*
*   \return 0 on success.
*/
/***************************************************************************************/
uint32_t App_AllChannels_PacketHandler( APP_DATA_T* ptAppData )
{
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b084      	sub	sp, #16
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
  int     i;
  int32_t ulRet = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	60fb      	str	r3, [r7, #12]
 800a2ba:	e027      	b.n	800a30c <App_AllChannels_PacketHandler+0x62>
  {
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	68fa      	ldr	r2, [r7, #12]
 800a2c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d01e      	beq.n	800a306 <App_AllChannels_PacketHandler+0x5c>
        (ptAppData->aptChannels[i]->hChannel != NULL) &&
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	68fa      	ldr	r2, [r7, #12]
 800a2cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d0:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d016      	beq.n	800a306 <App_AllChannels_PacketHandler+0x5c>
        (ptAppData->aptChannels[i]->tProtocol.pfPacketHandler != NULL))
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	68fa      	ldr	r2, [r7, #12]
 800a2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2e0:	f8d3 36e8 	ldr.w	r3, [r3, #1768]	@ 0x6e8
        (ptAppData->aptChannels[i]->hChannel != NULL) &&
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00e      	beq.n	800a306 <App_AllChannels_PacketHandler+0x5c>
    {
      if (0 != (ulRet = ptAppData->aptChannels[i]->tProtocol.pfPacketHandler(ptAppData)))
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f0:	f8d3 36e8 	ldr.w	r3, [r3, #1768]	@ 0x6e8
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	4798      	blx	r3
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	60bb      	str	r3, [r7, #8]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d001      	beq.n	800a306 <App_AllChannels_PacketHandler+0x5c>
      {
        PRINTF("Error: Protocol_PacketHandler failed: 0x%08X" NEWLINE, (unsigned int)ulRet);
        return ulRet;
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	e006      	b.n	800a314 <App_AllChannels_PacketHandler+0x6a>
  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	3301      	adds	r3, #1
 800a30a:	60fb      	str	r3, [r7, #12]
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2b02      	cmp	r3, #2
 800a310:	ddd4      	ble.n	800a2bc <App_AllChannels_PacketHandler+0x12>
      }
    }
  }
  return 0;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <App_AllChannels_Close>:
*
*   \return 0 on success.
*/
/***************************************************************************************/
void App_AllChannels_Close( APP_DATA_T* ptAppData )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a324:	2300      	movs	r3, #0
 800a326:	60fb      	str	r3, [r7, #12]
 800a328:	e020      	b.n	800a36c <App_AllChannels_Close+0x50>
  {
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	68fa      	ldr	r2, [r7, #12]
 800a32e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d017      	beq.n	800a366 <App_AllChannels_Close+0x4a>
        (ptAppData->aptChannels[i]->hChannel != NULL))
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	68fa      	ldr	r2, [r7, #12]
 800a33a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a33e:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
    if ((ptAppData->aptChannels[i] != NULL) &&
 800a342:	2b00      	cmp	r3, #0
 800a344:	d00f      	beq.n	800a366 <App_AllChannels_Close+0x4a>
    {
      xChannelClose( ptAppData->aptChannels[i]->hChannel );
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	68fa      	ldr	r2, [r7, #12]
 800a34a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a34e:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
 800a352:	4618      	mov	r0, r3
 800a354:	f008 ff48 	bl	80131e8 <xChannelClose>
      ptAppData->aptChannels[i]->hChannel = NULL;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a360:	2200      	movs	r2, #0
 800a362:	f8c3 263c 	str.w	r2, [r3, #1596]	@ 0x63c
  for (i = 0; i < MAX_COMMUNICATION_CHANNEL_COUNT; i++)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	3301      	adds	r3, #1
 800a36a:	60fb      	str	r3, [r7, #12]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b02      	cmp	r3, #2
 800a370:	dddb      	ble.n	800a32a <App_AllChannels_Close+0xe>
    }
  }
}
 800a372:	bf00      	nop
 800a374:	bf00      	nop
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <App_CifXApplicationDemo>:
 *
 * \return CIFX_NO_ERROR on success
 */
/***************************************************************************************/
int App_CifXApplicationDemo(char *szDeviceName)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b088      	sub	sp, #32
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  CIFXHANDLE hDriver  = NULL;  /** Handle of cifX driver               */
 800a384:	2300      	movs	r3, #0
 800a386:	60fb      	str	r3, [r7, #12]
  int32_t   lRet      = 0;     /** Return value for common error codes */
 800a388:	2300      	movs	r3, #0
 800a38a:	61fb      	str	r3, [r7, #28]
  uint32_t  ulState   = 0;     /** Actual state returned               */
 800a38c:	2300      	movs	r3, #0
 800a38e:	60bb      	str	r3, [r7, #8]
  uint32_t  ulTimeout = 1000;  /** Timeout in milliseconds             */
 800a390:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a394:	617b      	str	r3, [r7, #20]

  PRINTF("---------- cifX Application Demo ----------" NEWLINE);

  g_tAppData.fRunning = true;
 800a396:	4b58      	ldr	r3, [pc, #352]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a398:	2201      	movs	r2, #1
 800a39a:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
     to the channels here. Each protocol module brings a descriptor, providing distinct entry points for
     configuration and packet handling.
  */
  /* communication channel 0 is used by default, it must be explicitly disabled */

  g_tAppData.aptChannels[0] = (APP_COMM_CHANNEL_T*)calloc(1, sizeof(APP_COMM_CHANNEL_T));
 800a39e:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 800a3a2:	2001      	movs	r0, #1
 800a3a4:	f010 fa2a 	bl	801a7fc <calloc>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	4b52      	ldr	r3, [pc, #328]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a3ae:	601a      	str	r2, [r3, #0]
  g_tAppData.aptChannels[0]->tProtocol = g_tRealtimeProtocolHandlers;
 800a3b0:	4b51      	ldr	r3, [pc, #324]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a51      	ldr	r2, [pc, #324]	@ (800a4fc <App_CifXApplicationDemo+0x180>)
 800a3b6:	f203 63e4 	addw	r3, r3, #1764	@ 0x6e4
 800a3ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a3be:	e883 0003 	stmia.w	r3, {r0, r1}

  /* open driver */
  if (CIFX_NO_ERROR != (lRet = xDriverOpen(&hDriver)))
 800a3c2:	f107 030c 	add.w	r3, r7, #12
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f009 f8da 	bl	8013580 <xDriverOpen>
 800a3cc:	61f8      	str	r0, [r7, #28]
 800a3ce:	69fb      	ldr	r3, [r7, #28]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d001      	beq.n	800a3d8 <App_CifXApplicationDemo+0x5c>
  {
    PRINTF("ERROR: xDriverOpen failed: 0x%08x" NEWLINE, (unsigned int)lRet);
    return lRet;
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	e08b      	b.n	800a4f0 <App_CifXApplicationDemo+0x174>
  }

  App_ReadBoardInfo(hDriver, &g_tAppData.tBoardInfo);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	4949      	ldr	r1, [pc, #292]	@ (800a500 <App_CifXApplicationDemo+0x184>)
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f7ff fe6b 	bl	800a0b8 <App_ReadBoardInfo>

  /** Open all communication channels */
  if (CIFX_NO_ERROR != App_AllChannels_Open(&g_tAppData, hDriver, szDeviceName))
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	4619      	mov	r1, r3
 800a3e8:	4843      	ldr	r0, [pc, #268]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a3ea:	f7ff feab 	bl	800a144 <App_AllChannels_Open>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d130      	bne.n	800a456 <App_CifXApplicationDemo+0xda>
  }



  /** Wait for HIL_COMM_COS_READY set in all relevant channels */
  App_AllChannels_GetChannelInfo_WaitReady(&g_tAppData);
 800a3f4:	4840      	ldr	r0, [pc, #256]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a3f6:	f7ff fed9 	bl	800a1ac <App_AllChannels_GetChannelInfo_WaitReady>

  /** Set the Application state flag in the application COS flags */
  if (CIFX_NO_ERROR != (lRet = xChannelHostState(g_tAppData.aptChannels[0]->hChannel, CIFX_HOST_STATE_READY, &ulState, ulTimeout)))
 800a3fa:	4b3f      	ldr	r3, [pc, #252]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a402:	f107 0208 	add.w	r2, r7, #8
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	2101      	movs	r1, #1
 800a40a:	f009 fa7f 	bl	801390c <xChannelHostState>
 800a40e:	61f8      	str	r0, [r7, #28]
 800a410:	69fb      	ldr	r3, [r7, #28]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d121      	bne.n	800a45a <App_CifXApplicationDemo+0xde>
    PRINTF("ERROR: xChannelHostState failed: 0x%08X" NEWLINE, (unsigned int)lRet);
    goto error_exit;
  }

  /* Download the configuration */
  if (CIFX_NO_ERROR != (lRet = App_AllChannels_Configure(&g_tAppData)))	//Protocol_StartConfiguration
 800a416:	4838      	ldr	r0, [pc, #224]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a418:	f7ff ff0e 	bl	800a238 <App_AllChannels_Configure>
 800a41c:	4603      	mov	r3, r0
 800a41e:	61fb      	str	r3, [r7, #28]
 800a420:	69fb      	ldr	r3, [r7, #28]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d11b      	bne.n	800a45e <App_CifXApplicationDemo+0xe2>
//  {
//      PRINTF("Error: Failed to set MMIO7 as output: 0x%08X" NEWLINE, (unsigned int)lRet);
//      goto error_exit;
//  }

  bool fMMIO7High = false;
 800a426:	2300      	movs	r3, #0
 800a428:	74fb      	strb	r3, [r7, #19]

  /** now the bus is running */
  while(g_tAppData.fRunning && lRet == CIFX_NO_ERROR)
 800a42a:	e00b      	b.n	800a444 <App_CifXApplicationDemo+0xc8>
  {
    /** check and process incoming packets */

	App_IODataHandler(&g_tAppData);
 800a42c:	4832      	ldr	r0, [pc, #200]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a42e:	f000 f869 	bl	800a504 <App_IODataHandler>
	lRet = App_AllChannels_PacketHandler(&g_tAppData);
 800a432:	4831      	ldr	r0, [pc, #196]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a434:	f7ff ff39 	bl	800a2aa <App_AllChannels_PacketHandler>
 800a438:	4603      	mov	r3, r0
 800a43a:	61fb      	str	r3, [r7, #28]
//        g_tAppData.fRunning = false;
//    }
//
//    fMMIO7High = !fMMIO7High;

    OS_Sleep(500);
 800a43c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a440:	f005 fd0c 	bl	800fe5c <OS_Sleep>
  while(g_tAppData.fRunning && lRet == CIFX_NO_ERROR)
 800a444:	4b2c      	ldr	r3, [pc, #176]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a446:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d009      	beq.n	800a462 <App_CifXApplicationDemo+0xe6>
 800a44e:	69fb      	ldr	r3, [r7, #28]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d0eb      	beq.n	800a42c <App_CifXApplicationDemo+0xb0>
  }

error_exit:
 800a454:	e005      	b.n	800a462 <App_CifXApplicationDemo+0xe6>
    goto error_exit;
 800a456:	bf00      	nop
 800a458:	e004      	b.n	800a464 <App_CifXApplicationDemo+0xe8>
    goto error_exit;
 800a45a:	bf00      	nop
 800a45c:	e002      	b.n	800a464 <App_CifXApplicationDemo+0xe8>
    goto error_exit;
 800a45e:	bf00      	nop
 800a460:	e000      	b.n	800a464 <App_CifXApplicationDemo+0xe8>
error_exit:
 800a462:	bf00      	nop
  if ((g_tAppData.aptChannels[0] != NULL) &&
 800a464:	4b24      	ldr	r3, [pc, #144]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d019      	beq.n	800a4a0 <App_CifXApplicationDemo+0x124>
      (g_tAppData.aptChannels[0]->hChannel != NULL))
 800a46c:	4b22      	ldr	r3, [pc, #136]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
  if ((g_tAppData.aptChannels[0] != NULL) &&
 800a474:	2b00      	cmp	r3, #0
 800a476:	d013      	beq.n	800a4a0 <App_CifXApplicationDemo+0x124>
  {
    /** Set the bus state flag in the application COS state flags, to stop communication */
    xChannelBusState(g_tAppData.aptChannels[0]->hChannel, CIFX_BUS_STATE_OFF, &ulState, 10);
 800a478:	4b1f      	ldr	r3, [pc, #124]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a480:	f107 0208 	add.w	r2, r7, #8
 800a484:	230a      	movs	r3, #10
 800a486:	2100      	movs	r1, #0
 800a488:	f008 ff16 	bl	80132b8 <xChannelBusState>

    /** Set Host not ready to stop bus communication */
    xChannelHostState(g_tAppData.aptChannels[0]->hChannel, CIFX_HOST_STATE_NOT_READY, &ulState, ulTimeout);
 800a48c:	4b1a      	ldr	r3, [pc, #104]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a494:	f107 0208 	add.w	r2, r7, #8
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	2100      	movs	r1, #0
 800a49c:	f009 fa36 	bl	801390c <xChannelHostState>
  }

  /** close all communication channels */
  App_AllChannels_Close(&g_tAppData);
 800a4a0:	4815      	ldr	r0, [pc, #84]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a4a2:	f7ff ff3b 	bl	800a31c <App_AllChannels_Close>

  {
    /* free all channel memory */
    int iChannelIdx = 0;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	61bb      	str	r3, [r7, #24]
    for (iChannelIdx = 0; iChannelIdx < MAX_COMMUNICATION_CHANNEL_COUNT; iChannelIdx++)
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	61bb      	str	r3, [r7, #24]
 800a4ae:	e00f      	b.n	800a4d0 <App_CifXApplicationDemo+0x154>
    {
      if (g_tAppData.aptChannels[iChannelIdx] != NULL)
 800a4b0:	4a11      	ldr	r2, [pc, #68]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a4b2:	69bb      	ldr	r3, [r7, #24]
 800a4b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d006      	beq.n	800a4ca <App_CifXApplicationDemo+0x14e>
      {
        free(g_tAppData.aptChannels[iChannelIdx]);
 800a4bc:	4a0e      	ldr	r2, [pc, #56]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f010 f9bd 	bl	801a844 <free>
    for (iChannelIdx = 0; iChannelIdx < MAX_COMMUNICATION_CHANNEL_COUNT; iChannelIdx++)
 800a4ca:	69bb      	ldr	r3, [r7, #24]
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	61bb      	str	r3, [r7, #24]
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	2b02      	cmp	r3, #2
 800a4d4:	ddec      	ble.n	800a4b0 <App_CifXApplicationDemo+0x134>
      }
    }
  }

  Pkt_Deinit();
 800a4d6:	f000 f8bf 	bl	800a658 <Pkt_Deinit>

  g_tAppData.fRunning = false;
 800a4da:	4b07      	ldr	r3, [pc, #28]	@ (800a4f8 <App_CifXApplicationDemo+0x17c>)
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79

  /** Close driver */
  xDriverClose(hDriver);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f009 f869 	bl	80135bc <xDriverClose>
  hDriver = NULL;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	60fb      	str	r3, [r7, #12]

  PRINTF(" Application terminated: Status = 0x%08X !" NEWLINE);
  PRINTF("----------------------------------------------------" NEWLINE);

  return lRet;
 800a4ee:	69fb      	ldr	r3, [r7, #28]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3720      	adds	r7, #32
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	2000058c 	.word	0x2000058c
 800a4fc:	20000030 	.word	0x20000030
 800a500:	20000598 	.word	0x20000598

0800a504 <App_IODataHandler>:
 *
 * \param ptAppData  [in]  Pointer to application data
 */
/***************************************************************************************/
void App_IODataHandler(void* ptAppResources)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b088      	sub	sp, #32
 800a508:	af02      	add	r7, sp, #8
 800a50a:	6078      	str	r0, [r7, #4]
  long            lRet      = CIFX_NO_ERROR; /** Return value for common error codes  */
 800a50c:	2300      	movs	r3, #0
 800a50e:	613b      	str	r3, [r7, #16]
  APP_DATA_T*     ptAppData = (APP_DATA_T*)ptAppResources;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	60fb      	str	r3, [r7, #12]

  if(ptAppData->aptChannels[0]->hChannel != NULL)
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d03f      	beq.n	800a5a0 <App_IODataHandler+0x9c>
  {
    /** INPUT DATA ***********************************************************************/
    lRet = xChannelIORead(ptAppData->aptChannels[0]->hChannel, 0, 0, sizeof(ptAppData->tInputData), &ptAppData->tInputData, 0);
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	337b      	adds	r3, #123	@ 0x7b
 800a52c:	2200      	movs	r2, #0
 800a52e:	9201      	str	r2, [sp, #4]
 800a530:	9300      	str	r3, [sp, #0]
 800a532:	2305      	movs	r3, #5
 800a534:	2200      	movs	r2, #0
 800a536:	2100      	movs	r1, #0
 800a538:	f008 fed6 	bl	80132e8 <xChannelIORead>
 800a53c:	6138      	str	r0, [r7, #16]
    if(lRet != CIFX_NO_ERROR)
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d004      	beq.n	800a54e <App_IODataHandler+0x4a>
       * Reason for error could be:
       * 1) netX is not "ready" yet. May happen during startup.
       * 2) netX is not "running" yet. May happen during startup in case the netX is not fully configured yet.
       * 3) netX has not yet established an IO connection. */

      ptAppData->fInputDataValid = false;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 800a54c:	e003      	b.n	800a556 <App_IODataHandler+0x52>
    }
    else
    {
      /** process newly received input data image */
      ptAppData->fInputDataValid = true;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	2201      	movs	r2, #1
 800a552:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a

    /** OUTPUT DATA ****************************************/
    /** update output data image to be sent in this cycle */
//    ptAppData->tOutputData.output[0]++;
    /* VAT EDS: Output Assembly 100 has 7 bytes */
    for (int i = 0; i < 7; i++){
 800a556:	2300      	movs	r3, #0
 800a558:	617b      	str	r3, [r7, #20]
 800a55a:	e00f      	b.n	800a57c <App_IODataHandler+0x78>
    ptAppData->tOutputData.output[i]++;
 800a55c:	68fa      	ldr	r2, [r7, #12]
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	4413      	add	r3, r2
 800a562:	3380      	adds	r3, #128	@ 0x80
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	3301      	adds	r3, #1
 800a568:	b2d9      	uxtb	r1, r3
 800a56a:	68fa      	ldr	r2, [r7, #12]
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	4413      	add	r3, r2
 800a570:	3380      	adds	r3, #128	@ 0x80
 800a572:	460a      	mov	r2, r1
 800a574:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 7; i++){
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	3301      	adds	r3, #1
 800a57a:	617b      	str	r3, [r7, #20]
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	2b06      	cmp	r3, #6
 800a580:	ddec      	ble.n	800a55c <App_IODataHandler+0x58>
    }


    lRet = xChannelIOWrite(ptAppData->aptChannels[0]->hChannel, 0, 0, sizeof(ptAppData->tOutputData), &ptAppData->tOutputData, 0);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	3380      	adds	r3, #128	@ 0x80
 800a58e:	2200      	movs	r2, #0
 800a590:	9201      	str	r2, [sp, #4]
 800a592:	9300      	str	r3, [sp, #0]
 800a594:	2307      	movs	r3, #7
 800a596:	2200      	movs	r2, #0
 800a598:	2100      	movs	r1, #0
 800a59a:	f008 ff4b 	bl	8013434 <xChannelIOWrite>
 800a59e:	6138      	str	r0, [r7, #16]
       * 1) netX is not "ready" yet. May happen during startup.
       * 2) netX is not "running" yet. May happen during startup in case the netX is not fully configured yet.
       * 3) netX has not yet established an IO connection. */
    }
  }
}
 800a5a0:	bf00      	nop
 800a5a2:	3718      	adds	r7, #24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <Pkt_Init>:
/*****************************************************************************/
/*! FUNCTIONS                                                                */
/*****************************************************************************/

bool Pkt_Init(int iChannelIdx, int iReceiveQueueDepth)
{
 800a5a8:	b590      	push	{r4, r7, lr}
 800a5aa:	b085      	sub	sp, #20
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	6039      	str	r1, [r7, #0]
  int i;

  if (iChannelIdx >= MAX_COMMUNICATION_CHANNEL_COUNT)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	dd01      	ble.n	800a5bc <Pkt_Init+0x14>
  {
    return false;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	e044      	b.n	800a646 <Pkt_Init+0x9e>
  }

  if (s_aaptReceiveQueue[iChannelIdx] != NULL)
 800a5bc:	4a24      	ldr	r2, [pc, #144]	@ (800a650 <Pkt_Init+0xa8>)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d001      	beq.n	800a5cc <Pkt_Init+0x24>
  {
    return false;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	e03c      	b.n	800a646 <Pkt_Init+0x9e>
  }

  s_aaptReceiveQueue[iChannelIdx] = (SYNC_PACKET_INTERFACE_QUEUED_PACKET_T**)calloc( iReceiveQueueDepth, sizeof(SYNC_PACKET_INTERFACE_QUEUED_PACKET_T*));
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	2104      	movs	r1, #4
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f010 f913 	bl	801a7fc <calloc>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	4619      	mov	r1, r3
 800a5da:	4a1d      	ldr	r2, [pc, #116]	@ (800a650 <Pkt_Init+0xa8>)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

  if (NULL == s_aaptReceiveQueue[iChannelIdx])
 800a5e2:	4a1b      	ldr	r2, [pc, #108]	@ (800a650 <Pkt_Init+0xa8>)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d101      	bne.n	800a5f2 <Pkt_Init+0x4a>
  {
    return false;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	e029      	b.n	800a646 <Pkt_Init+0x9e>
  }

  for (i = 0; i < iReceiveQueueDepth; i++)
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	60fb      	str	r3, [r7, #12]
 800a5f6:	e01c      	b.n	800a632 <Pkt_Init+0x8a>
  {
    s_aaptReceiveQueue[iChannelIdx][i] = (SYNC_PACKET_INTERFACE_QUEUED_PACKET_T*)calloc( 1, sizeof(SYNC_PACKET_INTERFACE_QUEUED_PACKET_T) );
 800a5f8:	4a15      	ldr	r2, [pc, #84]	@ (800a650 <Pkt_Init+0xa8>)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	18d4      	adds	r4, r2, r3
 800a606:	f240 613d 	movw	r1, #1597	@ 0x63d
 800a60a:	2001      	movs	r0, #1
 800a60c:	f010 f8f6 	bl	801a7fc <calloc>
 800a610:	4603      	mov	r3, r0
 800a612:	6023      	str	r3, [r4, #0]

    if (NULL == s_aaptReceiveQueue[iChannelIdx][i])
 800a614:	4a0e      	ldr	r2, [pc, #56]	@ (800a650 <Pkt_Init+0xa8>)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	4413      	add	r3, r2
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d101      	bne.n	800a62c <Pkt_Init+0x84>
    {
      return false;
 800a628:	2300      	movs	r3, #0
 800a62a:	e00c      	b.n	800a646 <Pkt_Init+0x9e>
  for (i = 0; i < iReceiveQueueDepth; i++)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	3301      	adds	r3, #1
 800a630:	60fb      	str	r3, [r7, #12]
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	429a      	cmp	r2, r3
 800a638:	dbde      	blt.n	800a5f8 <Pkt_Init+0x50>
    }
  }

  s_aiReceiveQueueDepths[iChannelIdx] = iReceiveQueueDepth;
 800a63a:	4906      	ldr	r1, [pc, #24]	@ (800a654 <Pkt_Init+0xac>)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	683a      	ldr	r2, [r7, #0]
 800a640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  return true;
 800a644:	2301      	movs	r3, #1
}
 800a646:	4618      	mov	r0, r3
 800a648:	3714      	adds	r7, #20
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd90      	pop	{r4, r7, pc}
 800a64e:	bf00      	nop
 800a650:	20000570 	.word	0x20000570
 800a654:	2000057c 	.word	0x2000057c

0800a658 <Pkt_Deinit>:

/*****************************************************************************/
void Pkt_Deinit(void)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
  int iChannelIdx;

  for( iChannelIdx = 0; iChannelIdx < MAX_COMMUNICATION_CHANNEL_COUNT; iChannelIdx++ )
 800a65e:	2300      	movs	r3, #0
 800a660:	607b      	str	r3, [r7, #4]
 800a662:	e031      	b.n	800a6c8 <Pkt_Deinit+0x70>
  {
    if( s_aaptReceiveQueue[iChannelIdx] != NULL)
 800a664:	4a21      	ldr	r2, [pc, #132]	@ (800a6ec <Pkt_Deinit+0x94>)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d028      	beq.n	800a6c2 <Pkt_Deinit+0x6a>
    {
      int iCnfQueueIdx;

      for (iCnfQueueIdx = 0; iCnfQueueIdx < s_aiReceiveQueueDepths[iChannelIdx]; iCnfQueueIdx++)
 800a670:	2300      	movs	r3, #0
 800a672:	603b      	str	r3, [r7, #0]
 800a674:	e017      	b.n	800a6a6 <Pkt_Deinit+0x4e>
      {
        if (s_aaptReceiveQueue[iChannelIdx][iCnfQueueIdx] != NULL)
 800a676:	4a1d      	ldr	r2, [pc, #116]	@ (800a6ec <Pkt_Deinit+0x94>)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	4413      	add	r3, r2
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d00a      	beq.n	800a6a0 <Pkt_Deinit+0x48>
        {
          free( s_aaptReceiveQueue[iChannelIdx][iCnfQueueIdx] );
 800a68a:	4a18      	ldr	r2, [pc, #96]	@ (800a6ec <Pkt_Deinit+0x94>)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4413      	add	r3, r2
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4618      	mov	r0, r3
 800a69c:	f010 f8d2 	bl	801a844 <free>
      for (iCnfQueueIdx = 0; iCnfQueueIdx < s_aiReceiveQueueDepths[iChannelIdx]; iCnfQueueIdx++)
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	603b      	str	r3, [r7, #0]
 800a6a6:	4a12      	ldr	r2, [pc, #72]	@ (800a6f0 <Pkt_Deinit+0x98>)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6ae:	683a      	ldr	r2, [r7, #0]
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	dbe0      	blt.n	800a676 <Pkt_Deinit+0x1e>
        }
      }

      free( s_aaptReceiveQueue[iChannelIdx] );
 800a6b4:	4a0d      	ldr	r2, [pc, #52]	@ (800a6ec <Pkt_Deinit+0x94>)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f010 f8c1 	bl	801a844 <free>
  for( iChannelIdx = 0; iChannelIdx < MAX_COMMUNICATION_CHANNEL_COUNT; iChannelIdx++ )
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	607b      	str	r3, [r7, #4]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2b02      	cmp	r3, #2
 800a6cc:	ddca      	ble.n	800a664 <Pkt_Deinit+0xc>
    }
  }

  memset( s_aiReceiveQueueDepths, 0, sizeof(s_aiReceiveQueueDepths) );
 800a6ce:	220c      	movs	r2, #12
 800a6d0:	2100      	movs	r1, #0
 800a6d2:	4807      	ldr	r0, [pc, #28]	@ (800a6f0 <Pkt_Deinit+0x98>)
 800a6d4:	f011 f868 	bl	801b7a8 <memset>
  memset( s_aaptReceiveQueue,     0, sizeof(s_aaptReceiveQueue) );
 800a6d8:	220c      	movs	r2, #12
 800a6da:	2100      	movs	r1, #0
 800a6dc:	4803      	ldr	r0, [pc, #12]	@ (800a6ec <Pkt_Deinit+0x94>)
 800a6de:	f011 f863 	bl	801b7a8 <memset>
}
 800a6e2:	bf00      	nop
 800a6e4:	3708      	adds	r7, #8
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	20000570 	.word	0x20000570
 800a6f0:	2000057c 	.word	0x2000057c

0800a6f4 <Pkt_PrintFormattedHexData>:
 */
/*****************************************************************************/
static void
Pkt_PrintFormattedHexData( unsigned char* pbData,
                           unsigned long  ulDataLen )
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  unsigned long ulIdx;

  if(CIFX_MAX_DATA_SIZE < ulDataLen)
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	f240 6214 	movw	r2, #1556	@ 0x614
 800a704:	4293      	cmp	r3, r2
 800a706:	d902      	bls.n	800a70e <Pkt_PrintFormattedHexData+0x1a>
  {
    ulDataLen = CIFX_MAX_DATA_SIZE;
 800a708:	f240 6314 	movw	r3, #1556	@ 0x614
 800a70c:	603b      	str	r3, [r7, #0]
  }

  for(ulIdx = 0; ulIdx < ulDataLen; ++ulIdx)
 800a70e:	2300      	movs	r3, #0
 800a710:	60fb      	str	r3, [r7, #12]
 800a712:	e002      	b.n	800a71a <Pkt_PrintFormattedHexData+0x26>
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	3301      	adds	r3, #1
 800a718:	60fb      	str	r3, [r7, #12]
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	429a      	cmp	r2, r3
 800a720:	d3f8      	bcc.n	800a714 <Pkt_PrintFormattedHexData+0x20>

    PRINTF("%02X ", pbData[ulIdx]);
  }

  PRINTF(NEWLINE);
}
 800a722:	bf00      	nop
 800a724:	bf00      	nop
 800a726:	3714      	adds	r7, #20
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <Pkt_DumpPacket>:
 *   \param ptPacket  [in] Packet to be dumped
 */
/*****************************************************************************/
static void
Pkt_DumpPacket( CIFX_PACKET* ptPacket )
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  PRINTF("Src    : 0x%08X      Sta  : 0x%08X" NEWLINE, (unsigned int) ptPacket->tHeader.ulSrc, (unsigned int) ptPacket->tHeader.ulState);
  PRINTF("DestID : 0x%08X      Cmd  : 0x%08X" NEWLINE, (unsigned int) ptPacket->tHeader.ulDestId, (unsigned int) ptPacket->tHeader.ulCmd);
  PRINTF("SrcID  : 0x%08X      Ext  : 0x%08X" NEWLINE, (unsigned int) ptPacket->tHeader.ulSrcId, (unsigned int) ptPacket->tHeader.ulExt);
  PRINTF("Len    : 0x%08X      Rout : 0x%08X" NEWLINE, (unsigned int) ptPacket->tHeader.ulLen, (unsigned int) ptPacket->tHeader.ulRout);

  if(ptPacket->tHeader.ulLen)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d008      	beq.n	800a752 <Pkt_DumpPacket+0x22>
  {
    PRINTF("Data:");

    /** Displays a hex dump on the debug console (16 bytes per line) */
    Pkt_PrintFormattedHexData(ptPacket->abData, ptPacket->tHeader.ulLen);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	4619      	mov	r1, r3
 800a74c:	4610      	mov	r0, r2
 800a74e:	f7ff ffd1 	bl	800a6f4 <Pkt_PrintFormattedHexData>
  }

  PRINTF(NEWLINE);
}
 800a752:	bf00      	nop
 800a754:	3708      	adds	r7, #8
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
	...

0800a75c <Pkt_SendPacket>:
uint32_t
Pkt_SendPacket( APP_DATA_T*  ptAppData,
                int          iChannelIdx,
                CIFX_PACKET* ptPacket,
                uint32_t     ulTimeout )
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b086      	sub	sp, #24
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
 800a768:	603b      	str	r3, [r7, #0]
  uint32_t lRet = CIFX_NO_ERROR;
 800a76a:	2300      	movs	r3, #0
 800a76c:	617b      	str	r3, [r7, #20]

  lRet = xChannelPutPacket(ptAppData->aptChannels[iChannelIdx]->hChannel, ptPacket, ulTimeout);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	68ba      	ldr	r2, [r7, #8]
 800a772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a776:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
 800a77a:	683a      	ldr	r2, [r7, #0]
 800a77c:	6879      	ldr	r1, [r7, #4]
 800a77e:	4618      	mov	r0, r3
 800a780:	f008 fd44 	bl	801320c <xChannelPutPacket>
 800a784:	4603      	mov	r3, r0
 800a786:	617b      	str	r3, [r7, #20]

  if(CIFX_NO_ERROR == lRet)
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d108      	bne.n	800a7a0 <Pkt_SendPacket+0x44>
  {
    s_tPacketCounter.ulPacketSendCountSuccess++;
 800a78e:	4b0b      	ldr	r3, [pc, #44]	@ (800a7bc <Pkt_SendPacket+0x60>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	3301      	adds	r3, #1
 800a794:	4a09      	ldr	r2, [pc, #36]	@ (800a7bc <Pkt_SendPacket+0x60>)
 800a796:	6013      	str	r3, [r2, #0]
    PRINTF("========================================================" NEWLINE);
    PRINTF("Sent packet:" NEWLINE);
    Pkt_DumpPacket(ptPacket);
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f7ff ffc9 	bl	800a730 <Pkt_DumpPacket>
 800a79e:	e007      	b.n	800a7b0 <Pkt_SendPacket+0x54>
    PRINTF("========================================================" NEWLINE);
  }
  else
  {
    s_tPacketCounter.ulPacketSendCountError++;
 800a7a0:	4b06      	ldr	r3, [pc, #24]	@ (800a7bc <Pkt_SendPacket+0x60>)
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	3301      	adds	r3, #1
 800a7a6:	4a05      	ldr	r2, [pc, #20]	@ (800a7bc <Pkt_SendPacket+0x60>)
 800a7a8:	6053      	str	r3, [r2, #4]

    PRINTF("========================================================" NEWLINE);
    PRINTF("Sending packet failed with error: 0x%08x" NEWLINE, (unsigned int) lRet);
    Pkt_DumpPacket(ptPacket);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f7ff ffc0 	bl	800a730 <Pkt_DumpPacket>
    PRINTF("========================================================" NEWLINE);
  }

  return lRet;
 800a7b0:	697b      	ldr	r3, [r7, #20]
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3718      	adds	r7, #24
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	2000054c 	.word	0x2000054c

0800a7c0 <Pkt_ReceivePacket>:
uint32_t
Pkt_ReceivePacket( APP_DATA_T*  ptAppData,
                   int          iChannelIdx,
                   CIFX_PACKET* ptPacket,
                   uint32_t     ulTimeout )
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b086      	sub	sp, #24
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	60f8      	str	r0, [r7, #12]
 800a7c8:	60b9      	str	r1, [r7, #8]
 800a7ca:	607a      	str	r2, [r7, #4]
 800a7cc:	603b      	str	r3, [r7, #0]
  uint32_t lRet = CIFX_NO_ERROR;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	617b      	str	r3, [r7, #20]

  /* ⭐ Debug: Before xChannelGetPacket */
  static uint32_t s_ulCallCount = 0;
  if(++s_ulCallCount % 100 == 0)
 800a7d2:	4b0f      	ldr	r3, [pc, #60]	@ (800a810 <Pkt_ReceivePacket+0x50>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	4a0d      	ldr	r2, [pc, #52]	@ (800a810 <Pkt_ReceivePacket+0x50>)
 800a7da:	6013      	str	r3, [r2, #0]
  {
    PRINTF("[DEBUG] Pkt_ReceivePacket called %u times" NEWLINE, (unsigned int)s_ulCallCount);
  }

  lRet = xChannelGetPacket(ptAppData->aptChannels[iChannelIdx]->hChannel, sizeof(*ptPacket), ptPacket, ulTimeout);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	68ba      	ldr	r2, [r7, #8]
 800a7e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7e4:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	f240 613c 	movw	r1, #1596	@ 0x63c
 800a7f0:	f008 fd36 	bl	8013260 <xChannelGetPacket>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	617b      	str	r3, [r7, #20]

  /* ⭐ Debug: After xChannelGetPacket */
  if(CIFX_NO_ERROR == lRet)
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d102      	bne.n	800a804 <Pkt_ReceivePacket+0x44>
  {
    PRINTF("========================================================" NEWLINE);
    PRINTF("🎯 PACKET RECEIVED FROM netX! Cmd=0x%08X" NEWLINE, (unsigned int)ptPacket->tHeader.ulCmd);
    PRINTF("========================================================" NEWLINE);
    PRINTF("received packet:" NEWLINE);
    Pkt_DumpPacket(ptPacket);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f7ff ff96 	bl	800a730 <Pkt_DumpPacket>
  {
    /* Only log real errors, not "no packet" */
    PRINTF("[ERROR] xChannelGetPacket returned: 0x%08X" NEWLINE, (unsigned int)lRet);
  }

  return lRet;
 800a804:	697b      	ldr	r3, [r7, #20]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3718      	adds	r7, #24
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	20000588 	.word	0x20000588

0800a814 <Pkt_RegisterIndicationHandler>:

bool
Pkt_RegisterIndicationHandler(int iChannelIdx,
                              bool (*fnHandler)( CIFX_PACKET* ptPacket, void* pvUserData ),
                              void* pvUserData )
{
 800a814:	b480      	push	{r7}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
  if( NULL == s_atIndicationHandler[iChannelIdx].fnHandler)
 800a820:	4a0c      	ldr	r2, [pc, #48]	@ (800a854 <Pkt_RegisterIndicationHandler+0x40>)
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d10c      	bne.n	800a846 <Pkt_RegisterIndicationHandler+0x32>
  {
    s_atIndicationHandler[iChannelIdx].fnHandler = fnHandler;
 800a82c:	4909      	ldr	r1, [pc, #36]	@ (800a854 <Pkt_RegisterIndicationHandler+0x40>)
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	68ba      	ldr	r2, [r7, #8]
 800a832:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    s_atIndicationHandler[iChannelIdx].pvUserData = pvUserData;
 800a836:	4a07      	ldr	r2, [pc, #28]	@ (800a854 <Pkt_RegisterIndicationHandler+0x40>)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	00db      	lsls	r3, r3, #3
 800a83c:	4413      	add	r3, r2
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	605a      	str	r2, [r3, #4]
    return true;
 800a842:	2301      	movs	r3, #1
 800a844:	e000      	b.n	800a848 <Pkt_RegisterIndicationHandler+0x34>
  }
  else
  {
    return false;
 800a846:	2300      	movs	r3, #0
  }
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3714      	adds	r7, #20
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	20000558 	.word	0x20000558

0800a858 <Pkt_QueueConfirmation>:
 *           false: Packet could not be queued
 */
/**************************************************************************************/
static bool
Pkt_QueueConfirmation( int iChannelIdx, CIFX_PACKET* ptPacket )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  int i;
  for(i = 0; i < s_aiReceiveQueueDepths[iChannelIdx]; i++)
 800a862:	2300      	movs	r3, #0
 800a864:	60fb      	str	r3, [r7, #12]
 800a866:	e02c      	b.n	800a8c2 <Pkt_QueueConfirmation+0x6a>
  {
    if(s_aaptReceiveQueue[iChannelIdx][i]->fUsed == false)
 800a868:	4a1c      	ldr	r2, [pc, #112]	@ (800a8dc <Pkt_QueueConfirmation+0x84>)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	4413      	add	r3, r2
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	f083 0301 	eor.w	r3, r3, #1
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	2b00      	cmp	r3, #0
 800a882:	d01b      	beq.n	800a8bc <Pkt_QueueConfirmation+0x64>
    {
      s_aaptReceiveQueue[iChannelIdx][i]->fUsed = true;
 800a884:	4a15      	ldr	r2, [pc, #84]	@ (800a8dc <Pkt_QueueConfirmation+0x84>)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	4413      	add	r3, r2
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2201      	movs	r2, #1
 800a896:	701a      	strb	r2, [r3, #0]
      s_aaptReceiveQueue[iChannelIdx][i]->tPacket = *ptPacket;
 800a898:	4a10      	ldr	r2, [pc, #64]	@ (800a8dc <Pkt_QueueConfirmation+0x84>)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	009b      	lsls	r3, r3, #2
 800a8a4:	4413      	add	r3, r2
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	683a      	ldr	r2, [r7, #0]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	4611      	mov	r1, r2
 800a8ae:	f240 623c 	movw	r2, #1596	@ 0x63c
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f011 f83b 	bl	801b92e <memcpy>
      return true;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	e00a      	b.n	800a8d2 <Pkt_QueueConfirmation+0x7a>
  for(i = 0; i < s_aiReceiveQueueDepths[iChannelIdx]; i++)
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	3301      	adds	r3, #1
 800a8c0:	60fb      	str	r3, [r7, #12]
 800a8c2:	4a07      	ldr	r2, [pc, #28]	@ (800a8e0 <Pkt_QueueConfirmation+0x88>)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8ca:	68fa      	ldr	r2, [r7, #12]
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	dbcb      	blt.n	800a868 <Pkt_QueueConfirmation+0x10>
    }
  }

  return false;
 800a8d0:	2300      	movs	r3, #0
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3710      	adds	r7, #16
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	20000570 	.word	0x20000570
 800a8e0:	2000057c 	.word	0x2000057c

0800a8e4 <Pkt_GetPacketFromQueue>:
 *   \return true:  Packet could be queued
 *           false: Packet could not be queued
 */
/**************************************************************************************/
static bool Pkt_GetPacketFromQueue(int iChannelIdx, CIFX_PACKET* ptPacket)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  int i;
  for(i = 0; i < s_aiReceiveQueueDepths[iChannelIdx]; i++)
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	60fb      	str	r3, [r7, #12]
 800a8f2:	e029      	b.n	800a948 <Pkt_GetPacketFromQueue+0x64>
  {
    if(s_aaptReceiveQueue[iChannelIdx][i]->fUsed == true)
 800a8f4:	4a1a      	ldr	r2, [pc, #104]	@ (800a960 <Pkt_GetPacketFromQueue+0x7c>)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	009b      	lsls	r3, r3, #2
 800a900:	4413      	add	r3, r2
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d01b      	beq.n	800a942 <Pkt_GetPacketFromQueue+0x5e>
    {
      *ptPacket = s_aaptReceiveQueue[iChannelIdx][i]->tPacket;
 800a90a:	4a15      	ldr	r2, [pc, #84]	@ (800a960 <Pkt_GetPacketFromQueue+0x7c>)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	4413      	add	r3, r2
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	683a      	ldr	r2, [r7, #0]
 800a91c:	4610      	mov	r0, r2
 800a91e:	3301      	adds	r3, #1
 800a920:	f240 623c 	movw	r2, #1596	@ 0x63c
 800a924:	4619      	mov	r1, r3
 800a926:	f011 f802 	bl	801b92e <memcpy>
      s_aaptReceiveQueue[iChannelIdx][i]->fUsed = false;
 800a92a:	4a0d      	ldr	r2, [pc, #52]	@ (800a960 <Pkt_GetPacketFromQueue+0x7c>)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	4413      	add	r3, r2
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2200      	movs	r2, #0
 800a93c:	701a      	strb	r2, [r3, #0]
      return true;
 800a93e:	2301      	movs	r3, #1
 800a940:	e00a      	b.n	800a958 <Pkt_GetPacketFromQueue+0x74>
  for(i = 0; i < s_aiReceiveQueueDepths[iChannelIdx]; i++)
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	3301      	adds	r3, #1
 800a946:	60fb      	str	r3, [r7, #12]
 800a948:	4a06      	ldr	r2, [pc, #24]	@ (800a964 <Pkt_GetPacketFromQueue+0x80>)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a950:	68fa      	ldr	r2, [r7, #12]
 800a952:	429a      	cmp	r2, r3
 800a954:	dbce      	blt.n	800a8f4 <Pkt_GetPacketFromQueue+0x10>
    }
  }
  return false;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3710      	adds	r7, #16
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	20000570 	.word	0x20000570
 800a964:	2000057c 	.word	0x2000057c

0800a968 <Pkt_TryDequeConfirmation>:
/**************************************************************************************/
static bool Pkt_TryDequeConfirmation( int iChannelIdx,
                                      uint32_t     ulCmd,
                                      uint32_t     ulId,
                                      CIFX_PACKET* ptPacket )
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b086      	sub	sp, #24
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	60f8      	str	r0, [r7, #12]
 800a970:	60b9      	str	r1, [r7, #8]
 800a972:	607a      	str	r2, [r7, #4]
 800a974:	603b      	str	r3, [r7, #0]
  int i;
  for(i = 0; i < s_aiReceiveQueueDepths[iChannelIdx]; i++)
 800a976:	2300      	movs	r3, #0
 800a978:	617b      	str	r3, [r7, #20]
 800a97a:	e043      	b.n	800aa04 <Pkt_TryDequeConfirmation+0x9c>
  {
    if( (s_aaptReceiveQueue[iChannelIdx][i]->fUsed == true)                  &&
 800a97c:	4a27      	ldr	r2, [pc, #156]	@ (800aa1c <Pkt_TryDequeConfirmation+0xb4>)
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4413      	add	r3, r2
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d035      	beq.n	800a9fe <Pkt_TryDequeConfirmation+0x96>
        (s_aaptReceiveQueue[iChannelIdx][i]->tPacket.tHeader.ulCmd == ulCmd) &&
 800a992:	4a22      	ldr	r2, [pc, #136]	@ (800aa1c <Pkt_TryDequeConfirmation+0xb4>)
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	009b      	lsls	r3, r3, #2
 800a99e:	4413      	add	r3, r2
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f8d3 301d 	ldr.w	r3, [r3, #29]
    if( (s_aaptReceiveQueue[iChannelIdx][i]->fUsed == true)                  &&
 800a9a6:	68ba      	ldr	r2, [r7, #8]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d128      	bne.n	800a9fe <Pkt_TryDequeConfirmation+0x96>
        (s_aaptReceiveQueue[iChannelIdx][i]->tPacket.tHeader.ulId == ulId)
 800a9ac:	4a1b      	ldr	r2, [pc, #108]	@ (800aa1c <Pkt_TryDequeConfirmation+0xb4>)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4413      	add	r3, r2
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f8d3 3015 	ldr.w	r3, [r3, #21]
        (s_aaptReceiveQueue[iChannelIdx][i]->tPacket.tHeader.ulCmd == ulCmd) &&
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d11b      	bne.n	800a9fe <Pkt_TryDequeConfirmation+0x96>
       )
    {
      *ptPacket = s_aaptReceiveQueue[iChannelIdx][i]->tPacket;
 800a9c6:	4a15      	ldr	r2, [pc, #84]	@ (800aa1c <Pkt_TryDequeConfirmation+0xb4>)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	4413      	add	r3, r2
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	683a      	ldr	r2, [r7, #0]
 800a9d8:	4610      	mov	r0, r2
 800a9da:	3301      	adds	r3, #1
 800a9dc:	f240 623c 	movw	r2, #1596	@ 0x63c
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	f010 ffa4 	bl	801b92e <memcpy>
      s_aaptReceiveQueue[iChannelIdx][i]->fUsed = false;
 800a9e6:	4a0d      	ldr	r2, [pc, #52]	@ (800aa1c <Pkt_TryDequeConfirmation+0xb4>)
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	4413      	add	r3, r2
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	701a      	strb	r2, [r3, #0]
      return true;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	e00a      	b.n	800aa14 <Pkt_TryDequeConfirmation+0xac>
  for(i = 0; i < s_aiReceiveQueueDepths[iChannelIdx]; i++)
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	3301      	adds	r3, #1
 800aa02:	617b      	str	r3, [r7, #20]
 800aa04:	4a06      	ldr	r2, [pc, #24]	@ (800aa20 <Pkt_TryDequeConfirmation+0xb8>)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa0c:	697a      	ldr	r2, [r7, #20]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	dbb4      	blt.n	800a97c <Pkt_TryDequeConfirmation+0x14>
    }
  }
  return false;
 800aa12:	2300      	movs	r3, #0
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3718      	adds	r7, #24
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}
 800aa1c:	20000570 	.word	0x20000570
 800aa20:	2000057c 	.word	0x2000057c

0800aa24 <Pkt_DispatchIndication>:
 */
/**************************************************************************************/

static bool
Pkt_DispatchIndication( int iChannelIdx, CIFX_PACKET* ptPacket )
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b082      	sub	sp, #8
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  /* Dispatch this indication */
  if(s_atIndicationHandler[iChannelIdx].fnHandler)
 800aa2e:	4a0c      	ldr	r2, [pc, #48]	@ (800aa60 <Pkt_DispatchIndication+0x3c>)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d00d      	beq.n	800aa56 <Pkt_DispatchIndication+0x32>
  {
    return s_atIndicationHandler[iChannelIdx].fnHandler(ptPacket, s_atIndicationHandler[iChannelIdx].pvUserData);
 800aa3a:	4a09      	ldr	r2, [pc, #36]	@ (800aa60 <Pkt_DispatchIndication+0x3c>)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800aa42:	4907      	ldr	r1, [pc, #28]	@ (800aa60 <Pkt_DispatchIndication+0x3c>)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	00db      	lsls	r3, r3, #3
 800aa48:	440b      	add	r3, r1
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	6838      	ldr	r0, [r7, #0]
 800aa50:	4790      	blx	r2
 800aa52:	4603      	mov	r3, r0
 800aa54:	e000      	b.n	800aa58 <Pkt_DispatchIndication+0x34>
  }
  else
  {
    return false;
 800aa56:	2300      	movs	r3, #0
  }
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	3708      	adds	r7, #8
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}
 800aa60:	20000558 	.word	0x20000558

0800aa64 <Pkt_CheckReceiveMailbox>:

uint32_t
Pkt_CheckReceiveMailbox( APP_DATA_T *ptAppData,
                         int iChannelIdx,
                         CIFX_PACKET* ptPacket )
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b086      	sub	sp, #24
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	607a      	str	r2, [r7, #4]
  uint32_t ulRet = CIFX_NO_ERROR;
 800aa70:	2300      	movs	r3, #0
 800aa72:	617b      	str	r3, [r7, #20]

  /* First, let's see if there are some unprocessed confirmations in our queue. */
  if( false == Pkt_GetPacketFromQueue(iChannelIdx, ptPacket))
 800aa74:	6879      	ldr	r1, [r7, #4]
 800aa76:	68b8      	ldr	r0, [r7, #8]
 800aa78:	f7ff ff34 	bl	800a8e4 <Pkt_GetPacketFromQueue>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	f083 0301 	eor.w	r3, r3, #1
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d006      	beq.n	800aa96 <Pkt_CheckReceiveMailbox+0x32>
  {
    /* No packets in the confirmation queue --> check the receive mailbox. */
    ulRet = Pkt_ReceivePacket(ptAppData, iChannelIdx, ptPacket, RX_TIMEOUT);
 800aa88:	230a      	movs	r3, #10
 800aa8a:	687a      	ldr	r2, [r7, #4]
 800aa8c:	68b9      	ldr	r1, [r7, #8]
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f7ff fe96 	bl	800a7c0 <Pkt_ReceivePacket>
 800aa94:	6178      	str	r0, [r7, #20]
    {
      PRINTF("[DEBUG] Pkt_ReceivePacket failed: 0x%08X" NEWLINE, (unsigned int)ulRet);
    }
  }

  if( CIFX_NO_ERROR == ulRet)
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d12e      	bne.n	800aafa <Pkt_CheckReceiveMailbox+0x96>
#endif

    /* ⭐ Debug: Before dispatch */
    PRINTF("[DEBUG] Before Pkt_DispatchIndication" NEWLINE);

    if(!Pkt_DispatchIndication(iChannelIdx, ptPacket))
 800aa9c:	6879      	ldr	r1, [r7, #4]
 800aa9e:	68b8      	ldr	r0, [r7, #8]
 800aaa0:	f7ff ffc0 	bl	800aa24 <Pkt_DispatchIndication>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	f083 0301 	eor.w	r3, r3, #1
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d024      	beq.n	800aafa <Pkt_CheckReceiveMailbox+0x96>
    {
      /* ⭐ Debug: Dispatch failed - no handler registered */
      PRINTF("[WARN] Pkt_DispatchIndication failed - no handler!" NEWLINE);

      /* Indication was not handled, so we send the response on our own. */
      ptPacket->tHeader.ulCmd |= 0x01; /* Make it a response */
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	69db      	ldr	r3, [r3, #28]
 800aab4:	f043 0201 	orr.w	r2, r3, #1
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	61da      	str	r2, [r3, #28]
      ptPacket->tHeader.ulLen = 0;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	741a      	strb	r2, [r3, #16]
 800aac2:	2200      	movs	r2, #0
 800aac4:	745a      	strb	r2, [r3, #17]
 800aac6:	2200      	movs	r2, #0
 800aac8:	749a      	strb	r2, [r3, #18]
 800aaca:	2200      	movs	r2, #0
 800aacc:	74da      	strb	r2, [r3, #19]
      ptPacket->tHeader.ulState = CIFX_INVALID_COMMAND;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f042 0206 	orr.w	r2, r2, #6
 800aad6:	761a      	strb	r2, [r3, #24]
 800aad8:	2200      	movs	r2, #0
 800aada:	765a      	strb	r2, [r3, #25]
 800aadc:	2200      	movs	r2, #0
 800aade:	f042 020a 	orr.w	r2, r2, #10
 800aae2:	769a      	strb	r2, [r3, #26]
 800aae4:	2200      	movs	r2, #0
 800aae6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aaea:	76da      	strb	r2, [r3, #27]

      Pkt_SendPacket(ptAppData, iChannelIdx, ptPacket, TX_TIMEOUT);
 800aaec:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800aaf0:	687a      	ldr	r2, [r7, #4]
 800aaf2:	68b9      	ldr	r1, [r7, #8]
 800aaf4:	68f8      	ldr	r0, [r7, #12]
 800aaf6:	f7ff fe31 	bl	800a75c <Pkt_SendPacket>
      /* ⭐ Debug: Dispatch succeeded */
      PRINTF("[DEBUG] Pkt_DispatchIndication succeeded" NEWLINE);
    }
  }

  return ulRet;
 800aafa:	697b      	ldr	r3, [r7, #20]
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3718      	adds	r7, #24
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}

0800ab04 <Pkt_SendReceivePacket>:
uint32_t
Pkt_SendReceivePacket( APP_DATA_T  *ptAppData,
                       int          iChannelIdx,
                       CIFX_PACKET* ptPacket,
                       uint32_t     ulTimeout )
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b088      	sub	sp, #32
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	60b9      	str	r1, [r7, #8]
 800ab0e:	607a      	str	r2, [r7, #4]
 800ab10:	603b      	str	r3, [r7, #0]
  uint32_t ulRet = CIFX_NO_ERROR;
 800ab12:	2300      	movs	r3, #0
 800ab14:	61fb      	str	r3, [r7, #28]
  uint32_t ulCmd = ptPacket->tHeader.ulCmd;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	69db      	ldr	r3, [r3, #28]
 800ab1a:	61bb      	str	r3, [r7, #24]
  uint32_t ulPacketId;

  if(!(ptPacket->tHeader.ulExt & (HIL_PACKET_SEQ_MIDDLE | HIL_PACKET_SEQ_LAST)))
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6a1b      	ldr	r3, [r3, #32]
 800ab20:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d104      	bne.n	800ab32 <Pkt_SendReceivePacket+0x2e>
  {
    s_ulNextPacketId++;
 800ab28:	4b43      	ldr	r3, [pc, #268]	@ (800ac38 <Pkt_SendReceivePacket+0x134>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	4a42      	ldr	r2, [pc, #264]	@ (800ac38 <Pkt_SendReceivePacket+0x134>)
 800ab30:	6013      	str	r3, [r2, #0]
  }

  ulPacketId             = s_ulNextPacketId;
 800ab32:	4b41      	ldr	r3, [pc, #260]	@ (800ac38 <Pkt_SendReceivePacket+0x134>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	617b      	str	r3, [r7, #20]
  ptPacket->tHeader.ulId = ulPacketId;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	697a      	ldr	r2, [r7, #20]
 800ab3c:	615a      	str	r2, [r3, #20]

  /* issue the request */
  ulRet = Pkt_SendPacket(ptAppData, iChannelIdx, ptPacket, ulTimeout);
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	687a      	ldr	r2, [r7, #4]
 800ab42:	68b9      	ldr	r1, [r7, #8]
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f7ff fe09 	bl	800a75c <Pkt_SendPacket>
 800ab4a:	61f8      	str	r0, [r7, #28]

  if( CIFX_NO_ERROR != ulRet)
 800ab4c:	69fb      	ldr	r3, [r7, #28]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d16d      	bne.n	800ac2e <Pkt_SendReceivePacket+0x12a>
#endif

    /* Now, let's wait for the confirmation. All indications coming up in the meantime will be dispatched. */
    while(1)
    {
      ulRet = Pkt_ReceivePacket(ptAppData, iChannelIdx , ptPacket, ulTimeout);
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	68b9      	ldr	r1, [r7, #8]
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f7ff fe31 	bl	800a7c0 <Pkt_ReceivePacket>
 800ab5e:	61f8      	str	r0, [r7, #28]

      if(CIFX_NO_ERROR == ulRet)
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d15d      	bne.n	800ac22 <Pkt_SendReceivePacket+0x11e>
      {
        if((ptPacket->tHeader.ulCmd == (ulCmd | 0x1)) && (ptPacket->tHeader.ulId == ulPacketId))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	69da      	ldr	r2, [r3, #28]
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	f043 0301 	orr.w	r3, r3, #1
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d104      	bne.n	800ab7e <Pkt_SendReceivePacket+0x7a>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	695b      	ldr	r3, [r3, #20]
 800ab78:	697a      	ldr	r2, [r7, #20]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d057      	beq.n	800ac2e <Pkt_SendReceivePacket+0x12a>
        {
          /* This is the confirmation we were waiting for. */
          break;
        }
        else if(ptPacket->tHeader.ulCmd & 0x1)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	69db      	ldr	r3, [r3, #28]
 800ab82:	f003 0301 	and.w	r3, r3, #1
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d010      	beq.n	800abac <Pkt_SendReceivePacket+0xa8>
        {
          /* This is a confirmation for another command we have issued, so put it into the receive queue for now. */
#if !defined( DEMO_QUIET ) && !defined( DEMO_DONT_USE_COMMAND_LOOKUP )
          PRINTF("Warning: Unexpected confirmation packet queued! Are you recursively issuing commands in your indication handler!?!" NEWLINE);
#endif
          if (!Pkt_QueueConfirmation(iChannelIdx, ptPacket))
 800ab8a:	6879      	ldr	r1, [r7, #4]
 800ab8c:	68b8      	ldr	r0, [r7, #8]
 800ab8e:	f7ff fe63 	bl	800a858 <Pkt_QueueConfirmation>
 800ab92:	4603      	mov	r3, r0
 800ab94:	f083 0301 	eor.w	r3, r3, #1
 800ab98:	b2db      	uxtb	r3, r3
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d0d9      	beq.n	800ab52 <Pkt_SendReceivePacket+0x4e>
          {
            assert(0);
 800ab9e:	4b27      	ldr	r3, [pc, #156]	@ (800ac3c <Pkt_SendReceivePacket+0x138>)
 800aba0:	4a27      	ldr	r2, [pc, #156]	@ (800ac40 <Pkt_SendReceivePacket+0x13c>)
 800aba2:	f240 2117 	movw	r1, #535	@ 0x217
 800aba6:	4827      	ldr	r0, [pc, #156]	@ (800ac44 <Pkt_SendReceivePacket+0x140>)
 800aba8:	f00f fe0a 	bl	801a7c0 <__assert_func>
            }
          }
        }
        else
        {
          if(!Pkt_DispatchIndication(iChannelIdx, ptPacket))
 800abac:	6879      	ldr	r1, [r7, #4]
 800abae:	68b8      	ldr	r0, [r7, #8]
 800abb0:	f7ff ff38 	bl	800aa24 <Pkt_DispatchIndication>
 800abb4:	4603      	mov	r3, r0
 800abb6:	f083 0301 	eor.w	r3, r3, #1
 800abba:	b2db      	uxtb	r3, r3
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d024      	beq.n	800ac0a <Pkt_SendReceivePacket+0x106>
          {
            /* Indication was not handled, so we send the response on our own. */
            ptPacket->tHeader.ulCmd |= 0x01; /* Make it a response */
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	69db      	ldr	r3, [r3, #28]
 800abc4:	f043 0201 	orr.w	r2, r3, #1
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	61da      	str	r2, [r3, #28]
            ptPacket->tHeader.ulLen = 0;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	741a      	strb	r2, [r3, #16]
 800abd2:	2200      	movs	r2, #0
 800abd4:	745a      	strb	r2, [r3, #17]
 800abd6:	2200      	movs	r2, #0
 800abd8:	749a      	strb	r2, [r3, #18]
 800abda:	2200      	movs	r2, #0
 800abdc:	74da      	strb	r2, [r3, #19]
            ptPacket->tHeader.ulState = CIFX_INVALID_COMMAND;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2200      	movs	r2, #0
 800abe2:	f042 0206 	orr.w	r2, r2, #6
 800abe6:	761a      	strb	r2, [r3, #24]
 800abe8:	2200      	movs	r2, #0
 800abea:	765a      	strb	r2, [r3, #25]
 800abec:	2200      	movs	r2, #0
 800abee:	f042 020a 	orr.w	r2, r2, #10
 800abf2:	769a      	strb	r2, [r3, #26]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800abfa:	76da      	strb	r2, [r3, #27]

            Pkt_SendPacket(ptAppData, iChannelIdx, ptPacket, TX_TIMEOUT);
 800abfc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	68b9      	ldr	r1, [r7, #8]
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f7ff fda9 	bl	800a75c <Pkt_SendPacket>
          }

          if(Pkt_TryDequeConfirmation(iChannelIdx, (ulCmd | 0x1), ulPacketId, ptPacket))
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	f043 0101 	orr.w	r1, r3, #1
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	697a      	ldr	r2, [r7, #20]
 800ac14:	68b8      	ldr	r0, [r7, #8]
 800ac16:	f7ff fea7 	bl	800a968 <Pkt_TryDequeConfirmation>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d098      	beq.n	800ab52 <Pkt_SendReceivePacket+0x4e>
          {
            /* The confirmation we are waiting for was queued up during indication handling, we're fine. */
#if !defined( DEMO_QUIET ) && !defined( DEMO_DONT_USE_COMMAND_LOOKUP )
            PRINTF("A queued-up confirmation packet was processed!" NEWLINE NEWLINE);
#endif
            break;
 800ac20:	e005      	b.n	800ac2e <Pkt_SendReceivePacket+0x12a>
          }
        }
      }
      else if( CIFX_DEV_GET_NO_PACKET == ulRet)
 800ac22:	69fb      	ldr	r3, [r7, #28]
 800ac24:	4a08      	ldr	r2, [pc, #32]	@ (800ac48 <Pkt_SendReceivePacket+0x144>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d000      	beq.n	800ac2c <Pkt_SendReceivePacket+0x128>
      ulRet = Pkt_ReceivePacket(ptAppData, iChannelIdx , ptPacket, ulTimeout);
 800ac2a:	e792      	b.n	800ab52 <Pkt_SendReceivePacket+0x4e>
      {
        /* No packet within the given timeout received. */
        break;
 800ac2c:	bf00      	nop
    {
      PRINTF("[!!] SEND/RECV of packet failed with Status: 0x%08x" NEWLINE NEWLINE, (unsigned int) ulRet);
    }
  }

  return ulRet;
 800ac2e:	69fb      	ldr	r3, [r7, #28]
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3720      	adds	r7, #32
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}
 800ac38:	20000010 	.word	0x20000010
 800ac3c:	0801eaf0 	.word	0x0801eaf0
 800ac40:	08022fa0 	.word	0x08022fa0
 800ac44:	0801eaf4 	.word	0x0801eaf4
 800ac48:	800c0019 	.word	0x800c0019

0800ac4c <App_SysPkt_AssembleRegisterAppReq>:
 *
 * \param ptPkt   [out] Packet resource used for assembling.
 */
/*****************************************************************************/
void App_SysPkt_AssembleRegisterAppReq( CIFX_PACKET* ptPkt )
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b082      	sub	sp, #8
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  memset( &ptPkt->tHeader, 0, sizeof(ptPkt->tHeader));
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2228      	movs	r2, #40	@ 0x28
 800ac58:	2100      	movs	r1, #0
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f010 fda4 	bl	801b7a8 <memset>

  ptPkt->tHeader.ulDest = HIL_PACKET_DEST_DEFAULT_CHANNEL;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2200      	movs	r2, #0
 800ac64:	f042 0220 	orr.w	r2, r2, #32
 800ac68:	701a      	strb	r2, [r3, #0]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	705a      	strb	r2, [r3, #1]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	709a      	strb	r2, [r3, #2]
 800ac72:	2200      	movs	r2, #0
 800ac74:	70da      	strb	r2, [r3, #3]
  ptPkt->tHeader.ulCmd  = HIL_REGISTER_APP_REQ;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	f042 0210 	orr.w	r2, r2, #16
 800ac7e:	771a      	strb	r2, [r3, #28]
 800ac80:	2200      	movs	r2, #0
 800ac82:	f042 022f 	orr.w	r2, r2, #47	@ 0x2f
 800ac86:	775a      	strb	r2, [r3, #29]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	779a      	strb	r2, [r3, #30]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	77da      	strb	r2, [r3, #31]
  ptPkt->tHeader.ulLen  = 0;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2200      	movs	r2, #0
 800ac94:	741a      	strb	r2, [r3, #16]
 800ac96:	2200      	movs	r2, #0
 800ac98:	745a      	strb	r2, [r3, #17]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	749a      	strb	r2, [r3, #18]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	74da      	strb	r2, [r3, #19]
}
 800aca2:	bf00      	nop
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <App_SysPkt_AssembleChannelInitReq>:
 *
 * \param ptPkt  [out] Packet resource used for assembling.
 */
/*****************************************************************************/
void App_SysPkt_AssembleChannelInitReq( CIFX_PACKET* ptPkt )
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b082      	sub	sp, #8
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
  memset( &ptPkt->tHeader, 0, sizeof(ptPkt->tHeader) );
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2228      	movs	r2, #40	@ 0x28
 800acb6:	2100      	movs	r1, #0
 800acb8:	4618      	mov	r0, r3
 800acba:	f010 fd75 	bl	801b7a8 <memset>

  ptPkt->tHeader.ulDest = HIL_PACKET_DEST_DEFAULT_CHANNEL;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2200      	movs	r2, #0
 800acc2:	f042 0220 	orr.w	r2, r2, #32
 800acc6:	701a      	strb	r2, [r3, #0]
 800acc8:	2200      	movs	r2, #0
 800acca:	705a      	strb	r2, [r3, #1]
 800accc:	2200      	movs	r2, #0
 800acce:	709a      	strb	r2, [r3, #2]
 800acd0:	2200      	movs	r2, #0
 800acd2:	70da      	strb	r2, [r3, #3]
  ptPkt->tHeader.ulCmd  = HIL_CHANNEL_INIT_REQ;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800acdc:	771a      	strb	r2, [r3, #28]
 800acde:	2200      	movs	r2, #0
 800ace0:	f042 022f 	orr.w	r2, r2, #47	@ 0x2f
 800ace4:	775a      	strb	r2, [r3, #29]
 800ace6:	2200      	movs	r2, #0
 800ace8:	779a      	strb	r2, [r3, #30]
 800acea:	2200      	movs	r2, #0
 800acec:	77da      	strb	r2, [r3, #31]
  ptPkt->tHeader.ulLen  = 0;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2200      	movs	r2, #0
 800acf2:	741a      	strb	r2, [r3, #16]
 800acf4:	2200      	movs	r2, #0
 800acf6:	745a      	strb	r2, [r3, #17]
 800acf8:	2200      	movs	r2, #0
 800acfa:	749a      	strb	r2, [r3, #18]
 800acfc:	2200      	movs	r2, #0
 800acfe:	74da      	strb	r2, [r3, #19]
}
 800ad00:	bf00      	nop
 800ad02:	3708      	adds	r7, #8
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <App_SysPkt_AssembleStartStopCommReq>:
 *                        false: stop communication  (BUS_OFF)
 */
/*****************************************************************************/
void App_SysPkt_AssembleStartStopCommReq( CIFX_PACKET* ptPkt,
                                          bool         fStart )
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	460b      	mov	r3, r1
 800ad12:	70fb      	strb	r3, [r7, #3]
  HIL_START_STOP_COMM_REQ_T* ptReq = (HIL_START_STOP_COMM_REQ_T*)ptPkt;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	60fb      	str	r3, [r7, #12]

  memset( ptReq, 0, sizeof(*ptReq) );
 800ad18:	222c      	movs	r2, #44	@ 0x2c
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	68f8      	ldr	r0, [r7, #12]
 800ad1e:	f010 fd43 	bl	801b7a8 <memset>

  ptReq->tHead.ulDest = HIL_PACKET_DEST_DEFAULT_CHANNEL;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f042 0220 	orr.w	r2, r2, #32
 800ad2a:	701a      	strb	r2, [r3, #0]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	705a      	strb	r2, [r3, #1]
 800ad30:	2200      	movs	r2, #0
 800ad32:	709a      	strb	r2, [r3, #2]
 800ad34:	2200      	movs	r2, #0
 800ad36:	70da      	strb	r2, [r3, #3]
  ptReq->tHead.ulCmd  = HIL_START_STOP_COMM_REQ;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 800ad40:	771a      	strb	r2, [r3, #28]
 800ad42:	2200      	movs	r2, #0
 800ad44:	f042 022f 	orr.w	r2, r2, #47	@ 0x2f
 800ad48:	775a      	strb	r2, [r3, #29]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	779a      	strb	r2, [r3, #30]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	77da      	strb	r2, [r3, #31]
  ptReq->tHead.ulLen  = sizeof(ptReq->tData);
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2200      	movs	r2, #0
 800ad56:	f042 0204 	orr.w	r2, r2, #4
 800ad5a:	741a      	strb	r2, [r3, #16]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	745a      	strb	r2, [r3, #17]
 800ad60:	2200      	movs	r2, #0
 800ad62:	749a      	strb	r2, [r3, #18]
 800ad64:	2200      	movs	r2, #0
 800ad66:	74da      	strb	r2, [r3, #19]

  ptReq->tData.ulParam = fStart ? HIL_START_STOP_COMM_PARAM_START : HIL_START_STOP_COMM_PARAM_STOP;
 800ad68:	78fb      	ldrb	r3, [r7, #3]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d001      	beq.n	800ad72 <App_SysPkt_AssembleStartStopCommReq+0x6a>
 800ad6e:	2201      	movs	r2, #1
 800ad70:	e000      	b.n	800ad74 <App_SysPkt_AssembleStartStopCommReq+0x6c>
 800ad72:	2202      	movs	r2, #2
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ad78:	bf00      	nop
 800ad7a:	3710      	adds	r7, #16
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <VAT_Diagnostic_Init>:

/******************************************************************************
 * INITIALIZATION
 ******************************************************************************/
void VAT_Diagnostic_Init(void)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	af00      	add	r7, sp, #0
    memset(&g_tVatDiagnostics, 0, sizeof(VAT_DIAGNOSTIC_DATA_T));
 800ad84:	2234      	movs	r2, #52	@ 0x34
 800ad86:	2100      	movs	r1, #0
 800ad88:	4810      	ldr	r0, [pc, #64]	@ (800adcc <VAT_Diagnostic_Init+0x4c>)
 800ad8a:	f010 fd0d 	bl	801b7a8 <memset>

    /* Initialize min/max values */
    g_tVatDiagnostics.sPressureMin = INT16_MAX;
 800ad8e:	4b0f      	ldr	r3, [pc, #60]	@ (800adcc <VAT_Diagnostic_Init+0x4c>)
 800ad90:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800ad94:	821a      	strh	r2, [r3, #16]
    g_tVatDiagnostics.sPressureMax = INT16_MIN;
 800ad96:	4b0d      	ldr	r3, [pc, #52]	@ (800adcc <VAT_Diagnostic_Init+0x4c>)
 800ad98:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800ad9c:	825a      	strh	r2, [r3, #18]
    g_tVatDiagnostics.sPositionMin = INT16_MAX;
 800ad9e:	4b0b      	ldr	r3, [pc, #44]	@ (800adcc <VAT_Diagnostic_Init+0x4c>)
 800ada0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800ada4:	83da      	strh	r2, [r3, #30]
    g_tVatDiagnostics.sPositionMax = INT16_MIN;
 800ada6:	4b09      	ldr	r3, [pc, #36]	@ (800adcc <VAT_Diagnostic_Init+0x4c>)
 800ada8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800adac:	841a      	strh	r2, [r3, #32]

    /* Firmware version: 1.0.0.0 */
    g_tVatDiagnostics.ulFirmwareVersion = 0x01000000;
 800adae:	4b07      	ldr	r3, [pc, #28]	@ (800adcc <VAT_Diagnostic_Init+0x4c>)
 800adb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800adb4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Record start time */
    s_ulStartTick = HAL_GetTick();
 800adb6:	f7f7 ff79 	bl	8002cac <HAL_GetTick>
 800adba:	4603      	mov	r3, r0
 800adbc:	4a04      	ldr	r2, [pc, #16]	@ (800add0 <VAT_Diagnostic_Init+0x50>)
 800adbe:	6013      	str	r3, [r2, #0]

    printf("[VAT Diag] Initialized (FW v1.0.0.0)\r\n");
 800adc0:	4804      	ldr	r0, [pc, #16]	@ (800add4 <VAT_Diagnostic_Init+0x54>)
 800adc2:	f010 fbc7 	bl	801b554 <puts>
}
 800adc6:	bf00      	nop
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	20000614 	.word	0x20000614
 800add0:	20000648 	.word	0x20000648
 800add4:	0801eb28 	.word	0x0801eb28

0800add8 <VAT_Diagnostic_Reset>:

/******************************************************************************
 * RESET
 ******************************************************************************/
void VAT_Diagnostic_Reset(void)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
    /* Save firmware version */
    uint32_t ulFwVer = g_tVatDiagnostics.ulFirmwareVersion;
 800adde:	4b07      	ldr	r3, [pc, #28]	@ (800adfc <VAT_Diagnostic_Reset+0x24>)
 800ade0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ade2:	607b      	str	r3, [r7, #4]

    /* Reinitialize */
    VAT_Diagnostic_Init();
 800ade4:	f7ff ffcc 	bl	800ad80 <VAT_Diagnostic_Init>

    /* Restore firmware version */
    g_tVatDiagnostics.ulFirmwareVersion = ulFwVer;
 800ade8:	4a04      	ldr	r2, [pc, #16]	@ (800adfc <VAT_Diagnostic_Reset+0x24>)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6313      	str	r3, [r2, #48]	@ 0x30

    printf("[VAT Diag] Statistics reset\r\n");
 800adee:	4804      	ldr	r0, [pc, #16]	@ (800ae00 <VAT_Diagnostic_Reset+0x28>)
 800adf0:	f010 fbb0 	bl	801b554 <puts>
}
 800adf4:	bf00      	nop
 800adf6:	3708      	adds	r7, #8
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}
 800adfc:	20000614 	.word	0x20000614
 800ae00:	0801eb88 	.word	0x0801eb88

0800ae04 <VAT_CRC32_Calculate>:
    0xBDBDF21C, 0xCABAC28A, 0x53B39330, 0x24B4A3A6, 0xBAD03605, 0xCDD70693, 0x54DE5729, 0x23D967BF,
    0xB3667A2E, 0xC4614AB8, 0x5D681B02, 0x2A6F2B94, 0xB40BBE37, 0xC30C8EA1, 0x5A05DF1B, 0x2D02EF8D
};

uint32_t VAT_CRC32_Calculate(const uint8_t* pData, uint32_t size)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b085      	sub	sp, #20
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 800ae0e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae12:	60fb      	str	r3, [r7, #12]

    for (uint32_t i = 0; i < size; i++) {
 800ae14:	2300      	movs	r3, #0
 800ae16:	60bb      	str	r3, [r7, #8]
 800ae18:	e011      	b.n	800ae3e <VAT_CRC32_Calculate+0x3a>
        crc = (crc >> 8) ^ crc32_table[(crc ^ pData[i]) & 0xFF];
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	0a1a      	lsrs	r2, r3, #8
 800ae1e:	6879      	ldr	r1, [r7, #4]
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	440b      	add	r3, r1
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	4619      	mov	r1, r3
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	404b      	eors	r3, r1
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	490a      	ldr	r1, [pc, #40]	@ (800ae58 <VAT_CRC32_Calculate+0x54>)
 800ae30:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800ae34:	4053      	eors	r3, r2
 800ae36:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < size; i++) {
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	60bb      	str	r3, [r7, #8]
 800ae3e:	68ba      	ldr	r2, [r7, #8]
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	429a      	cmp	r2, r3
 800ae44:	d3e9      	bcc.n	800ae1a <VAT_CRC32_Calculate+0x16>
    }

    return ~crc;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	43db      	mvns	r3, r3
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3714      	adds	r7, #20
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	08022fb8 	.word	0x08022fb8

0800ae5c <VAT_Flash_EraseSector>:
/******************************************************************************
 * FLASH OPERATIONS
 ******************************************************************************/

int32_t VAT_Flash_EraseSector(uint8_t sector)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b08a      	sub	sp, #40	@ 0x28
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	4603      	mov	r3, r0
 800ae64:	71fb      	strb	r3, [r7, #7]
    HAL_FLASH_Unlock();
 800ae66:	f7f8 f949 	bl	80030fc <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800ae72:	2302      	movs	r3, #2
 800ae74:	623b      	str	r3, [r7, #32]
    EraseInitStruct.Sector = sector;
 800ae76:	79fb      	ldrb	r3, [r7, #7]
 800ae78:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	61fb      	str	r3, [r7, #28]

    HAL_StatusTypeDef status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800ae7e:	f107 020c 	add.w	r2, r7, #12
 800ae82:	f107 0310 	add.w	r3, r7, #16
 800ae86:	4611      	mov	r1, r2
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f7f8 faa9 	bl	80033e0 <HAL_FLASHEx_Erase>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    HAL_FLASH_Lock();
 800ae94:	f7f8 f954 	bl	8003140 <HAL_FLASH_Lock>

    return (status == HAL_OK) ? 0 : -1;
 800ae98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d101      	bne.n	800aea4 <VAT_Flash_EraseSector+0x48>
 800aea0:	2300      	movs	r3, #0
 800aea2:	e001      	b.n	800aea8 <VAT_Flash_EraseSector+0x4c>
 800aea4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3728      	adds	r7, #40	@ 0x28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <VAT_Flash_Write>:

int32_t VAT_Flash_Write(uint32_t address, const uint8_t* pData, uint32_t size)
{
 800aeb0:	b5b0      	push	{r4, r5, r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
    HAL_FLASH_Unlock();
 800aebc:	f7f8 f91e 	bl	80030fc <HAL_FLASH_Unlock>

    HAL_StatusTypeDef status = HAL_OK;
 800aec0:	2300      	movs	r3, #0
 800aec2:	75fb      	strb	r3, [r7, #23]

    for (uint32_t i = 0; i < size; i++) {
 800aec4:	2300      	movs	r3, #0
 800aec6:	613b      	str	r3, [r7, #16]
 800aec8:	e017      	b.n	800aefa <VAT_Flash_Write+0x4a>
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address + i, pData[i]);
 800aeca:	68fa      	ldr	r2, [r7, #12]
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	18d1      	adds	r1, r2, r3
 800aed0:	68ba      	ldr	r2, [r7, #8]
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	4413      	add	r3, r2
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	2200      	movs	r2, #0
 800aedc:	461c      	mov	r4, r3
 800aede:	4615      	mov	r5, r2
 800aee0:	4622      	mov	r2, r4
 800aee2:	462b      	mov	r3, r5
 800aee4:	2000      	movs	r0, #0
 800aee6:	f7f8 f8b7 	bl	8003058 <HAL_FLASH_Program>
 800aeea:	4603      	mov	r3, r0
 800aeec:	75fb      	strb	r3, [r7, #23]
        if (status != HAL_OK) {
 800aeee:	7dfb      	ldrb	r3, [r7, #23]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d107      	bne.n	800af04 <VAT_Flash_Write+0x54>
    for (uint32_t i = 0; i < size; i++) {
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	3301      	adds	r3, #1
 800aef8:	613b      	str	r3, [r7, #16]
 800aefa:	693a      	ldr	r2, [r7, #16]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	429a      	cmp	r2, r3
 800af00:	d3e3      	bcc.n	800aeca <VAT_Flash_Write+0x1a>
 800af02:	e000      	b.n	800af06 <VAT_Flash_Write+0x56>
            break;
 800af04:	bf00      	nop
        }
    }

    HAL_FLASH_Lock();
 800af06:	f7f8 f91b 	bl	8003140 <HAL_FLASH_Lock>

    return (status == HAL_OK) ? 0 : -1;
 800af0a:	7dfb      	ldrb	r3, [r7, #23]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d101      	bne.n	800af14 <VAT_Flash_Write+0x64>
 800af10:	2300      	movs	r3, #0
 800af12:	e001      	b.n	800af18 <VAT_Flash_Write+0x68>
 800af14:	f04f 33ff 	mov.w	r3, #4294967295
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3718      	adds	r7, #24
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bdb0      	pop	{r4, r5, r7, pc}

0800af20 <VAT_Flash_Read>:

int32_t VAT_Flash_Read(uint32_t address, uint8_t* pData, uint32_t size)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	60f8      	str	r0, [r7, #12]
 800af28:	60b9      	str	r1, [r7, #8]
 800af2a:	607a      	str	r2, [r7, #4]
    memcpy(pData, (const void*)address, size);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	4619      	mov	r1, r3
 800af32:	68b8      	ldr	r0, [r7, #8]
 800af34:	f010 fcfb 	bl	801b92e <memcpy>
    return 0;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
	...

0800af44 <VAT_Param_SaveToFlash>:
/******************************************************************************
 * PARAMETER STORAGE OPERATIONS
 ******************************************************************************/

int32_t VAT_Param_SaveToFlash(VAT_PARAM_MANAGER_T* ptManager)
{
 800af44:	b590      	push	{r4, r7, lr}
 800af46:	f6ad 6d6c 	subw	sp, sp, #3692	@ 0xe6c
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800af50:	f6a3 6364 	subw	r3, r3, #3684	@ 0xe64
 800af54:	6018      	str	r0, [r3, #0]
    VAT_PARAM_STORAGE_T storage;

    /* Fill storage structure */
    storage.magic_number = VAT_FLASH_MAGIC;
 800af56:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800af5a:	f6a3 635c 	subw	r3, r3, #3676	@ 0xe5c
 800af5e:	4a3e      	ldr	r2, [pc, #248]	@ (800b058 <VAT_Param_SaveToFlash+0x114>)
 800af60:	601a      	str	r2, [r3, #0]
    storage.version = VAT_FLASH_VERSION;
 800af62:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800af66:	f6a3 635c 	subw	r3, r3, #3676	@ 0xe5c
 800af6a:	2201      	movs	r2, #1
 800af6c:	605a      	str	r2, [r3, #4]
    storage.timestamp = HAL_GetTick();
 800af6e:	f7f7 fe9d 	bl	8002cac <HAL_GetTick>
 800af72:	4602      	mov	r2, r0
 800af74:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800af78:	f6a3 635c 	subw	r3, r3, #3676	@ 0xe5c
 800af7c:	60da      	str	r2, [r3, #12]

    /* Copy parameter data */
    for (uint8_t i = 0; i < 99; i++) {
 800af7e:	2300      	movs	r3, #0
 800af80:	f887 3e67 	strb.w	r3, [r7, #3687]	@ 0xe67
 800af84:	e01d      	b.n	800afc2 <VAT_Param_SaveToFlash+0x7e>
        memcpy(storage.param_data[i], ptManager->params[i].data, 32);
 800af86:	f897 3e67 	ldrb.w	r3, [r7, #3687]	@ 0xe67
 800af8a:	f107 020c 	add.w	r2, r7, #12
 800af8e:	015b      	lsls	r3, r3, #5
 800af90:	3310      	adds	r3, #16
 800af92:	18d0      	adds	r0, r2, r3
 800af94:	f897 2e67 	ldrb.w	r2, [r7, #3687]	@ 0xe67
 800af98:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800af9c:	f6a3 6164 	subw	r1, r3, #3684	@ 0xe64
 800afa0:	4613      	mov	r3, r2
 800afa2:	019b      	lsls	r3, r3, #6
 800afa4:	4413      	add	r3, r2
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	33e0      	adds	r3, #224	@ 0xe0
 800afaa:	680a      	ldr	r2, [r1, #0]
 800afac:	4413      	add	r3, r2
 800afae:	3304      	adds	r3, #4
 800afb0:	2220      	movs	r2, #32
 800afb2:	4619      	mov	r1, r3
 800afb4:	f010 fcbb 	bl	801b92e <memcpy>
    for (uint8_t i = 0; i < 99; i++) {
 800afb8:	f897 3e67 	ldrb.w	r3, [r7, #3687]	@ 0xe67
 800afbc:	3301      	adds	r3, #1
 800afbe:	f887 3e67 	strb.w	r3, [r7, #3687]	@ 0xe67
 800afc2:	f897 3e67 	ldrb.w	r3, [r7, #3687]	@ 0xe67
 800afc6:	2b62      	cmp	r3, #98	@ 0x62
 800afc8:	d9dd      	bls.n	800af86 <VAT_Param_SaveToFlash+0x42>
    }

    /* Copy valid flags */
    memcpy(storage.param_valid, ptManager->modified, 13);
 800afca:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800afce:	f6a3 6364 	subw	r3, r3, #3684	@ 0xe64
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f503 42c9 	add.w	r2, r3, #25728	@ 0x6480
 800afd8:	320d      	adds	r2, #13
 800afda:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800afde:	f6a3 635c 	subw	r3, r3, #3676	@ 0xe5c
 800afe2:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800afe6:	4614      	mov	r4, r2
 800afe8:	6820      	ldr	r0, [r4, #0]
 800afea:	6861      	ldr	r1, [r4, #4]
 800afec:	68a2      	ldr	r2, [r4, #8]
 800afee:	c307      	stmia	r3!, {r0, r1, r2}
 800aff0:	7b22      	ldrb	r2, [r4, #12]
 800aff2:	701a      	strb	r2, [r3, #0]

    /* Calculate CRC32 (exclude magic, version, crc fields) */
    uint8_t* pCrcData = (uint8_t*)&storage.timestamp;
 800aff4:	f107 030c 	add.w	r3, r7, #12
 800aff8:	330c      	adds	r3, #12
 800affa:	f8c7 3e60 	str.w	r3, [r7, #3680]	@ 0xe60
    uint32_t crcSize = sizeof(VAT_PARAM_STORAGE_T) - 12;  /* Exclude magic, version, crc */
 800affe:	f640 6344 	movw	r3, #3652	@ 0xe44
 800b002:	f8c7 3e5c 	str.w	r3, [r7, #3676]	@ 0xe5c
    storage.crc32 = VAT_CRC32_Calculate(pCrcData, crcSize);
 800b006:	f8d7 1e5c 	ldr.w	r1, [r7, #3676]	@ 0xe5c
 800b00a:	f8d7 0e60 	ldr.w	r0, [r7, #3680]	@ 0xe60
 800b00e:	f7ff fef9 	bl	800ae04 <VAT_CRC32_Calculate>
 800b012:	4602      	mov	r2, r0
 800b014:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b018:	f6a3 635c 	subw	r3, r3, #3676	@ 0xe5c
 800b01c:	609a      	str	r2, [r3, #8]

    /* Erase sector */
    if (VAT_Flash_EraseSector(VAT_FLASH_SECTOR) != 0) {
 800b01e:	200b      	movs	r0, #11
 800b020:	f7ff ff1c 	bl	800ae5c <VAT_Flash_EraseSector>
 800b024:	4603      	mov	r3, r0
 800b026:	2b00      	cmp	r3, #0
 800b028:	d002      	beq.n	800b030 <VAT_Param_SaveToFlash+0xec>
        return -1;
 800b02a:	f04f 33ff 	mov.w	r3, #4294967295
 800b02e:	e00e      	b.n	800b04e <VAT_Param_SaveToFlash+0x10a>
    }

    /* Write to flash */
    if (VAT_Flash_Write(VAT_FLASH_BASE_ADDR, (const uint8_t*)&storage, sizeof(VAT_PARAM_STORAGE_T)) != 0) {
 800b030:	f107 030c 	add.w	r3, r7, #12
 800b034:	f44f 6265 	mov.w	r2, #3664	@ 0xe50
 800b038:	4619      	mov	r1, r3
 800b03a:	4808      	ldr	r0, [pc, #32]	@ (800b05c <VAT_Param_SaveToFlash+0x118>)
 800b03c:	f7ff ff38 	bl	800aeb0 <VAT_Flash_Write>
 800b040:	4603      	mov	r3, r0
 800b042:	2b00      	cmp	r3, #0
 800b044:	d002      	beq.n	800b04c <VAT_Param_SaveToFlash+0x108>
        return -2;
 800b046:	f06f 0301 	mvn.w	r3, #1
 800b04a:	e000      	b.n	800b04e <VAT_Param_SaveToFlash+0x10a>
    }

    return 0;
 800b04c:	2300      	movs	r3, #0
}
 800b04e:	4618      	mov	r0, r3
 800b050:	f607 676c 	addw	r7, r7, #3692	@ 0xe6c
 800b054:	46bd      	mov	sp, r7
 800b056:	bd90      	pop	{r4, r7, pc}
 800b058:	56415430 	.word	0x56415430
 800b05c:	080e0000 	.word	0x080e0000

0800b060 <VAT_Param_LoadFromFlash>:

int32_t VAT_Param_LoadFromFlash(VAT_PARAM_MANAGER_T* ptManager)
{
 800b060:	b590      	push	{r4, r7, lr}
 800b062:	f6ad 6d6c 	subw	sp, sp, #3692	@ 0xe6c
 800b066:	af00      	add	r7, sp, #0
 800b068:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b06c:	f6a3 6364 	subw	r3, r3, #3684	@ 0xe64
 800b070:	6018      	str	r0, [r3, #0]
    VAT_PARAM_STORAGE_T storage;

    /* Read from flash */
    VAT_Flash_Read(VAT_FLASH_BASE_ADDR, (uint8_t*)&storage, sizeof(VAT_PARAM_STORAGE_T));
 800b072:	f107 0308 	add.w	r3, r7, #8
 800b076:	f44f 6265 	mov.w	r2, #3664	@ 0xe50
 800b07a:	4619      	mov	r1, r3
 800b07c:	483a      	ldr	r0, [pc, #232]	@ (800b168 <VAT_Param_LoadFromFlash+0x108>)
 800b07e:	f7ff ff4f 	bl	800af20 <VAT_Flash_Read>

    /* Verify magic number */
    if (storage.magic_number != VAT_FLASH_MAGIC) {
 800b082:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b086:	f5a3 6366 	sub.w	r3, r3, #3680	@ 0xe60
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4a37      	ldr	r2, [pc, #220]	@ (800b16c <VAT_Param_LoadFromFlash+0x10c>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d002      	beq.n	800b098 <VAT_Param_LoadFromFlash+0x38>
        return -1;  /* Invalid magic */
 800b092:	f04f 33ff 	mov.w	r3, #4294967295
 800b096:	e062      	b.n	800b15e <VAT_Param_LoadFromFlash+0xfe>
    }

    /* Verify version */
    if (storage.version != VAT_FLASH_VERSION) {
 800b098:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b09c:	f5a3 6366 	sub.w	r3, r3, #3680	@ 0xe60
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	2b01      	cmp	r3, #1
 800b0a4:	d002      	beq.n	800b0ac <VAT_Param_LoadFromFlash+0x4c>
        return -2;  /* Version mismatch */
 800b0a6:	f06f 0301 	mvn.w	r3, #1
 800b0aa:	e058      	b.n	800b15e <VAT_Param_LoadFromFlash+0xfe>
    }

    /* Verify CRC32 */
    uint8_t* pCrcData = (uint8_t*)&storage.timestamp;
 800b0ac:	f107 0308 	add.w	r3, r7, #8
 800b0b0:	330c      	adds	r3, #12
 800b0b2:	f8c7 3e60 	str.w	r3, [r7, #3680]	@ 0xe60
    uint32_t crcSize = sizeof(VAT_PARAM_STORAGE_T) - 12;
 800b0b6:	f640 6344 	movw	r3, #3652	@ 0xe44
 800b0ba:	f8c7 3e5c 	str.w	r3, [r7, #3676]	@ 0xe5c
    uint32_t calculated_crc = VAT_CRC32_Calculate(pCrcData, crcSize);
 800b0be:	f8d7 1e5c 	ldr.w	r1, [r7, #3676]	@ 0xe5c
 800b0c2:	f8d7 0e60 	ldr.w	r0, [r7, #3680]	@ 0xe60
 800b0c6:	f7ff fe9d 	bl	800ae04 <VAT_CRC32_Calculate>
 800b0ca:	f8c7 0e58 	str.w	r0, [r7, #3672]	@ 0xe58

    if (calculated_crc != storage.crc32) {
 800b0ce:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b0d2:	f5a3 6366 	sub.w	r3, r3, #3680	@ 0xe60
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	f8d7 2e58 	ldr.w	r2, [r7, #3672]	@ 0xe58
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d002      	beq.n	800b0e6 <VAT_Param_LoadFromFlash+0x86>
        return -3;  /* CRC mismatch */
 800b0e0:	f06f 0302 	mvn.w	r3, #2
 800b0e4:	e03b      	b.n	800b15e <VAT_Param_LoadFromFlash+0xfe>
    }

    /* Restore parameter data */
    for (uint8_t i = 0; i < 99; i++) {
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f887 3e67 	strb.w	r3, [r7, #3687]	@ 0xe67
 800b0ec:	e01d      	b.n	800b12a <VAT_Param_LoadFromFlash+0xca>
        memcpy(ptManager->params[i].data, storage.param_data[i], 32);
 800b0ee:	f897 2e67 	ldrb.w	r2, [r7, #3687]	@ 0xe67
 800b0f2:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b0f6:	f6a3 6164 	subw	r1, r3, #3684	@ 0xe64
 800b0fa:	4613      	mov	r3, r2
 800b0fc:	019b      	lsls	r3, r3, #6
 800b0fe:	4413      	add	r3, r2
 800b100:	009b      	lsls	r3, r3, #2
 800b102:	33e0      	adds	r3, #224	@ 0xe0
 800b104:	680a      	ldr	r2, [r1, #0]
 800b106:	4413      	add	r3, r2
 800b108:	1d18      	adds	r0, r3, #4
 800b10a:	f897 3e67 	ldrb.w	r3, [r7, #3687]	@ 0xe67
 800b10e:	f107 0208 	add.w	r2, r7, #8
 800b112:	015b      	lsls	r3, r3, #5
 800b114:	3310      	adds	r3, #16
 800b116:	4413      	add	r3, r2
 800b118:	2220      	movs	r2, #32
 800b11a:	4619      	mov	r1, r3
 800b11c:	f010 fc07 	bl	801b92e <memcpy>
    for (uint8_t i = 0; i < 99; i++) {
 800b120:	f897 3e67 	ldrb.w	r3, [r7, #3687]	@ 0xe67
 800b124:	3301      	adds	r3, #1
 800b126:	f887 3e67 	strb.w	r3, [r7, #3687]	@ 0xe67
 800b12a:	f897 3e67 	ldrb.w	r3, [r7, #3687]	@ 0xe67
 800b12e:	2b62      	cmp	r3, #98	@ 0x62
 800b130:	d9dd      	bls.n	800b0ee <VAT_Param_LoadFromFlash+0x8e>
    }

    /* Restore valid flags */
    memcpy(ptManager->modified, storage.param_valid, 13);
 800b132:	f607 6368 	addw	r3, r7, #3688	@ 0xe68
 800b136:	f6a3 6364 	subw	r3, r3, #3684	@ 0xe64
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f503 43c9 	add.w	r3, r3, #25728	@ 0x6480
 800b140:	330d      	adds	r3, #13
 800b142:	f607 6268 	addw	r2, r7, #3688	@ 0xe68
 800b146:	f5a2 6266 	sub.w	r2, r2, #3680	@ 0xe60
 800b14a:	461c      	mov	r4, r3
 800b14c:	f502 6347 	add.w	r3, r2, #3184	@ 0xc70
 800b150:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b152:	6020      	str	r0, [r4, #0]
 800b154:	6061      	str	r1, [r4, #4]
 800b156:	60a2      	str	r2, [r4, #8]
 800b158:	781b      	ldrb	r3, [r3, #0]
 800b15a:	7323      	strb	r3, [r4, #12]

    return 0;
 800b15c:	2300      	movs	r3, #0
}
 800b15e:	4618      	mov	r0, r3
 800b160:	f607 676c 	addw	r7, r7, #3692	@ 0xe6c
 800b164:	46bd      	mov	sp, r7
 800b166:	bd90      	pop	{r4, r7, pc}
 800b168:	080e0000 	.word	0x080e0000
 800b16c:	56415430 	.word	0x56415430

0800b170 <VAT_Param_Init>:

/* Global Parameter Manager */
VAT_PARAM_MANAGER_T g_tParamManager;

void VAT_Param_Init(VAT_PARAM_MANAGER_T* ptManager)
{
 800b170:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b172:	b083      	sub	sp, #12
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
    memset(ptManager, 0, sizeof(VAT_PARAM_MANAGER_T));
 800b178:	f246 429c 	movw	r2, #25756	@ 0x649c
 800b17c:	2100      	movs	r1, #0
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f010 fb12 	bl	801b7a8 <memset>
    /**************************************************************************
     * VAT VALVE PARAMETERS - Explicit Message Access
     **************************************************************************/

    /* Param1: Pressure Setpoint (Writable) */
    ptManager->params[0].param_id = 1;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2201      	movs	r2, #1
 800b188:	701a      	strb	r2, [r3, #0]
    ptManager->params[0].descriptor = PARAM_DESC_ENUM;  /* Writable */
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2202      	movs	r2, #2
 800b18e:	809a      	strh	r2, [r3, #4]
    ptManager->params[0].data_type = CIP_DATA_TYPE_INT;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	22c3      	movs	r2, #195	@ 0xc3
 800b194:	719a      	strb	r2, [r3, #6]
    ptManager->params[0].data_size = 2;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2202      	movs	r2, #2
 800b19a:	71da      	strb	r2, [r3, #7]
    strcpy(ptManager->params[0].name, "Pressure Setpoint");
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	3308      	adds	r3, #8
 800b1a0:	4ab8      	ldr	r2, [pc, #736]	@ (800b484 <VAT_Param_Init+0x314>)
 800b1a2:	461d      	mov	r5, r3
 800b1a4:	4614      	mov	r4, r2
 800b1a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b1a8:	6028      	str	r0, [r5, #0]
 800b1aa:	6069      	str	r1, [r5, #4]
 800b1ac:	60aa      	str	r2, [r5, #8]
 800b1ae:	60eb      	str	r3, [r5, #12]
 800b1b0:	8823      	ldrh	r3, [r4, #0]
 800b1b2:	822b      	strh	r3, [r5, #16]
    strcpy(ptManager->params[0].help, "Target pressure value (0.01 mbar units)");
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	3358      	adds	r3, #88	@ 0x58
 800b1b8:	4ab3      	ldr	r2, [pc, #716]	@ (800b488 <VAT_Param_Init+0x318>)
 800b1ba:	4614      	mov	r4, r2
 800b1bc:	469c      	mov	ip, r3
 800b1be:	f104 0e20 	add.w	lr, r4, #32
 800b1c2:	4665      	mov	r5, ip
 800b1c4:	4626      	mov	r6, r4
 800b1c6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b1c8:	6028      	str	r0, [r5, #0]
 800b1ca:	6069      	str	r1, [r5, #4]
 800b1cc:	60aa      	str	r2, [r5, #8]
 800b1ce:	60eb      	str	r3, [r5, #12]
 800b1d0:	3410      	adds	r4, #16
 800b1d2:	f10c 0c10 	add.w	ip, ip, #16
 800b1d6:	4574      	cmp	r4, lr
 800b1d8:	d1f3      	bne.n	800b1c2 <VAT_Param_Init+0x52>
 800b1da:	4662      	mov	r2, ip
 800b1dc:	4623      	mov	r3, r4
 800b1de:	cb03      	ldmia	r3!, {r0, r1}
 800b1e0:	6010      	str	r0, [r2, #0]
 800b1e2:	6051      	str	r1, [r2, #4]
    ptManager->params[0].min_value = 0;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    ptManager->params[0].max_value = 10000;  /* 0-100.00 mbar */
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b1f2:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    ptManager->params[0].default_value = 5000;  /* 50.00 mbar */
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1fc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    *((int16_t*)ptManager->params[0].data) = 5000;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	33e4      	adds	r3, #228	@ 0xe4
 800b204:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b208:	801a      	strh	r2, [r3, #0]

    /* Param2: Position Setpoint (Writable) */
    ptManager->params[1].param_id = 2;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2202      	movs	r2, #2
 800b20e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ptManager->params[1].descriptor = PARAM_DESC_ENUM;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2202      	movs	r2, #2
 800b216:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    ptManager->params[1].data_type = CIP_DATA_TYPE_INT;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	22c3      	movs	r2, #195	@ 0xc3
 800b21e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ptManager->params[1].data_size = 2;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2202      	movs	r2, #2
 800b226:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    strcpy(ptManager->params[1].name, "Position Setpoint");
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800b230:	4a96      	ldr	r2, [pc, #600]	@ (800b48c <VAT_Param_Init+0x31c>)
 800b232:	461d      	mov	r5, r3
 800b234:	4614      	mov	r4, r2
 800b236:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b238:	6028      	str	r0, [r5, #0]
 800b23a:	6069      	str	r1, [r5, #4]
 800b23c:	60aa      	str	r2, [r5, #8]
 800b23e:	60eb      	str	r3, [r5, #12]
 800b240:	8823      	ldrh	r3, [r4, #0]
 800b242:	822b      	strh	r3, [r5, #16]
    strcpy(ptManager->params[1].help, "Target valve position (0.01% units)");
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800b24a:	4a91      	ldr	r2, [pc, #580]	@ (800b490 <VAT_Param_Init+0x320>)
 800b24c:	4614      	mov	r4, r2
 800b24e:	469c      	mov	ip, r3
 800b250:	f104 0e20 	add.w	lr, r4, #32
 800b254:	4665      	mov	r5, ip
 800b256:	4626      	mov	r6, r4
 800b258:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b25a:	6028      	str	r0, [r5, #0]
 800b25c:	6069      	str	r1, [r5, #4]
 800b25e:	60aa      	str	r2, [r5, #8]
 800b260:	60eb      	str	r3, [r5, #12]
 800b262:	3410      	adds	r4, #16
 800b264:	f10c 0c10 	add.w	ip, ip, #16
 800b268:	4574      	cmp	r4, lr
 800b26a:	d1f3      	bne.n	800b254 <VAT_Param_Init+0xe4>
 800b26c:	4663      	mov	r3, ip
 800b26e:	4622      	mov	r2, r4
 800b270:	6810      	ldr	r0, [r2, #0]
 800b272:	6018      	str	r0, [r3, #0]
    ptManager->params[1].min_value = 0;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
    ptManager->params[1].max_value = 10000;  /* 0-100.00% */
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b282:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
    ptManager->params[1].default_value = 5000;  /* 50.00% */
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b28c:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
    *((int16_t*)ptManager->params[1].data) = 5000;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800b296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b29a:	801a      	strh	r2, [r3, #0]

    /* Param3: Control Mode (Writable) */
    ptManager->params[2].param_id = 3;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2203      	movs	r2, #3
 800b2a0:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
    ptManager->params[2].descriptor = PARAM_DESC_ENUM;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2202      	movs	r2, #2
 800b2a8:	f8a3 220c 	strh.w	r2, [r3, #524]	@ 0x20c
    ptManager->params[2].data_type = CIP_DATA_TYPE_USINT;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	22c6      	movs	r2, #198	@ 0xc6
 800b2b0:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
    ptManager->params[2].data_size = 1;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	f883 220f 	strb.w	r2, [r3, #527]	@ 0x20f
    strcpy(ptManager->params[2].name, "Control Mode");
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 800b2c2:	4a74      	ldr	r2, [pc, #464]	@ (800b494 <VAT_Param_Init+0x324>)
 800b2c4:	461c      	mov	r4, r3
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b2ca:	6020      	str	r0, [r4, #0]
 800b2cc:	6061      	str	r1, [r4, #4]
 800b2ce:	60a2      	str	r2, [r4, #8]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	7323      	strb	r3, [r4, #12]
    strcpy(ptManager->params[2].help, "0=Pressure, 1=Position, 2=Open, 3=Close, 4=Hold, 5=Learn");
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b2da:	4a6f      	ldr	r2, [pc, #444]	@ (800b498 <VAT_Param_Init+0x328>)
 800b2dc:	4614      	mov	r4, r2
 800b2de:	469c      	mov	ip, r3
 800b2e0:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 800b2e4:	4665      	mov	r5, ip
 800b2e6:	4626      	mov	r6, r4
 800b2e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b2ea:	6028      	str	r0, [r5, #0]
 800b2ec:	6069      	str	r1, [r5, #4]
 800b2ee:	60aa      	str	r2, [r5, #8]
 800b2f0:	60eb      	str	r3, [r5, #12]
 800b2f2:	3410      	adds	r4, #16
 800b2f4:	f10c 0c10 	add.w	ip, ip, #16
 800b2f8:	4574      	cmp	r4, lr
 800b2fa:	d1f3      	bne.n	800b2e4 <VAT_Param_Init+0x174>
 800b2fc:	4662      	mov	r2, ip
 800b2fe:	4623      	mov	r3, r4
 800b300:	cb03      	ldmia	r3!, {r0, r1}
 800b302:	6010      	str	r0, [r2, #0]
 800b304:	6051      	str	r1, [r2, #4]
 800b306:	781b      	ldrb	r3, [r3, #0]
 800b308:	7213      	strb	r3, [r2, #8]
    ptManager->params[2].min_value = 0;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
    ptManager->params[2].max_value = 5;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2205      	movs	r2, #5
 800b316:	f8c3 22e4 	str.w	r2, [r3, #740]	@ 0x2e4
    ptManager->params[2].default_value = 0;  /* Pressure control */
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8
    ptManager->params[2].data[0] = 0;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2200      	movs	r2, #0
 800b326:	f883 22ec 	strb.w	r2, [r3, #748]	@ 0x2ec

    /* Param4: Actual Pressure (Read-Only, updated from I/O) */
    ptManager->params[3].param_id = 4;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2204      	movs	r2, #4
 800b32e:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    ptManager->params[3].descriptor = PARAM_DESC_READ_ONLY | PARAM_DESC_MONITORING;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2230      	movs	r2, #48	@ 0x30
 800b336:	f8a3 2310 	strh.w	r2, [r3, #784]	@ 0x310
    ptManager->params[3].data_type = CIP_DATA_TYPE_INT;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	22c3      	movs	r2, #195	@ 0xc3
 800b33e:	f883 2312 	strb.w	r2, [r3, #786]	@ 0x312
    ptManager->params[3].data_size = 2;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2202      	movs	r2, #2
 800b346:	f883 2313 	strb.w	r2, [r3, #787]	@ 0x313
    strcpy(ptManager->params[3].name, "Actual Pressure");
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b350:	4a52      	ldr	r2, [pc, #328]	@ (800b49c <VAT_Param_Init+0x32c>)
 800b352:	461c      	mov	r4, r3
 800b354:	4615      	mov	r5, r2
 800b356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b358:	6020      	str	r0, [r4, #0]
 800b35a:	6061      	str	r1, [r4, #4]
 800b35c:	60a2      	str	r2, [r4, #8]
 800b35e:	60e3      	str	r3, [r4, #12]
    strcpy(ptManager->params[3].help, "Current pressure reading (0.01 mbar)");
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f503 7359 	add.w	r3, r3, #868	@ 0x364
 800b366:	4a4e      	ldr	r2, [pc, #312]	@ (800b4a0 <VAT_Param_Init+0x330>)
 800b368:	4614      	mov	r4, r2
 800b36a:	469c      	mov	ip, r3
 800b36c:	f104 0e20 	add.w	lr, r4, #32
 800b370:	4665      	mov	r5, ip
 800b372:	4626      	mov	r6, r4
 800b374:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b376:	6028      	str	r0, [r5, #0]
 800b378:	6069      	str	r1, [r5, #4]
 800b37a:	60aa      	str	r2, [r5, #8]
 800b37c:	60eb      	str	r3, [r5, #12]
 800b37e:	3410      	adds	r4, #16
 800b380:	f10c 0c10 	add.w	ip, ip, #16
 800b384:	4574      	cmp	r4, lr
 800b386:	d1f3      	bne.n	800b370 <VAT_Param_Init+0x200>
 800b388:	4663      	mov	r3, ip
 800b38a:	4622      	mov	r2, r4
 800b38c:	6810      	ldr	r0, [r2, #0]
 800b38e:	6018      	str	r0, [r3, #0]
 800b390:	7912      	ldrb	r2, [r2, #4]
 800b392:	711a      	strb	r2, [r3, #4]
    ptManager->params[3].min_value = 0;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2200      	movs	r2, #0
 800b398:	f8c3 23e4 	str.w	r2, [r3, #996]	@ 0x3e4
    ptManager->params[3].max_value = 10000;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b3a2:	f8c3 23e8 	str.w	r2, [r3, #1000]	@ 0x3e8
    ptManager->params[3].default_value = 0;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	f8c3 23ec 	str.w	r2, [r3, #1004]	@ 0x3ec
    *((int16_t*)ptManager->params[3].data) = 0;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	801a      	strh	r2, [r3, #0]

    /* Param5: Actual Position (Read-Only, updated from I/O) */
    ptManager->params[4].param_id = 5;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2205      	movs	r2, #5
 800b3bc:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    ptManager->params[4].descriptor = PARAM_DESC_READ_ONLY | PARAM_DESC_MONITORING;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2230      	movs	r2, #48	@ 0x30
 800b3c4:	f8a3 2414 	strh.w	r2, [r3, #1044]	@ 0x414
    ptManager->params[4].data_type = CIP_DATA_TYPE_INT;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	22c3      	movs	r2, #195	@ 0xc3
 800b3cc:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    ptManager->params[4].data_size = 2;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2202      	movs	r2, #2
 800b3d4:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    strcpy(ptManager->params[4].name, "Actual Position");
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f503 6383 	add.w	r3, r3, #1048	@ 0x418
 800b3de:	4a31      	ldr	r2, [pc, #196]	@ (800b4a4 <VAT_Param_Init+0x334>)
 800b3e0:	461c      	mov	r4, r3
 800b3e2:	4615      	mov	r5, r2
 800b3e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3e6:	6020      	str	r0, [r4, #0]
 800b3e8:	6061      	str	r1, [r4, #4]
 800b3ea:	60a2      	str	r2, [r4, #8]
 800b3ec:	60e3      	str	r3, [r4, #12]
    strcpy(ptManager->params[4].help, "Current valve position (0.01%)");
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 800b3f4:	4a2c      	ldr	r2, [pc, #176]	@ (800b4a8 <VAT_Param_Init+0x338>)
 800b3f6:	461d      	mov	r5, r3
 800b3f8:	4614      	mov	r4, r2
 800b3fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b3fc:	6028      	str	r0, [r5, #0]
 800b3fe:	6069      	str	r1, [r5, #4]
 800b400:	60aa      	str	r2, [r5, #8]
 800b402:	60eb      	str	r3, [r5, #12]
 800b404:	cc07      	ldmia	r4!, {r0, r1, r2}
 800b406:	6128      	str	r0, [r5, #16]
 800b408:	6169      	str	r1, [r5, #20]
 800b40a:	61aa      	str	r2, [r5, #24]
 800b40c:	8823      	ldrh	r3, [r4, #0]
 800b40e:	78a2      	ldrb	r2, [r4, #2]
 800b410:	83ab      	strh	r3, [r5, #28]
 800b412:	4613      	mov	r3, r2
 800b414:	77ab      	strb	r3, [r5, #30]
    ptManager->params[4].min_value = 0;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2200      	movs	r2, #0
 800b41a:	f8c3 24e8 	str.w	r2, [r3, #1256]	@ 0x4e8
    ptManager->params[4].max_value = 10000;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b424:	f8c3 24ec 	str.w	r2, [r3, #1260]	@ 0x4ec
    ptManager->params[4].default_value = 0;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	f8c3 24f0 	str.w	r2, [r3, #1264]	@ 0x4f0
    *((int16_t*)ptManager->params[4].data) = 0;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f203 43f4 	addw	r3, r3, #1268	@ 0x4f4
 800b436:	2200      	movs	r2, #0
 800b438:	801a      	strh	r2, [r3, #0]

    /* Param6: Device Status (Read-Only) */
    ptManager->params[5].param_id = 6;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2206      	movs	r2, #6
 800b43e:	f883 2514 	strb.w	r2, [r3, #1300]	@ 0x514
    ptManager->params[5].descriptor = PARAM_DESC_READ_ONLY | PARAM_DESC_ENUM | PARAM_DESC_MONITORING;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2232      	movs	r2, #50	@ 0x32
 800b446:	f8a3 2518 	strh.w	r2, [r3, #1304]	@ 0x518
    ptManager->params[5].data_type = CIP_DATA_TYPE_USINT;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	22c6      	movs	r2, #198	@ 0xc6
 800b44e:	f883 251a 	strb.w	r2, [r3, #1306]	@ 0x51a
    ptManager->params[5].data_size = 1;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2201      	movs	r2, #1
 800b456:	f883 251b 	strb.w	r2, [r3, #1307]	@ 0x51b
    strcpy(ptManager->params[5].name, "Device Status");
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f203 531c 	addw	r3, r3, #1308	@ 0x51c
 800b460:	4a12      	ldr	r2, [pc, #72]	@ (800b4ac <VAT_Param_Init+0x33c>)
 800b462:	461c      	mov	r4, r3
 800b464:	4613      	mov	r3, r2
 800b466:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b468:	6020      	str	r0, [r4, #0]
 800b46a:	6061      	str	r1, [r4, #4]
 800b46c:	60a2      	str	r2, [r4, #8]
 800b46e:	881b      	ldrh	r3, [r3, #0]
 800b470:	81a3      	strh	r3, [r4, #12]
    strcpy(ptManager->params[5].help, "0=Init, 1=Idle, 2=Controlling, 3=Error, 4=Learn");
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	f203 536c 	addw	r3, r3, #1388	@ 0x56c
 800b478:	4a0d      	ldr	r2, [pc, #52]	@ (800b4b0 <VAT_Param_Init+0x340>)
 800b47a:	4614      	mov	r4, r2
 800b47c:	469c      	mov	ip, r3
 800b47e:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 800b482:	e017      	b.n	800b4b4 <VAT_Param_Init+0x344>
 800b484:	0801ec64 	.word	0x0801ec64
 800b488:	0801ec78 	.word	0x0801ec78
 800b48c:	0801eca0 	.word	0x0801eca0
 800b490:	0801ecb4 	.word	0x0801ecb4
 800b494:	0801ecd8 	.word	0x0801ecd8
 800b498:	0801ece8 	.word	0x0801ece8
 800b49c:	0801ed24 	.word	0x0801ed24
 800b4a0:	0801ed34 	.word	0x0801ed34
 800b4a4:	0801ed5c 	.word	0x0801ed5c
 800b4a8:	0801ed6c 	.word	0x0801ed6c
 800b4ac:	0801ed8c 	.word	0x0801ed8c
 800b4b0:	0801ed9c 	.word	0x0801ed9c
 800b4b4:	4665      	mov	r5, ip
 800b4b6:	4626      	mov	r6, r4
 800b4b8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b4ba:	6028      	str	r0, [r5, #0]
 800b4bc:	6069      	str	r1, [r5, #4]
 800b4be:	60aa      	str	r2, [r5, #8]
 800b4c0:	60eb      	str	r3, [r5, #12]
 800b4c2:	3410      	adds	r4, #16
 800b4c4:	f10c 0c10 	add.w	ip, ip, #16
 800b4c8:	4574      	cmp	r4, lr
 800b4ca:	d1f3      	bne.n	800b4b4 <VAT_Param_Init+0x344>
    ptManager->params[5].min_value = 0;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f8c3 25ec 	str.w	r2, [r3, #1516]	@ 0x5ec
    ptManager->params[5].max_value = 4;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2204      	movs	r2, #4
 800b4d8:	f8c3 25f0 	str.w	r2, [r3, #1520]	@ 0x5f0
    ptManager->params[5].default_value = 1;  /* Idle */
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f8c3 25f4 	str.w	r2, [r3, #1524]	@ 0x5f4
    ptManager->params[5].data[0] = 1;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 25f8 	strb.w	r2, [r3, #1528]	@ 0x5f8

    /* Param7: Exception Status (Read-Only) */
    ptManager->params[6].param_id = 7;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2207      	movs	r2, #7
 800b4f0:	f883 2618 	strb.w	r2, [r3, #1560]	@ 0x618
    ptManager->params[6].descriptor = PARAM_DESC_READ_ONLY | PARAM_DESC_MONITORING;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2230      	movs	r2, #48	@ 0x30
 800b4f8:	f8a3 261c 	strh.w	r2, [r3, #1564]	@ 0x61c
    ptManager->params[6].data_type = CIP_DATA_TYPE_USINT;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	22c6      	movs	r2, #198	@ 0xc6
 800b500:	f883 261e 	strb.w	r2, [r3, #1566]	@ 0x61e
    ptManager->params[6].data_size = 1;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2201      	movs	r2, #1
 800b508:	f883 261f 	strb.w	r2, [r3, #1567]	@ 0x61f
    strcpy(ptManager->params[6].name, "Exception Status");
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 800b512:	4a87      	ldr	r2, [pc, #540]	@ (800b730 <VAT_Param_Init+0x5c0>)
 800b514:	461d      	mov	r5, r3
 800b516:	4614      	mov	r4, r2
 800b518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b51a:	6028      	str	r0, [r5, #0]
 800b51c:	6069      	str	r1, [r5, #4]
 800b51e:	60aa      	str	r2, [r5, #8]
 800b520:	60eb      	str	r3, [r5, #12]
 800b522:	7823      	ldrb	r3, [r4, #0]
 800b524:	742b      	strb	r3, [r5, #16]
    strcpy(ptManager->params[6].help, "Bit0=Pressure error, Bit1=Position error, Bit2=Comm error");
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f503 63ce 	add.w	r3, r3, #1648	@ 0x670
 800b52c:	4a81      	ldr	r2, [pc, #516]	@ (800b734 <VAT_Param_Init+0x5c4>)
 800b52e:	4614      	mov	r4, r2
 800b530:	469c      	mov	ip, r3
 800b532:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 800b536:	4665      	mov	r5, ip
 800b538:	4626      	mov	r6, r4
 800b53a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b53c:	6028      	str	r0, [r5, #0]
 800b53e:	6069      	str	r1, [r5, #4]
 800b540:	60aa      	str	r2, [r5, #8]
 800b542:	60eb      	str	r3, [r5, #12]
 800b544:	3410      	adds	r4, #16
 800b546:	f10c 0c10 	add.w	ip, ip, #16
 800b54a:	4574      	cmp	r4, lr
 800b54c:	d1f3      	bne.n	800b536 <VAT_Param_Init+0x3c6>
 800b54e:	4662      	mov	r2, ip
 800b550:	4623      	mov	r3, r4
 800b552:	cb03      	ldmia	r3!, {r0, r1}
 800b554:	6010      	str	r0, [r2, #0]
 800b556:	6051      	str	r1, [r2, #4]
 800b558:	881b      	ldrh	r3, [r3, #0]
 800b55a:	8113      	strh	r3, [r2, #8]
    ptManager->params[6].min_value = 0;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2200      	movs	r2, #0
 800b560:	f8c3 26f0 	str.w	r2, [r3, #1776]	@ 0x6f0
    ptManager->params[6].max_value = 255;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	22ff      	movs	r2, #255	@ 0xff
 800b568:	f8c3 26f4 	str.w	r2, [r3, #1780]	@ 0x6f4
    ptManager->params[6].default_value = 0;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2200      	movs	r2, #0
 800b570:	f8c3 26f8 	str.w	r2, [r3, #1784]	@ 0x6f8
    ptManager->params[6].data[0] = 0;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	f883 26fc 	strb.w	r2, [r3, #1788]	@ 0x6fc

    /* Param8: Access Mode (Read-Only) */
    ptManager->params[7].param_id = 8;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2208      	movs	r2, #8
 800b580:	f883 271c 	strb.w	r2, [r3, #1820]	@ 0x71c
    ptManager->params[7].descriptor = PARAM_DESC_READ_ONLY | PARAM_DESC_ENUM;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2212      	movs	r2, #18
 800b588:	f8a3 2720 	strh.w	r2, [r3, #1824]	@ 0x720
    ptManager->params[7].data_type = CIP_DATA_TYPE_USINT;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	22c6      	movs	r2, #198	@ 0xc6
 800b590:	f883 2722 	strb.w	r2, [r3, #1826]	@ 0x722
    ptManager->params[7].data_size = 1;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2201      	movs	r2, #1
 800b598:	f883 2723 	strb.w	r2, [r3, #1827]	@ 0x723
    strcpy(ptManager->params[7].name, "Access Mode");
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 800b5a2:	4a65      	ldr	r2, [pc, #404]	@ (800b738 <VAT_Param_Init+0x5c8>)
 800b5a4:	461c      	mov	r4, r3
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b5aa:	6020      	str	r0, [r4, #0]
 800b5ac:	6061      	str	r1, [r4, #4]
 800b5ae:	60a2      	str	r2, [r4, #8]
    strcpy(ptManager->params[7].help, "0=Local, 1=Remote");
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 800b5b6:	4a61      	ldr	r2, [pc, #388]	@ (800b73c <VAT_Param_Init+0x5cc>)
 800b5b8:	461d      	mov	r5, r3
 800b5ba:	4614      	mov	r4, r2
 800b5bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b5be:	6028      	str	r0, [r5, #0]
 800b5c0:	6069      	str	r1, [r5, #4]
 800b5c2:	60aa      	str	r2, [r5, #8]
 800b5c4:	60eb      	str	r3, [r5, #12]
 800b5c6:	8823      	ldrh	r3, [r4, #0]
 800b5c8:	822b      	strh	r3, [r5, #16]
    ptManager->params[7].min_value = 0;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f8c3 27f4 	str.w	r2, [r3, #2036]	@ 0x7f4
    ptManager->params[7].max_value = 1;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	f8c3 27f8 	str.w	r2, [r3, #2040]	@ 0x7f8
    ptManager->params[7].default_value = 1;  /* Remote */
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2201      	movs	r2, #1
 800b5de:	f8c3 27fc 	str.w	r2, [r3, #2044]	@ 0x7fc
    ptManager->params[7].data[0] = 1;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	f883 2800 	strb.w	r2, [r3, #2048]	@ 0x800

    /* Param9: Pressure Upper Limit (Writable) */
    ptManager->params[8].param_id = 9;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2209      	movs	r2, #9
 800b5ee:	f883 2820 	strb.w	r2, [r3, #2080]	@ 0x820
    ptManager->params[8].descriptor = PARAM_DESC_ENUM;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2202      	movs	r2, #2
 800b5f6:	f8a3 2824 	strh.w	r2, [r3, #2084]	@ 0x824
    ptManager->params[8].data_type = CIP_DATA_TYPE_INT;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	22c3      	movs	r2, #195	@ 0xc3
 800b5fe:	f883 2826 	strb.w	r2, [r3, #2086]	@ 0x826
    ptManager->params[8].data_size = 2;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2202      	movs	r2, #2
 800b606:	f883 2827 	strb.w	r2, [r3, #2087]	@ 0x827
    strcpy(ptManager->params[8].name, "Pressure Upper Limit");
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f603 0328 	addw	r3, r3, #2088	@ 0x828
 800b610:	4a4b      	ldr	r2, [pc, #300]	@ (800b740 <VAT_Param_Init+0x5d0>)
 800b612:	461d      	mov	r5, r3
 800b614:	4614      	mov	r4, r2
 800b616:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b618:	6028      	str	r0, [r5, #0]
 800b61a:	6069      	str	r1, [r5, #4]
 800b61c:	60aa      	str	r2, [r5, #8]
 800b61e:	60eb      	str	r3, [r5, #12]
 800b620:	6820      	ldr	r0, [r4, #0]
 800b622:	6128      	str	r0, [r5, #16]
 800b624:	7923      	ldrb	r3, [r4, #4]
 800b626:	752b      	strb	r3, [r5, #20]
    strcpy(ptManager->params[8].help, "Maximum allowed pressure (0.01 mbar)");
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f603 0378 	addw	r3, r3, #2168	@ 0x878
 800b62e:	4a45      	ldr	r2, [pc, #276]	@ (800b744 <VAT_Param_Init+0x5d4>)
 800b630:	4614      	mov	r4, r2
 800b632:	469c      	mov	ip, r3
 800b634:	f104 0e20 	add.w	lr, r4, #32
 800b638:	4665      	mov	r5, ip
 800b63a:	4626      	mov	r6, r4
 800b63c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b63e:	6028      	str	r0, [r5, #0]
 800b640:	6069      	str	r1, [r5, #4]
 800b642:	60aa      	str	r2, [r5, #8]
 800b644:	60eb      	str	r3, [r5, #12]
 800b646:	3410      	adds	r4, #16
 800b648:	f10c 0c10 	add.w	ip, ip, #16
 800b64c:	4574      	cmp	r4, lr
 800b64e:	d1f3      	bne.n	800b638 <VAT_Param_Init+0x4c8>
 800b650:	4663      	mov	r3, ip
 800b652:	4622      	mov	r2, r4
 800b654:	6810      	ldr	r0, [r2, #0]
 800b656:	6018      	str	r0, [r3, #0]
 800b658:	7912      	ldrb	r2, [r2, #4]
 800b65a:	711a      	strb	r2, [r3, #4]
    ptManager->params[8].min_value = 0;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2200      	movs	r2, #0
 800b660:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8
    ptManager->params[8].max_value = 10000;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b66a:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
    ptManager->params[8].default_value = 10000;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b674:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
    *((int16_t*)ptManager->params[8].data) = 10000;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f603 1304 	addw	r3, r3, #2308	@ 0x904
 800b67e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b682:	801a      	strh	r2, [r3, #0]

    /* Param10: Pressure Lower Limit (Writable) */
    ptManager->params[9].param_id = 10;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	220a      	movs	r2, #10
 800b688:	f883 2924 	strb.w	r2, [r3, #2340]	@ 0x924
    ptManager->params[9].descriptor = PARAM_DESC_ENUM;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2202      	movs	r2, #2
 800b690:	f8a3 2928 	strh.w	r2, [r3, #2344]	@ 0x928
    ptManager->params[9].data_type = CIP_DATA_TYPE_INT;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	22c3      	movs	r2, #195	@ 0xc3
 800b698:	f883 292a 	strb.w	r2, [r3, #2346]	@ 0x92a
    ptManager->params[9].data_size = 2;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2202      	movs	r2, #2
 800b6a0:	f883 292b 	strb.w	r2, [r3, #2347]	@ 0x92b
    strcpy(ptManager->params[9].name, "Pressure Lower Limit");
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f603 132c 	addw	r3, r3, #2348	@ 0x92c
 800b6aa:	4a27      	ldr	r2, [pc, #156]	@ (800b748 <VAT_Param_Init+0x5d8>)
 800b6ac:	461d      	mov	r5, r3
 800b6ae:	4614      	mov	r4, r2
 800b6b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b6b2:	6028      	str	r0, [r5, #0]
 800b6b4:	6069      	str	r1, [r5, #4]
 800b6b6:	60aa      	str	r2, [r5, #8]
 800b6b8:	60eb      	str	r3, [r5, #12]
 800b6ba:	6820      	ldr	r0, [r4, #0]
 800b6bc:	6128      	str	r0, [r5, #16]
 800b6be:	7923      	ldrb	r3, [r4, #4]
 800b6c0:	752b      	strb	r3, [r5, #20]
    strcpy(ptManager->params[9].help, "Minimum allowed pressure (0.01 mbar)");
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f603 137c 	addw	r3, r3, #2428	@ 0x97c
 800b6c8:	4a20      	ldr	r2, [pc, #128]	@ (800b74c <VAT_Param_Init+0x5dc>)
 800b6ca:	4614      	mov	r4, r2
 800b6cc:	469c      	mov	ip, r3
 800b6ce:	f104 0e20 	add.w	lr, r4, #32
 800b6d2:	4665      	mov	r5, ip
 800b6d4:	4626      	mov	r6, r4
 800b6d6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b6d8:	6028      	str	r0, [r5, #0]
 800b6da:	6069      	str	r1, [r5, #4]
 800b6dc:	60aa      	str	r2, [r5, #8]
 800b6de:	60eb      	str	r3, [r5, #12]
 800b6e0:	3410      	adds	r4, #16
 800b6e2:	f10c 0c10 	add.w	ip, ip, #16
 800b6e6:	4574      	cmp	r4, lr
 800b6e8:	d1f3      	bne.n	800b6d2 <VAT_Param_Init+0x562>
 800b6ea:	4663      	mov	r3, ip
 800b6ec:	4622      	mov	r2, r4
 800b6ee:	6810      	ldr	r0, [r2, #0]
 800b6f0:	6018      	str	r0, [r3, #0]
 800b6f2:	7912      	ldrb	r2, [r2, #4]
 800b6f4:	711a      	strb	r2, [r3, #4]
    ptManager->params[9].min_value = 0;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f8c3 29fc 	str.w	r2, [r3, #2556]	@ 0x9fc
    ptManager->params[9].max_value = 10000;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b704:	f8c3 2a00 	str.w	r2, [r3, #2560]	@ 0xa00
    ptManager->params[9].default_value = 0;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2200      	movs	r2, #0
 800b70c:	f8c3 2a04 	str.w	r2, [r3, #2564]	@ 0xa04
    *((int16_t*)ptManager->params[9].data) = 0;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f603 2308 	addw	r3, r3, #2568	@ 0xa08
 800b716:	2200      	movs	r2, #0
 800b718:	801a      	strh	r2, [r3, #0]

    /* Additional parameters 11-99 can be added as needed */

    ptManager->param_count = 99;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f503 43c0 	add.w	r3, r3, #24576	@ 0x6000
 800b720:	2263      	movs	r2, #99	@ 0x63
 800b722:	f883 248c 	strb.w	r2, [r3, #1164]	@ 0x48c
}
 800b726:	bf00      	nop
 800b728:	370c      	adds	r7, #12
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b72e:	bf00      	nop
 800b730:	0801edcc 	.word	0x0801edcc
 800b734:	0801ede0 	.word	0x0801ede0
 800b738:	0801ee1c 	.word	0x0801ee1c
 800b73c:	0801ee28 	.word	0x0801ee28
 800b740:	0801ee3c 	.word	0x0801ee3c
 800b744:	0801ee54 	.word	0x0801ee54
 800b748:	0801ee7c 	.word	0x0801ee7c
 800b74c:	0801ee94 	.word	0x0801ee94

0800b750 <VAT_Param_Get>:

int32_t VAT_Param_Get(VAT_PARAM_MANAGER_T* ptManager, uint8_t param_id, void* pData, uint8_t* pSize)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b086      	sub	sp, #24
 800b754:	af00      	add	r7, sp, #0
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	607a      	str	r2, [r7, #4]
 800b75a:	603b      	str	r3, [r7, #0]
 800b75c:	460b      	mov	r3, r1
 800b75e:	72fb      	strb	r3, [r7, #11]
    if (param_id < 1 || param_id > 99) {
 800b760:	7afb      	ldrb	r3, [r7, #11]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d002      	beq.n	800b76c <VAT_Param_Get+0x1c>
 800b766:	7afb      	ldrb	r3, [r7, #11]
 800b768:	2b63      	cmp	r3, #99	@ 0x63
 800b76a:	d902      	bls.n	800b772 <VAT_Param_Get+0x22>
        return -1;
 800b76c:	f04f 33ff 	mov.w	r3, #4294967295
 800b770:	e01c      	b.n	800b7ac <VAT_Param_Get+0x5c>
    }

    VAT_PARAMETER_T* pParam = &ptManager->params[param_id - 1];
 800b772:	7afb      	ldrb	r3, [r7, #11]
 800b774:	1e5a      	subs	r2, r3, #1
 800b776:	4613      	mov	r3, r2
 800b778:	019b      	lsls	r3, r3, #6
 800b77a:	4413      	add	r3, r2
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	4413      	add	r3, r2
 800b782:	617b      	str	r3, [r7, #20]

    if (pSize) {
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d003      	beq.n	800b792 <VAT_Param_Get+0x42>
        *pSize = pParam->data_size;
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	79da      	ldrb	r2, [r3, #7]
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	701a      	strb	r2, [r3, #0]
    }

    if (pData) {
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d008      	beq.n	800b7aa <VAT_Param_Get+0x5a>
        memcpy(pData, pParam->data, pParam->data_size);
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	f103 01e4 	add.w	r1, r3, #228	@ 0xe4
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	79db      	ldrb	r3, [r3, #7]
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f010 f8c2 	bl	801b92e <memcpy>
    }

    return 0;
 800b7aa:	2300      	movs	r3, #0
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3718      	adds	r7, #24
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <VAT_Param_Set>:

int32_t VAT_Param_Set(VAT_PARAM_MANAGER_T* ptManager, uint8_t param_id, const void* pData, uint8_t size)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b086      	sub	sp, #24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	607a      	str	r2, [r7, #4]
 800b7be:	461a      	mov	r2, r3
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	72fb      	strb	r3, [r7, #11]
 800b7c4:	4613      	mov	r3, r2
 800b7c6:	72bb      	strb	r3, [r7, #10]
    if (param_id < 1 || param_id > 99) {
 800b7c8:	7afb      	ldrb	r3, [r7, #11]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d002      	beq.n	800b7d4 <VAT_Param_Set+0x20>
 800b7ce:	7afb      	ldrb	r3, [r7, #11]
 800b7d0:	2b63      	cmp	r3, #99	@ 0x63
 800b7d2:	d902      	bls.n	800b7da <VAT_Param_Set+0x26>
        return -1;
 800b7d4:	f04f 33ff 	mov.w	r3, #4294967295
 800b7d8:	e05a      	b.n	800b890 <VAT_Param_Set+0xdc>
    }

    VAT_PARAMETER_T* pParam = &ptManager->params[param_id - 1];
 800b7da:	7afb      	ldrb	r3, [r7, #11]
 800b7dc:	1e5a      	subs	r2, r3, #1
 800b7de:	4613      	mov	r3, r2
 800b7e0:	019b      	lsls	r3, r3, #6
 800b7e2:	4413      	add	r3, r2
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	68fa      	ldr	r2, [r7, #12]
 800b7e8:	4413      	add	r3, r2
 800b7ea:	613b      	str	r3, [r7, #16]

    /* Check Read-Only */
    if (pParam->descriptor & PARAM_DESC_READ_ONLY) {
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	889b      	ldrh	r3, [r3, #4]
 800b7f0:	f003 0310 	and.w	r3, r3, #16
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d002      	beq.n	800b7fe <VAT_Param_Set+0x4a>
        return -2;  /* Read-only parameter */
 800b7f8:	f06f 0301 	mvn.w	r3, #1
 800b7fc:	e048      	b.n	800b890 <VAT_Param_Set+0xdc>
    }

    /* Validate size */
    if (size != pParam->data_size) {
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	79db      	ldrb	r3, [r3, #7]
 800b802:	7aba      	ldrb	r2, [r7, #10]
 800b804:	429a      	cmp	r2, r3
 800b806:	d002      	beq.n	800b80e <VAT_Param_Set+0x5a>
        return -3;  /* Invalid size */
 800b808:	f06f 0302 	mvn.w	r3, #2
 800b80c:	e040      	b.n	800b890 <VAT_Param_Set+0xdc>
    }

    /* Validate range (for numeric types) */
    if (pParam->data_type == CIP_DATA_TYPE_USINT ||
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	799b      	ldrb	r3, [r3, #6]
 800b812:	2bc6      	cmp	r3, #198	@ 0xc6
 800b814:	d007      	beq.n	800b826 <VAT_Param_Set+0x72>
        pParam->data_type == CIP_DATA_TYPE_UINT ||
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	799b      	ldrb	r3, [r3, #6]
    if (pParam->data_type == CIP_DATA_TYPE_USINT ||
 800b81a:	2bc7      	cmp	r3, #199	@ 0xc7
 800b81c:	d003      	beq.n	800b826 <VAT_Param_Set+0x72>
        pParam->data_type == CIP_DATA_TYPE_INT) {
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	799b      	ldrb	r3, [r3, #6]
        pParam->data_type == CIP_DATA_TYPE_UINT ||
 800b822:	2bc3      	cmp	r3, #195	@ 0xc3
 800b824:	d127      	bne.n	800b876 <VAT_Param_Set+0xc2>

        int32_t value = 0;
 800b826:	2300      	movs	r3, #0
 800b828:	617b      	str	r3, [r7, #20]
        switch (pParam->data_type) {
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	799b      	ldrb	r3, [r3, #6]
 800b82e:	2bc7      	cmp	r3, #199	@ 0xc7
 800b830:	d009      	beq.n	800b846 <VAT_Param_Set+0x92>
 800b832:	2bc7      	cmp	r3, #199	@ 0xc7
 800b834:	dc10      	bgt.n	800b858 <VAT_Param_Set+0xa4>
 800b836:	2bc3      	cmp	r3, #195	@ 0xc3
 800b838:	d009      	beq.n	800b84e <VAT_Param_Set+0x9a>
 800b83a:	2bc6      	cmp	r3, #198	@ 0xc6
 800b83c:	d10c      	bne.n	800b858 <VAT_Param_Set+0xa4>
            case CIP_DATA_TYPE_USINT:
                value = *(uint8_t*)pData;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	617b      	str	r3, [r7, #20]
                break;
 800b844:	e008      	b.n	800b858 <VAT_Param_Set+0xa4>
            case CIP_DATA_TYPE_UINT:
                value = *(uint16_t*)pData;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	881b      	ldrh	r3, [r3, #0]
 800b84a:	617b      	str	r3, [r7, #20]
                break;
 800b84c:	e004      	b.n	800b858 <VAT_Param_Set+0xa4>
            case CIP_DATA_TYPE_INT:
                value = *(int16_t*)pData;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b854:	617b      	str	r3, [r7, #20]
                break;
 800b856:	bf00      	nop
        }

        if (value < pParam->min_value || value > pParam->max_value) {
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b85e:	697a      	ldr	r2, [r7, #20]
 800b860:	429a      	cmp	r2, r3
 800b862:	db05      	blt.n	800b870 <VAT_Param_Set+0xbc>
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b86a:	697a      	ldr	r2, [r7, #20]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	dd02      	ble.n	800b876 <VAT_Param_Set+0xc2>
            return -4;  /* Out of range */
 800b870:	f06f 0303 	mvn.w	r3, #3
 800b874:	e00c      	b.n	800b890 <VAT_Param_Set+0xdc>
        }
    }

    /* Set data */
    memcpy(pParam->data, pData, size);
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	33e4      	adds	r3, #228	@ 0xe4
 800b87a:	7aba      	ldrb	r2, [r7, #10]
 800b87c:	6879      	ldr	r1, [r7, #4]
 800b87e:	4618      	mov	r0, r3
 800b880:	f010 f855 	bl	801b92e <memcpy>

    /* Mark as modified */
    VAT_Param_SetModified(ptManager, param_id);
 800b884:	7afb      	ldrb	r3, [r7, #11]
 800b886:	4619      	mov	r1, r3
 800b888:	68f8      	ldr	r0, [r7, #12]
 800b88a:	f000 f805 	bl	800b898 <VAT_Param_SetModified>

    return 0;
 800b88e:	2300      	movs	r3, #0
}
 800b890:	4618      	mov	r0, r3
 800b892:	3718      	adds	r7, #24
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <VAT_Param_SetModified>:

    ptManager->modified[byte_index] &= ~(1 << bit_index);
}

void VAT_Param_SetModified(VAT_PARAM_MANAGER_T* ptManager, uint8_t param_id)
{
 800b898:	b480      	push	{r7}
 800b89a:	b085      	sub	sp, #20
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	70fb      	strb	r3, [r7, #3]
    if (param_id < 1 || param_id > 99) {
 800b8a4:	78fb      	ldrb	r3, [r7, #3]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d02c      	beq.n	800b904 <VAT_Param_SetModified+0x6c>
 800b8aa:	78fb      	ldrb	r3, [r7, #3]
 800b8ac:	2b63      	cmp	r3, #99	@ 0x63
 800b8ae:	d829      	bhi.n	800b904 <VAT_Param_SetModified+0x6c>
        return;
    }

    uint8_t byte_index = (param_id - 1) / 8;
 800b8b0:	78fb      	ldrb	r3, [r7, #3]
 800b8b2:	3b01      	subs	r3, #1
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	da00      	bge.n	800b8ba <VAT_Param_SetModified+0x22>
 800b8b8:	3307      	adds	r3, #7
 800b8ba:	10db      	asrs	r3, r3, #3
 800b8bc:	73fb      	strb	r3, [r7, #15]
    uint8_t bit_index = (param_id - 1) % 8;
 800b8be:	78fb      	ldrb	r3, [r7, #3]
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	425a      	negs	r2, r3
 800b8c4:	f003 0307 	and.w	r3, r3, #7
 800b8c8:	f002 0207 	and.w	r2, r2, #7
 800b8cc:	bf58      	it	pl
 800b8ce:	4253      	negpl	r3, r2
 800b8d0:	73bb      	strb	r3, [r7, #14]

    ptManager->modified[byte_index] |= (1 << bit_index);
 800b8d2:	7bfb      	ldrb	r3, [r7, #15]
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	4413      	add	r3, r2
 800b8d8:	f503 43c9 	add.w	r3, r3, #25728	@ 0x6480
 800b8dc:	330d      	adds	r3, #13
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	b25a      	sxtb	r2, r3
 800b8e2:	7bbb      	ldrb	r3, [r7, #14]
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ea:	b25b      	sxtb	r3, r3
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	b25a      	sxtb	r2, r3
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
 800b8f2:	b2d1      	uxtb	r1, r2
 800b8f4:	687a      	ldr	r2, [r7, #4]
 800b8f6:	4413      	add	r3, r2
 800b8f8:	f503 43c9 	add.w	r3, r3, #25728	@ 0x6480
 800b8fc:	330d      	adds	r3, #13
 800b8fe:	460a      	mov	r2, r1
 800b900:	701a      	strb	r2, [r3, #0]
 800b902:	e000      	b.n	800b906 <VAT_Param_SetModified+0x6e>
        return;
 800b904:	bf00      	nop
}
 800b906:	3714      	adds	r7, #20
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <AppDNS_VAT_RegisterObject>:

/***************************************************************************************************
 * Register a single VAT object at the stack
 ***************************************************************************************************/
static uint32_t AppDNS_VAT_RegisterObject(APP_DATA_T* ptAppData, uint32_t ulClass, uint32_t ulOptionFlags)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b086      	sub	sp, #24
 800b914:	af00      	add	r7, sp, #0
 800b916:	60f8      	str	r0, [r7, #12]
 800b918:	60b9      	str	r1, [r7, #8]
 800b91a:	607a      	str	r2, [r7, #4]
  uint32_t ulRet = CIFX_NO_ERROR;
 800b91c:	2300      	movs	r3, #0
 800b91e:	617b      	str	r3, [r7, #20]
  DNS_PACKET_REGISTER_CLASS_REQ_T* ptReq =
      (DNS_PACKET_REGISTER_CLASS_REQ_T*)AppDNS_GlobalPacket_Init(ptAppData);
 800b920:	68f8      	ldr	r0, [r7, #12]
 800b922:	f001 fa77 	bl	800ce14 <AppDNS_GlobalPacket_Init>
 800b926:	6138      	str	r0, [r7, #16]

  /* Prepare packet to register object */
  ptReq->tData.ulClass = ulClass;
 800b928:	693b      	ldr	r3, [r7, #16]
 800b92a:	68ba      	ldr	r2, [r7, #8]
 800b92c:	629a      	str	r2, [r3, #40]	@ 0x28
  ptReq->tData.ulServiceMask = ulOptionFlags;
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	687a      	ldr	r2, [r7, #4]
 800b932:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Issue Register Object Request */
  ptReq->tHead.ulCmd = DNS_CMD_REGISTER_CLASS_REQ;
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	2200      	movs	r2, #0
 800b938:	f042 0206 	orr.w	r2, r2, #6
 800b93c:	771a      	strb	r2, [r3, #28]
 800b93e:	2200      	movs	r2, #0
 800b940:	f062 024e 	orn	r2, r2, #78	@ 0x4e
 800b944:	775a      	strb	r2, [r3, #29]
 800b946:	2200      	movs	r2, #0
 800b948:	779a      	strb	r2, [r3, #30]
 800b94a:	2200      	movs	r2, #0
 800b94c:	77da      	strb	r2, [r3, #31]
  ptReq->tHead.ulLen = DNS_REGISTER_CLASS_REQ_SIZE;
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	2200      	movs	r2, #0
 800b952:	f042 0208 	orr.w	r2, r2, #8
 800b956:	741a      	strb	r2, [r3, #16]
 800b958:	2200      	movs	r2, #0
 800b95a:	745a      	strb	r2, [r3, #17]
 800b95c:	2200      	movs	r2, #0
 800b95e:	749a      	strb	r2, [r3, #18]
 800b960:	2200      	movs	r2, #0
 800b962:	74da      	strb	r2, [r3, #19]

  ulRet = AppDNS_GlobalPacket_SendReceive(ptAppData);
 800b964:	68f8      	ldr	r0, [r7, #12]
 800b966:	f001 fa11 	bl	800cd8c <AppDNS_GlobalPacket_SendReceive>
 800b96a:	6178      	str	r0, [r7, #20]

  if (ulRet == CIFX_NO_ERROR) {
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d10b      	bne.n	800b98a <AppDNS_VAT_RegisterObject+0x7a>
    printf("[VAT] Registered Object Class 0x%02X (MaxInst=%d)\r\n",
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	2b64      	cmp	r3, #100	@ 0x64
 800b976:	d101      	bne.n	800b97c <AppDNS_VAT_RegisterObject+0x6c>
 800b978:	2363      	movs	r3, #99	@ 0x63
 800b97a:	e000      	b.n	800b97e <AppDNS_VAT_RegisterObject+0x6e>
 800b97c:	2301      	movs	r3, #1
 800b97e:	461a      	mov	r2, r3
 800b980:	68b9      	ldr	r1, [r7, #8]
 800b982:	4807      	ldr	r0, [pc, #28]	@ (800b9a0 <AppDNS_VAT_RegisterObject+0x90>)
 800b984:	f00f fd76 	bl	801b474 <iprintf>
 800b988:	e004      	b.n	800b994 <AppDNS_VAT_RegisterObject+0x84>
           (unsigned int)ulClass,
           (ulClass == VAT_CLASS_PARAMETER) ? VAT_CLASS_PARAMETER_MAX_INST : VAT_CLASS_DIAGNOSTIC_MAX_INST);
  } else {
    printf("[VAT] ERROR: Failed to register Class 0x%02X: 0x%08X\r\n",
 800b98a:	697a      	ldr	r2, [r7, #20]
 800b98c:	68b9      	ldr	r1, [r7, #8]
 800b98e:	4805      	ldr	r0, [pc, #20]	@ (800b9a4 <AppDNS_VAT_RegisterObject+0x94>)
 800b990:	f00f fd70 	bl	801b474 <iprintf>
           (unsigned int)ulClass, (unsigned int)ulRet);
  }

  return ulRet;
 800b994:	697b      	ldr	r3, [r7, #20]
}
 800b996:	4618      	mov	r0, r3
 800b998:	3718      	adds	r7, #24
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop
 800b9a0:	0801eebc 	.word	0x0801eebc
 800b9a4:	0801eef0 	.word	0x0801eef0

0800b9a8 <AppDNS_VAT_UserObject_Registration>:

/***************************************************************************************************
 * Register all VAT objects at the stack at startup
 ***************************************************************************************************/
uint32_t AppDNS_VAT_UserObject_Registration(APP_DATA_T* ptAppData)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  uint32_t ulIdx = 0;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	60fb      	str	r3, [r7, #12]
  uint32_t ulRet = 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	60bb      	str	r3, [r7, #8]

  printf("[VAT] Registering VAT User Objects...\r\n");
 800b9b8:	4818      	ldr	r0, [pc, #96]	@ (800ba1c <AppDNS_VAT_UserObject_Registration+0x74>)
 800b9ba:	f00f fdcb 	bl	801b554 <puts>

  for (ulIdx = 0; (ulIdx < s_ulVatCipRegisterObjDirEntries) && (ulRet == 0); ulIdx++)
 800b9be:	2300      	movs	r3, #0
 800b9c0:	60fb      	str	r3, [r7, #12]
 800b9c2:	e018      	b.n	800b9f6 <AppDNS_VAT_UserObject_Registration+0x4e>
  {
    ulRet = AppDNS_VAT_RegisterObject(ptAppData,
 800b9c4:	4916      	ldr	r1, [pc, #88]	@ (800ba20 <AppDNS_VAT_UserObject_Registration+0x78>)
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	4613      	mov	r3, r2
 800b9ca:	005b      	lsls	r3, r3, #1
 800b9cc:	4413      	add	r3, r2
 800b9ce:	009b      	lsls	r3, r3, #2
 800b9d0:	440b      	add	r3, r1
 800b9d2:	6819      	ldr	r1, [r3, #0]
 800b9d4:	4812      	ldr	r0, [pc, #72]	@ (800ba20 <AppDNS_VAT_UserObject_Registration+0x78>)
 800b9d6:	68fa      	ldr	r2, [r7, #12]
 800b9d8:	4613      	mov	r3, r2
 800b9da:	005b      	lsls	r3, r3, #1
 800b9dc:	4413      	add	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4403      	add	r3, r0
 800b9e2:	3304      	adds	r3, #4
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f7ff ff91 	bl	800b910 <AppDNS_VAT_RegisterObject>
 800b9ee:	60b8      	str	r0, [r7, #8]
  for (ulIdx = 0; (ulIdx < s_ulVatCipRegisterObjDirEntries) && (ulRet == 0); ulIdx++)
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	60fb      	str	r3, [r7, #12]
 800b9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800ba24 <AppDNS_VAT_UserObject_Registration+0x7c>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	68fa      	ldr	r2, [r7, #12]
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d202      	bcs.n	800ba06 <AppDNS_VAT_UserObject_Registration+0x5e>
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d0de      	beq.n	800b9c4 <AppDNS_VAT_UserObject_Registration+0x1c>
                                      s_atVatCipRegisterObjDir[ulIdx].ulClass,
                                      s_atVatCipRegisterObjDir[ulIdx].ulOptionFlags);
  }

  if (ulRet == 0) {
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d102      	bne.n	800ba12 <AppDNS_VAT_UserObject_Registration+0x6a>
    printf("[VAT] All VAT User Objects registered successfully\r\n");
 800ba0c:	4806      	ldr	r0, [pc, #24]	@ (800ba28 <AppDNS_VAT_UserObject_Registration+0x80>)
 800ba0e:	f00f fda1 	bl	801b554 <puts>
  }

  return ulRet;
 800ba12:	68bb      	ldr	r3, [r7, #8]
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3710      	adds	r7, #16
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}
 800ba1c:	0801ef28 	.word	0x0801ef28
 800ba20:	20000014 	.word	0x20000014
 800ba24:	2000002c 	.word	0x2000002c
 800ba28:	0801ef50 	.word	0x0801ef50

0800ba2c <AppDNS_VAT_UserObject_IsRegistered>:

/***************************************************************************************************
 * Check if a requested object is a registered VAT user object
 ***************************************************************************************************/
bool AppDNS_VAT_UserObject_IsRegistered(uint32_t ulClass, uint32_t ulInstance)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
  uint32_t ulIdx = 0;
 800ba36:	2300      	movs	r3, #0
 800ba38:	60fb      	str	r3, [r7, #12]

  for (ulIdx = 0; ulIdx < s_ulVatCipRegisterObjDirEntries; ulIdx++)
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	60fb      	str	r3, [r7, #12]
 800ba3e:	e02e      	b.n	800ba9e <AppDNS_VAT_UserObject_IsRegistered+0x72>
  {
    if (ulClass == s_atVatCipRegisterObjDir[ulIdx].ulClass)
 800ba40:	491c      	ldr	r1, [pc, #112]	@ (800bab4 <AppDNS_VAT_UserObject_IsRegistered+0x88>)
 800ba42:	68fa      	ldr	r2, [r7, #12]
 800ba44:	4613      	mov	r3, r2
 800ba46:	005b      	lsls	r3, r3, #1
 800ba48:	4413      	add	r3, r2
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	440b      	add	r3, r1
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	687a      	ldr	r2, [r7, #4]
 800ba52:	429a      	cmp	r2, r3
 800ba54:	d120      	bne.n	800ba98 <AppDNS_VAT_UserObject_IsRegistered+0x6c>
    {
      /* Instance must be >= 1 and <= MaxInstance */
      if (ulInstance >= 1 && ulInstance <= s_atVatCipRegisterObjDir[ulIdx].ulMaxInstance)
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d00d      	beq.n	800ba78 <AppDNS_VAT_UserObject_IsRegistered+0x4c>
 800ba5c:	4915      	ldr	r1, [pc, #84]	@ (800bab4 <AppDNS_VAT_UserObject_IsRegistered+0x88>)
 800ba5e:	68fa      	ldr	r2, [r7, #12]
 800ba60:	4613      	mov	r3, r2
 800ba62:	005b      	lsls	r3, r3, #1
 800ba64:	4413      	add	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	440b      	add	r3, r1
 800ba6a:	3308      	adds	r3, #8
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	683a      	ldr	r2, [r7, #0]
 800ba70:	429a      	cmp	r2, r3
 800ba72:	d801      	bhi.n	800ba78 <AppDNS_VAT_UserObject_IsRegistered+0x4c>
      {
        return true;
 800ba74:	2301      	movs	r3, #1
 800ba76:	e018      	b.n	800baaa <AppDNS_VAT_UserObject_IsRegistered+0x7e>
      else
      {
        printf("[VAT] Invalid instance %u for Class 0x%02X (Max=%u)\r\n",
               (unsigned int)ulInstance,
               (unsigned int)ulClass,
               (unsigned int)s_atVatCipRegisterObjDir[ulIdx].ulMaxInstance);
 800ba78:	490e      	ldr	r1, [pc, #56]	@ (800bab4 <AppDNS_VAT_UserObject_IsRegistered+0x88>)
 800ba7a:	68fa      	ldr	r2, [r7, #12]
 800ba7c:	4613      	mov	r3, r2
 800ba7e:	005b      	lsls	r3, r3, #1
 800ba80:	4413      	add	r3, r2
 800ba82:	009b      	lsls	r3, r3, #2
 800ba84:	440b      	add	r3, r1
 800ba86:	3308      	adds	r3, #8
 800ba88:	681b      	ldr	r3, [r3, #0]
        printf("[VAT] Invalid instance %u for Class 0x%02X (Max=%u)\r\n",
 800ba8a:	687a      	ldr	r2, [r7, #4]
 800ba8c:	6839      	ldr	r1, [r7, #0]
 800ba8e:	480a      	ldr	r0, [pc, #40]	@ (800bab8 <AppDNS_VAT_UserObject_IsRegistered+0x8c>)
 800ba90:	f00f fcf0 	bl	801b474 <iprintf>
        return false;
 800ba94:	2300      	movs	r3, #0
 800ba96:	e008      	b.n	800baaa <AppDNS_VAT_UserObject_IsRegistered+0x7e>
  for (ulIdx = 0; ulIdx < s_ulVatCipRegisterObjDirEntries; ulIdx++)
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	60fb      	str	r3, [r7, #12]
 800ba9e:	4b07      	ldr	r3, [pc, #28]	@ (800babc <AppDNS_VAT_UserObject_IsRegistered+0x90>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	68fa      	ldr	r2, [r7, #12]
 800baa4:	429a      	cmp	r2, r3
 800baa6:	d3cb      	bcc.n	800ba40 <AppDNS_VAT_UserObject_IsRegistered+0x14>
      }
    }
  }

  return false;
 800baa8:	2300      	movs	r3, #0
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3710      	adds	r7, #16
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	20000014 	.word	0x20000014
 800bab8:	0801ef84 	.word	0x0801ef84
 800babc:	2000002c 	.word	0x2000002c

0800bac0 <AppDNS_VAT_HandleParameterObject>:
static void AppDNS_VAT_HandleParameterObject(DNS_PACKET_CIP_SERVICE_IND_T* ptInd,
                                               DNS_PACKET_CIP_SERVICE_RES_T* ptRes,
                                               uint32_t* pulResDataSize,
                                               uint32_t* pulGRC,
                                               uint32_t* pulERC)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b096      	sub	sp, #88	@ 0x58
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	60f8      	str	r0, [r7, #12]
 800bac8:	60b9      	str	r1, [r7, #8]
 800baca:	607a      	str	r2, [r7, #4]
 800bacc:	603b      	str	r3, [r7, #0]
  uint32_t ulGRC = CIP_GRC_SUCCESS;
 800bace:	2300      	movs	r3, #0
 800bad0:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t ulERC = 0;
 800bad2:	2300      	movs	r3, #0
 800bad4:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t ulResDataSize = 0;
 800bad6:	2300      	movs	r3, #0
 800bad8:	653b      	str	r3, [r7, #80]	@ 0x50

  uint8_t bParamId = (uint8_t)ptInd->tData.ulInstance;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  uint8_t bService = (uint8_t)ptInd->tData.ulService;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bae6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

  switch (bService)
 800baea:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800baee:	2b0e      	cmp	r3, #14
 800baf0:	d002      	beq.n	800baf8 <AppDNS_VAT_HandleParameterObject+0x38>
 800baf2:	2b10      	cmp	r3, #16
 800baf4:	d056      	beq.n	800bba4 <AppDNS_VAT_HandleParameterObject+0xe4>
 800baf6:	e0c2      	b.n	800bc7e <AppDNS_VAT_HandleParameterObject+0x1be>
  {
    case CIP_SERVICE_GET_ATTRIBUTE_SINGLE:
    {
      /* Read parameter value */
      uint8_t abData[32] = {0};
 800baf8:	2300      	movs	r3, #0
 800bafa:	613b      	str	r3, [r7, #16]
 800bafc:	f107 0314 	add.w	r3, r7, #20
 800bb00:	2200      	movs	r2, #0
 800bb02:	601a      	str	r2, [r3, #0]
 800bb04:	605a      	str	r2, [r3, #4]
 800bb06:	609a      	str	r2, [r3, #8]
 800bb08:	60da      	str	r2, [r3, #12]
 800bb0a:	611a      	str	r2, [r3, #16]
 800bb0c:	615a      	str	r2, [r3, #20]
 800bb0e:	619a      	str	r2, [r3, #24]
      uint8_t bSize = 0;
 800bb10:	2300      	movs	r3, #0
 800bb12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

      int32_t lRet = VAT_Param_Get(&g_tParamManager, bParamId, abData, &bSize);
 800bb16:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800bb1a:	f107 0210 	add.w	r2, r7, #16
 800bb1e:	f897 1043 	ldrb.w	r1, [r7, #67]	@ 0x43
 800bb22:	4862      	ldr	r0, [pc, #392]	@ (800bcac <AppDNS_VAT_HandleParameterObject+0x1ec>)
 800bb24:	f7ff fe14 	bl	800b750 <VAT_Param_Get>
 800bb28:	6378      	str	r0, [r7, #52]	@ 0x34

      if (lRet == 0)
 800bb2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d130      	bne.n	800bb92 <AppDNS_VAT_HandleParameterObject+0xd2>
      {
        /* Success - copy data to response */
        memcpy(ptRes->tData.abData, abData, bSize);
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	3344      	adds	r3, #68	@ 0x44
 800bb34:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800bb38:	f107 0110 	add.w	r1, r7, #16
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f00f fef6 	bl	801b92e <memcpy>
        ulResDataSize = bSize;
 800bb42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bb46:	653b      	str	r3, [r7, #80]	@ 0x50
        ulGRC = CIP_GRC_SUCCESS;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	657b      	str	r3, [r7, #84]	@ 0x54

        printf("[VAT Param] GET Param%u: ", bParamId);
 800bb4c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bb50:	4619      	mov	r1, r3
 800bb52:	4857      	ldr	r0, [pc, #348]	@ (800bcb0 <AppDNS_VAT_HandleParameterObject+0x1f0>)
 800bb54:	f00f fc8e 	bl	801b474 <iprintf>
        for (uint8_t i = 0; i < bSize; i++) {
 800bb58:	2300      	movs	r3, #0
 800bb5a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800bb5e:	e00e      	b.n	800bb7e <AppDNS_VAT_HandleParameterObject+0xbe>
          printf("%02X ", abData[i]);
 800bb60:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bb64:	3358      	adds	r3, #88	@ 0x58
 800bb66:	443b      	add	r3, r7
 800bb68:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	4851      	ldr	r0, [pc, #324]	@ (800bcb4 <AppDNS_VAT_HandleParameterObject+0x1f4>)
 800bb70:	f00f fc80 	bl	801b474 <iprintf>
        for (uint8_t i = 0; i < bSize; i++) {
 800bb74:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bb78:	3301      	adds	r3, #1
 800bb7a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800bb7e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bb82:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d3ea      	bcc.n	800bb60 <AppDNS_VAT_HandleParameterObject+0xa0>
        }
        printf("\r\n");
 800bb8a:	484b      	ldr	r0, [pc, #300]	@ (800bcb8 <AppDNS_VAT_HandleParameterObject+0x1f8>)
 800bb8c:	f00f fce2 	bl	801b554 <puts>
      {
        ulGRC = CIP_GRC_ATTRIBUTE_NOT_SUPPORTED;
        printf("[VAT Param] ERROR: Param%u not found\r\n", bParamId);
      }
    }
    break;
 800bb90:	e07e      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>
        ulGRC = CIP_GRC_ATTRIBUTE_NOT_SUPPORTED;
 800bb92:	2314      	movs	r3, #20
 800bb94:	657b      	str	r3, [r7, #84]	@ 0x54
        printf("[VAT Param] ERROR: Param%u not found\r\n", bParamId);
 800bb96:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	4847      	ldr	r0, [pc, #284]	@ (800bcbc <AppDNS_VAT_HandleParameterObject+0x1fc>)
 800bb9e:	f00f fc69 	bl	801b474 <iprintf>
    break;
 800bba2:	e075      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>

    case CIP_SERVICE_SET_ATTRIBUTE_SINGLE:
    {
      /* Write parameter value */
      uint32_t ulDataLength = ptInd->tHead.ulLen - DNS_CIP_SERVICE_IND_SIZE;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	691b      	ldr	r3, [r3, #16]
 800bba8:	3b14      	subs	r3, #20
 800bbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if (ulDataLength == 0)
 800bbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d108      	bne.n	800bbc4 <AppDNS_VAT_HandleParameterObject+0x104>
      {
        /* Reset to default */
        ulGRC = CIP_GRC_SUCCESS;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	657b      	str	r3, [r7, #84]	@ 0x54
        printf("[VAT Param] RESET Param%u to default\r\n", bParamId);
 800bbb6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbba:	4619      	mov	r1, r3
 800bbbc:	4840      	ldr	r0, [pc, #256]	@ (800bcc0 <AppDNS_VAT_HandleParameterObject+0x200>)
 800bbbe:	f00f fc59 	bl	801b474 <iprintf>
          ulGRC = CIP_GRC_ATTRIBUTE_NOT_SUPPORTED;
          printf("[VAT Param] ERROR: Param%u not supported\r\n", bParamId);
        }
      }
    }
    break;
 800bbc2:	e065      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>
                                     ptInd->tData.abData, (uint8_t)ulDataLength);
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
        int32_t lRet = VAT_Param_Set(&g_tParamManager, bParamId,
 800bbca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	f897 1043 	ldrb.w	r1, [r7, #67]	@ 0x43
 800bbd2:	4836      	ldr	r0, [pc, #216]	@ (800bcac <AppDNS_VAT_HandleParameterObject+0x1ec>)
 800bbd4:	f7ff fdee 	bl	800b7b4 <VAT_Param_Set>
 800bbd8:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (lRet == 0)
 800bbda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d11e      	bne.n	800bc1e <AppDNS_VAT_HandleParameterObject+0x15e>
          ulGRC = CIP_GRC_SUCCESS;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	657b      	str	r3, [r7, #84]	@ 0x54
          printf("[VAT Param] SET Param%u: ", bParamId);
 800bbe4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbe8:	4619      	mov	r1, r3
 800bbea:	4836      	ldr	r0, [pc, #216]	@ (800bcc4 <AppDNS_VAT_HandleParameterObject+0x204>)
 800bbec:	f00f fc42 	bl	801b474 <iprintf>
          for (uint32_t i = 0; i < ulDataLength; i++) {
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbf4:	e00b      	b.n	800bc0e <AppDNS_VAT_HandleParameterObject+0x14e>
            printf("%02X ", ptInd->tData.abData[i]);
 800bbf6:	68fa      	ldr	r2, [r7, #12]
 800bbf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbfa:	4413      	add	r3, r2
 800bbfc:	333c      	adds	r3, #60	@ 0x3c
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	4619      	mov	r1, r3
 800bc02:	482c      	ldr	r0, [pc, #176]	@ (800bcb4 <AppDNS_VAT_HandleParameterObject+0x1f4>)
 800bc04:	f00f fc36 	bl	801b474 <iprintf>
          for (uint32_t i = 0; i < ulDataLength; i++) {
 800bc08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d3ef      	bcc.n	800bbf6 <AppDNS_VAT_HandleParameterObject+0x136>
          printf("\r\n");
 800bc16:	4828      	ldr	r0, [pc, #160]	@ (800bcb8 <AppDNS_VAT_HandleParameterObject+0x1f8>)
 800bc18:	f00f fc9c 	bl	801b554 <puts>
    break;
 800bc1c:	e038      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>
        else if (lRet == -2)
 800bc1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc20:	f113 0f02 	cmn.w	r3, #2
 800bc24:	d108      	bne.n	800bc38 <AppDNS_VAT_HandleParameterObject+0x178>
          ulGRC = CIP_GRC_TOO_MUCH_DATA;
 800bc26:	2315      	movs	r3, #21
 800bc28:	657b      	str	r3, [r7, #84]	@ 0x54
          printf("[VAT Param] ERROR: Param%u is READ-ONLY\r\n", bParamId);
 800bc2a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc2e:	4619      	mov	r1, r3
 800bc30:	4825      	ldr	r0, [pc, #148]	@ (800bcc8 <AppDNS_VAT_HandleParameterObject+0x208>)
 800bc32:	f00f fc1f 	bl	801b474 <iprintf>
    break;
 800bc36:	e02b      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>
        else if (lRet == -3)
 800bc38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc3a:	f113 0f03 	cmn.w	r3, #3
 800bc3e:	d108      	bne.n	800bc52 <AppDNS_VAT_HandleParameterObject+0x192>
          ulGRC = CIP_GRC_INVALID_ATTRIBUTE_VALUE;
 800bc40:	2309      	movs	r3, #9
 800bc42:	657b      	str	r3, [r7, #84]	@ 0x54
          printf("[VAT Param] ERROR: Invalid size for Param%u\r\n", bParamId);
 800bc44:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc48:	4619      	mov	r1, r3
 800bc4a:	4820      	ldr	r0, [pc, #128]	@ (800bccc <AppDNS_VAT_HandleParameterObject+0x20c>)
 800bc4c:	f00f fc12 	bl	801b474 <iprintf>
    break;
 800bc50:	e01e      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>
        else if (lRet == -4)
 800bc52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc54:	f113 0f04 	cmn.w	r3, #4
 800bc58:	d108      	bne.n	800bc6c <AppDNS_VAT_HandleParameterObject+0x1ac>
          ulGRC = CIP_GRC_INVALID_ATTRIBUTE_VALUE;
 800bc5a:	2309      	movs	r3, #9
 800bc5c:	657b      	str	r3, [r7, #84]	@ 0x54
          printf("[VAT Param] ERROR: Value out of range for Param%u\r\n", bParamId);
 800bc5e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc62:	4619      	mov	r1, r3
 800bc64:	481a      	ldr	r0, [pc, #104]	@ (800bcd0 <AppDNS_VAT_HandleParameterObject+0x210>)
 800bc66:	f00f fc05 	bl	801b474 <iprintf>
    break;
 800bc6a:	e011      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>
          ulGRC = CIP_GRC_ATTRIBUTE_NOT_SUPPORTED;
 800bc6c:	2314      	movs	r3, #20
 800bc6e:	657b      	str	r3, [r7, #84]	@ 0x54
          printf("[VAT Param] ERROR: Param%u not supported\r\n", bParamId);
 800bc70:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc74:	4619      	mov	r1, r3
 800bc76:	4817      	ldr	r0, [pc, #92]	@ (800bcd4 <AppDNS_VAT_HandleParameterObject+0x214>)
 800bc78:	f00f fbfc 	bl	801b474 <iprintf>
    break;
 800bc7c:	e008      	b.n	800bc90 <AppDNS_VAT_HandleParameterObject+0x1d0>

    default:
      ulGRC = CIP_GRC_SERVICE_NOT_SUPPORTED;
 800bc7e:	2308      	movs	r3, #8
 800bc80:	657b      	str	r3, [r7, #84]	@ 0x54
      printf("[VAT Param] ERROR: Service 0x%02X not supported\r\n", bService);
 800bc82:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800bc86:	4619      	mov	r1, r3
 800bc88:	4813      	ldr	r0, [pc, #76]	@ (800bcd8 <AppDNS_VAT_HandleParameterObject+0x218>)
 800bc8a:	f00f fbf3 	bl	801b474 <iprintf>
      break;
 800bc8e:	bf00      	nop
  }

  *pulGRC = ulGRC;
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc94:	601a      	str	r2, [r3, #0]
  *pulERC = ulERC;
 800bc96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bc9a:	601a      	str	r2, [r3, #0]
  *pulResDataSize = ulResDataSize;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bca0:	601a      	str	r2, [r3, #0]
}
 800bca2:	bf00      	nop
 800bca4:	3758      	adds	r7, #88	@ 0x58
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
 800bcaa:	bf00      	nop
 800bcac:	2000064c 	.word	0x2000064c
 800bcb0:	0801efbc 	.word	0x0801efbc
 800bcb4:	0801efd8 	.word	0x0801efd8
 800bcb8:	0801efe0 	.word	0x0801efe0
 800bcbc:	0801efe4 	.word	0x0801efe4
 800bcc0:	0801f00c 	.word	0x0801f00c
 800bcc4:	0801f034 	.word	0x0801f034
 800bcc8:	0801f050 	.word	0x0801f050
 800bccc:	0801f07c 	.word	0x0801f07c
 800bcd0:	0801f0ac 	.word	0x0801f0ac
 800bcd4:	0801f0e0 	.word	0x0801f0e0
 800bcd8:	0801f10c 	.word	0x0801f10c

0800bcdc <AppDNS_VAT_HandleDiagnosticObject>:
static void AppDNS_VAT_HandleDiagnosticObject(DNS_PACKET_CIP_SERVICE_IND_T* ptInd,
                                                DNS_PACKET_CIP_SERVICE_RES_T* ptRes,
                                                uint32_t* pulResDataSize,
                                                uint32_t* pulGRC,
                                                uint32_t* pulERC)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b08a      	sub	sp, #40	@ 0x28
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	60f8      	str	r0, [r7, #12]
 800bce4:	60b9      	str	r1, [r7, #8]
 800bce6:	607a      	str	r2, [r7, #4]
 800bce8:	603b      	str	r3, [r7, #0]
  uint32_t ulGRC = CIP_GRC_SUCCESS;
 800bcea:	2300      	movs	r3, #0
 800bcec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ulERC = 0;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	617b      	str	r3, [r7, #20]
  uint32_t ulResDataSize = 0;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	623b      	str	r3, [r7, #32]

  uint8_t bAttribute = (uint8_t)ptInd->tData.ulAttribute;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcfa:	74fb      	strb	r3, [r7, #19]
  uint8_t bService = (uint8_t)ptInd->tData.ulService;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd00:	74bb      	strb	r3, [r7, #18]

  switch (bService)
 800bd02:	7cbb      	ldrb	r3, [r7, #18]
 800bd04:	2b05      	cmp	r3, #5
 800bd06:	f000 808a 	beq.w	800be1e <AppDNS_VAT_HandleDiagnosticObject+0x142>
 800bd0a:	2b0e      	cmp	r3, #14
 800bd0c:	f040 808f 	bne.w	800be2e <AppDNS_VAT_HandleDiagnosticObject+0x152>
  {
    case CIP_SERVICE_GET_ATTRIBUTE_SINGLE:
    {
      uint8_t* pbSrc = NULL;
 800bd10:	2300      	movs	r3, #0
 800bd12:	61fb      	str	r3, [r7, #28]
      uint8_t bSize = 0;
 800bd14:	2300      	movs	r3, #0
 800bd16:	76fb      	strb	r3, [r7, #27]

      /* Map attribute to diagnostic data */
      switch (bAttribute)
 800bd18:	7cfb      	ldrb	r3, [r7, #19]
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	2b0e      	cmp	r3, #14
 800bd1e:	d84e      	bhi.n	800bdbe <AppDNS_VAT_HandleDiagnosticObject+0xe2>
 800bd20:	a201      	add	r2, pc, #4	@ (adr r2, 800bd28 <AppDNS_VAT_HandleDiagnosticObject+0x4c>)
 800bd22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd26:	bf00      	nop
 800bd28:	0800bd65 	.word	0x0800bd65
 800bd2c:	0800bd6f 	.word	0x0800bd6f
 800bd30:	0800bd79 	.word	0x0800bd79
 800bd34:	0800bd83 	.word	0x0800bd83
 800bd38:	0800bdbf 	.word	0x0800bdbf
 800bd3c:	0800bd8d 	.word	0x0800bd8d
 800bd40:	0800bd97 	.word	0x0800bd97
 800bd44:	0800bda1 	.word	0x0800bda1
 800bd48:	0800bdbf 	.word	0x0800bdbf
 800bd4c:	0800bdbf 	.word	0x0800bdbf
 800bd50:	0800bdbf 	.word	0x0800bdbf
 800bd54:	0800bdbf 	.word	0x0800bdbf
 800bd58:	0800bdbf 	.word	0x0800bdbf
 800bd5c:	0800bdab 	.word	0x0800bdab
 800bd60:	0800bdb5 	.word	0x0800bdb5
      {
        case 1:  /* Uptime */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.ulUptimeSeconds;
 800bd64:	4b3d      	ldr	r3, [pc, #244]	@ (800be5c <AppDNS_VAT_HandleDiagnosticObject+0x180>)
 800bd66:	61fb      	str	r3, [r7, #28]
          bSize = 4;
 800bd68:	2304      	movs	r3, #4
 800bd6a:	76fb      	strb	r3, [r7, #27]
          break;
 800bd6c:	e02f      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 2:  /* Total Cycles */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.ulTotalCycles;
 800bd6e:	4b3c      	ldr	r3, [pc, #240]	@ (800be60 <AppDNS_VAT_HandleDiagnosticObject+0x184>)
 800bd70:	61fb      	str	r3, [r7, #28]
          bSize = 4;
 800bd72:	2304      	movs	r3, #4
 800bd74:	76fb      	strb	r3, [r7, #27]
          break;
 800bd76:	e02a      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 3:  /* Error Count */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.usErrorCount;
 800bd78:	4b3a      	ldr	r3, [pc, #232]	@ (800be64 <AppDNS_VAT_HandleDiagnosticObject+0x188>)
 800bd7a:	61fb      	str	r3, [r7, #28]
          bSize = 2;
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	76fb      	strb	r3, [r7, #27]
          break;
 800bd80:	e025      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 4:  /* Last Error Code */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.usLastErrorCode;
 800bd82:	4b39      	ldr	r3, [pc, #228]	@ (800be68 <AppDNS_VAT_HandleDiagnosticObject+0x18c>)
 800bd84:	61fb      	str	r3, [r7, #28]
          bSize = 2;
 800bd86:	2302      	movs	r3, #2
 800bd88:	76fb      	strb	r3, [r7, #27]
          break;
 800bd8a:	e020      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 6:  /* Pressure Min */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.sPressureMin;
 800bd8c:	4b37      	ldr	r3, [pc, #220]	@ (800be6c <AppDNS_VAT_HandleDiagnosticObject+0x190>)
 800bd8e:	61fb      	str	r3, [r7, #28]
          bSize = 2;
 800bd90:	2302      	movs	r3, #2
 800bd92:	76fb      	strb	r3, [r7, #27]
          break;
 800bd94:	e01b      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 7:  /* Pressure Max */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.sPressureMax;
 800bd96:	4b36      	ldr	r3, [pc, #216]	@ (800be70 <AppDNS_VAT_HandleDiagnosticObject+0x194>)
 800bd98:	61fb      	str	r3, [r7, #28]
          bSize = 2;
 800bd9a:	2302      	movs	r3, #2
 800bd9c:	76fb      	strb	r3, [r7, #27]
          break;
 800bd9e:	e016      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 8:  /* Pressure Avg */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.sPressureAvg;
 800bda0:	4b34      	ldr	r3, [pc, #208]	@ (800be74 <AppDNS_VAT_HandleDiagnosticObject+0x198>)
 800bda2:	61fb      	str	r3, [r7, #28]
          bSize = 2;
 800bda4:	2302      	movs	r3, #2
 800bda6:	76fb      	strb	r3, [r7, #27]
          break;
 800bda8:	e011      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 14:  /* Temperature */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.sTemperature;
 800bdaa:	4b33      	ldr	r3, [pc, #204]	@ (800be78 <AppDNS_VAT_HandleDiagnosticObject+0x19c>)
 800bdac:	61fb      	str	r3, [r7, #28]
          bSize = 2;
 800bdae:	2302      	movs	r3, #2
 800bdb0:	76fb      	strb	r3, [r7, #27]
          break;
 800bdb2:	e00c      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        case 15:  /* Firmware Version */
          pbSrc = (uint8_t*)&g_tVatDiagnostics.ulFirmwareVersion;
 800bdb4:	4b31      	ldr	r3, [pc, #196]	@ (800be7c <AppDNS_VAT_HandleDiagnosticObject+0x1a0>)
 800bdb6:	61fb      	str	r3, [r7, #28]
          bSize = 4;
 800bdb8:	2304      	movs	r3, #4
 800bdba:	76fb      	strb	r3, [r7, #27]
          break;
 800bdbc:	e007      	b.n	800bdce <AppDNS_VAT_HandleDiagnosticObject+0xf2>

        default:
          ulGRC = CIP_GRC_ATTRIBUTE_NOT_SUPPORTED;
 800bdbe:	2314      	movs	r3, #20
 800bdc0:	627b      	str	r3, [r7, #36]	@ 0x24
          printf("[VAT Diag] ERROR: Attribute %u not supported\r\n", bAttribute);
 800bdc2:	7cfb      	ldrb	r3, [r7, #19]
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	482e      	ldr	r0, [pc, #184]	@ (800be80 <AppDNS_VAT_HandleDiagnosticObject+0x1a4>)
 800bdc8:	f00f fb54 	bl	801b474 <iprintf>
          break;
 800bdcc:	bf00      	nop
      }

      if (pbSrc != NULL)
 800bdce:	69fb      	ldr	r3, [r7, #28]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d034      	beq.n	800be3e <AppDNS_VAT_HandleDiagnosticObject+0x162>
      {
        memcpy(ptRes->tData.abData, pbSrc, bSize);
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	3344      	adds	r3, #68	@ 0x44
 800bdd8:	7efa      	ldrb	r2, [r7, #27]
 800bdda:	69f9      	ldr	r1, [r7, #28]
 800bddc:	4618      	mov	r0, r3
 800bdde:	f00f fda6 	bl	801b92e <memcpy>
        ulResDataSize = bSize;
 800bde2:	7efb      	ldrb	r3, [r7, #27]
 800bde4:	623b      	str	r3, [r7, #32]

        printf("[VAT Diag] GET Attr%u: ", bAttribute);
 800bde6:	7cfb      	ldrb	r3, [r7, #19]
 800bde8:	4619      	mov	r1, r3
 800bdea:	4826      	ldr	r0, [pc, #152]	@ (800be84 <AppDNS_VAT_HandleDiagnosticObject+0x1a8>)
 800bdec:	f00f fb42 	bl	801b474 <iprintf>
        for (uint8_t i = 0; i < bSize; i++) {
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	76bb      	strb	r3, [r7, #26]
 800bdf4:	e00b      	b.n	800be0e <AppDNS_VAT_HandleDiagnosticObject+0x132>
          printf("%02X ", ptRes->tData.abData[i]);
 800bdf6:	7ebb      	ldrb	r3, [r7, #26]
 800bdf8:	68ba      	ldr	r2, [r7, #8]
 800bdfa:	4413      	add	r3, r2
 800bdfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be00:	4619      	mov	r1, r3
 800be02:	4821      	ldr	r0, [pc, #132]	@ (800be88 <AppDNS_VAT_HandleDiagnosticObject+0x1ac>)
 800be04:	f00f fb36 	bl	801b474 <iprintf>
        for (uint8_t i = 0; i < bSize; i++) {
 800be08:	7ebb      	ldrb	r3, [r7, #26]
 800be0a:	3301      	adds	r3, #1
 800be0c:	76bb      	strb	r3, [r7, #26]
 800be0e:	7eba      	ldrb	r2, [r7, #26]
 800be10:	7efb      	ldrb	r3, [r7, #27]
 800be12:	429a      	cmp	r2, r3
 800be14:	d3ef      	bcc.n	800bdf6 <AppDNS_VAT_HandleDiagnosticObject+0x11a>
        }
        printf("\r\n");
 800be16:	481d      	ldr	r0, [pc, #116]	@ (800be8c <AppDNS_VAT_HandleDiagnosticObject+0x1b0>)
 800be18:	f00f fb9c 	bl	801b554 <puts>
      }
    }
    break;
 800be1c:	e00f      	b.n	800be3e <AppDNS_VAT_HandleDiagnosticObject+0x162>

    case CIP_SERVICE_RESET:
    {
      /* Reset diagnostic statistics */
      VAT_Diagnostic_Reset();
 800be1e:	f7fe ffdb 	bl	800add8 <VAT_Diagnostic_Reset>
      ulGRC = CIP_GRC_SUCCESS;
 800be22:	2300      	movs	r3, #0
 800be24:	627b      	str	r3, [r7, #36]	@ 0x24
      printf("[VAT Diag] Statistics RESET\r\n");
 800be26:	481a      	ldr	r0, [pc, #104]	@ (800be90 <AppDNS_VAT_HandleDiagnosticObject+0x1b4>)
 800be28:	f00f fb94 	bl	801b554 <puts>
    }
    break;
 800be2c:	e008      	b.n	800be40 <AppDNS_VAT_HandleDiagnosticObject+0x164>

    default:
      ulGRC = CIP_GRC_SERVICE_NOT_SUPPORTED;
 800be2e:	2308      	movs	r3, #8
 800be30:	627b      	str	r3, [r7, #36]	@ 0x24
      printf("[VAT Diag] ERROR: Service 0x%02X not supported\r\n", bService);
 800be32:	7cbb      	ldrb	r3, [r7, #18]
 800be34:	4619      	mov	r1, r3
 800be36:	4817      	ldr	r0, [pc, #92]	@ (800be94 <AppDNS_VAT_HandleDiagnosticObject+0x1b8>)
 800be38:	f00f fb1c 	bl	801b474 <iprintf>
      break;
 800be3c:	e000      	b.n	800be40 <AppDNS_VAT_HandleDiagnosticObject+0x164>
    break;
 800be3e:	bf00      	nop
  }

  *pulGRC = ulGRC;
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be44:	601a      	str	r2, [r3, #0]
  *pulERC = ulERC;
 800be46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be48:	697a      	ldr	r2, [r7, #20]
 800be4a:	601a      	str	r2, [r3, #0]
  *pulResDataSize = ulResDataSize;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a3a      	ldr	r2, [r7, #32]
 800be50:	601a      	str	r2, [r3, #0]
}
 800be52:	bf00      	nop
 800be54:	3728      	adds	r7, #40	@ 0x28
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	20000614 	.word	0x20000614
 800be60:	20000618 	.word	0x20000618
 800be64:	2000061c 	.word	0x2000061c
 800be68:	2000061e 	.word	0x2000061e
 800be6c:	20000624 	.word	0x20000624
 800be70:	20000626 	.word	0x20000626
 800be74:	20000628 	.word	0x20000628
 800be78:	20000642 	.word	0x20000642
 800be7c:	20000644 	.word	0x20000644
 800be80:	0801f140 	.word	0x0801f140
 800be84:	0801f170 	.word	0x0801f170
 800be88:	0801efd8 	.word	0x0801efd8
 800be8c:	0801efe0 	.word	0x0801efe0
 800be90:	0801f188 	.word	0x0801f188
 800be94:	0801f1a8 	.word	0x0801f1a8

0800be98 <AppDNS_VAT_UserObject_Indication>:
 ***************************************************************************************************/
void AppDNS_VAT_UserObject_Indication(APP_DATA_T* ptAppData,
                                       DNS_PACKET_CIP_SERVICE_IND_T* ptInd,
                                       DNS_PACKET_CIP_SERVICE_RES_T* ptRes,
                                       uint32_t* pulResDataSize)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b08c      	sub	sp, #48	@ 0x30
 800be9c:	af02      	add	r7, sp, #8
 800be9e:	60f8      	str	r0, [r7, #12]
 800bea0:	60b9      	str	r1, [r7, #8]
 800bea2:	607a      	str	r2, [r7, #4]
 800bea4:	603b      	str	r3, [r7, #0]
  uint32_t ulGRC = CIP_GRC_SUCCESS;
 800bea6:	2300      	movs	r3, #0
 800bea8:	61bb      	str	r3, [r7, #24]
  uint32_t ulERC = 0;
 800beaa:	2300      	movs	r3, #0
 800beac:	617b      	str	r3, [r7, #20]
  uint32_t ulResDataSize = 0;
 800beae:	2300      	movs	r3, #0
 800beb0:	613b      	str	r3, [r7, #16]

  uint32_t ulClass = ptInd->tData.ulClass;
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800beb6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ulInstance = ptInd->tData.ulInstance;
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bebc:	623b      	str	r3, [r7, #32]
  uint32_t ulService = ptInd->tData.ulService;
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bec2:	61fb      	str	r3, [r7, #28]

  printf("[VAT] CIP Request: Service=0x%02X, Class=0x%02X, Inst=%u\r\n",
 800bec4:	6a3b      	ldr	r3, [r7, #32]
 800bec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bec8:	69f9      	ldr	r1, [r7, #28]
 800beca:	481f      	ldr	r0, [pc, #124]	@ (800bf48 <AppDNS_VAT_UserObject_Indication+0xb0>)
 800becc:	f00f fad2 	bl	801b474 <iprintf>
         (unsigned int)ulService,
         (unsigned int)ulClass,
         (unsigned int)ulInstance);

  /* Route by Class */
  switch (ulClass)
 800bed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed2:	2b64      	cmp	r3, #100	@ 0x64
 800bed4:	d003      	beq.n	800bede <AppDNS_VAT_UserObject_Indication+0x46>
 800bed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed8:	2b65      	cmp	r3, #101	@ 0x65
 800beda:	d00d      	beq.n	800bef8 <AppDNS_VAT_UserObject_Indication+0x60>
 800bedc:	e019      	b.n	800bf12 <AppDNS_VAT_UserObject_Indication+0x7a>
  {
    case VAT_CLASS_PARAMETER:
      AppDNS_VAT_HandleParameterObject(ptInd, ptRes, &ulResDataSize, &ulGRC, &ulERC);
 800bede:	f107 0118 	add.w	r1, r7, #24
 800bee2:	f107 0210 	add.w	r2, r7, #16
 800bee6:	f107 0314 	add.w	r3, r7, #20
 800beea:	9300      	str	r3, [sp, #0]
 800beec:	460b      	mov	r3, r1
 800beee:	6879      	ldr	r1, [r7, #4]
 800bef0:	68b8      	ldr	r0, [r7, #8]
 800bef2:	f7ff fde5 	bl	800bac0 <AppDNS_VAT_HandleParameterObject>
      break;
 800bef6:	e013      	b.n	800bf20 <AppDNS_VAT_UserObject_Indication+0x88>

    case VAT_CLASS_DIAGNOSTIC:
      AppDNS_VAT_HandleDiagnosticObject(ptInd, ptRes, &ulResDataSize, &ulGRC, &ulERC);
 800bef8:	f107 0118 	add.w	r1, r7, #24
 800befc:	f107 0210 	add.w	r2, r7, #16
 800bf00:	f107 0314 	add.w	r3, r7, #20
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	460b      	mov	r3, r1
 800bf08:	6879      	ldr	r1, [r7, #4]
 800bf0a:	68b8      	ldr	r0, [r7, #8]
 800bf0c:	f7ff fee6 	bl	800bcdc <AppDNS_VAT_HandleDiagnosticObject>
      break;
 800bf10:	e006      	b.n	800bf20 <AppDNS_VAT_UserObject_Indication+0x88>

    default:
      ulGRC = CIP_GRC_OBJECT_DOES_NOT_EXIST;
 800bf12:	2316      	movs	r3, #22
 800bf14:	61bb      	str	r3, [r7, #24]
      printf("[VAT] ERROR: Unknown Class 0x%02X\r\n", (unsigned int)ulClass);
 800bf16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf18:	480c      	ldr	r0, [pc, #48]	@ (800bf4c <AppDNS_VAT_UserObject_Indication+0xb4>)
 800bf1a:	f00f faab 	bl	801b474 <iprintf>
      break;
 800bf1e:	bf00      	nop
  }

  /* Fill response */
  ptRes->tData.ulGRC = ulGRC;
 800bf20:	69ba      	ldr	r2, [r7, #24]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	63da      	str	r2, [r3, #60]	@ 0x3c
  ptRes->tData.ulERC = ulERC;
 800bf26:	697a      	ldr	r2, [r7, #20]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	641a      	str	r2, [r3, #64]	@ 0x40
  *pulResDataSize = ulResDataSize;
 800bf2c:	693a      	ldr	r2, [r7, #16]
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	601a      	str	r2, [r3, #0]

  printf("[VAT] Response: GRC=0x%02X, DataSize=%u\r\n",
 800bf32:	69bb      	ldr	r3, [r7, #24]
 800bf34:	693a      	ldr	r2, [r7, #16]
 800bf36:	4619      	mov	r1, r3
 800bf38:	4805      	ldr	r0, [pc, #20]	@ (800bf50 <AppDNS_VAT_UserObject_Indication+0xb8>)
 800bf3a:	f00f fa9b 	bl	801b474 <iprintf>
         (unsigned int)ulGRC, (unsigned int)ulResDataSize);
}
 800bf3e:	bf00      	nop
 800bf40:	3728      	adds	r7, #40	@ 0x28
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bd80      	pop	{r7, pc}
 800bf46:	bf00      	nop
 800bf48:	0801f1dc 	.word	0x0801f1dc
 800bf4c:	0801f218 	.word	0x0801f218
 800bf50:	0801f23c 	.word	0x0801f23c

0800bf54 <DeviceNet_GetMasterAttribute>:
                                     uint8_t masterNodeId,
                                     uint8_t attributeId,
                                     void* pData,
                                     uint32_t dataSize,
                                     uint32_t* pReceivedSize)
{
 800bf54:	b590      	push	{r4, r7, lr}
 800bf56:	f5ad 7d29 	sub.w	sp, sp, #676	@ 0x2a4
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	f507 7428 	add.w	r4, r7, #672	@ 0x2a0
 800bf60:	f5a4 7425 	sub.w	r4, r4, #660	@ 0x294
 800bf64:	6020      	str	r0, [r4, #0]
 800bf66:	4608      	mov	r0, r1
 800bf68:	4611      	mov	r1, r2
 800bf6a:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 800bf6e:	f5a2 7227 	sub.w	r2, r2, #668	@ 0x29c
 800bf72:	6013      	str	r3, [r2, #0]
 800bf74:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bf78:	f2a3 2395 	subw	r3, r3, #661	@ 0x295
 800bf7c:	4602      	mov	r2, r0
 800bf7e:	701a      	strb	r2, [r3, #0]
 800bf80:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bf84:	f2a3 2396 	subw	r3, r3, #662	@ 0x296
 800bf88:	460a      	mov	r2, r1
 800bf8a:	701a      	strb	r2, [r3, #0]
    int32_t lRet;
    DNS_PACKET_CIP_SERVICE_REQ_T tSendPkt;
    DNS_PACKET_CIP_SERVICE_CNF_T tRecvPkt;
    uint32_t ulRecvLen = sizeof(tRecvPkt);
 800bf8c:	f240 1343 	movw	r3, #323	@ 0x143
 800bf90:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298

    if(!hChannel || !pData || !pReceivedSize)
 800bf94:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bf98:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d00a      	beq.n	800bfb8 <DeviceNet_GetMasterAttribute+0x64>
 800bfa2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bfa6:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d003      	beq.n	800bfb8 <DeviceNet_GetMasterAttribute+0x64>
 800bfb0:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d101      	bne.n	800bfbc <DeviceNet_GetMasterAttribute+0x68>
        return CIFX_INVALID_POINTER;
 800bfb8:	4b75      	ldr	r3, [pc, #468]	@ (800c190 <DeviceNet_GetMasterAttribute+0x23c>)
 800bfba:	e0e4      	b.n	800c186 <DeviceNet_GetMasterAttribute+0x232>

    /* Initialize request packet */
    memset(&tSendPkt, 0, sizeof(tSendPkt));
 800bfbc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800bfc0:	f240 123b 	movw	r2, #315	@ 0x13b
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f00f fbee 	bl	801b7a8 <memset>

    /* Setup packet header */
    tSendPkt.tHead.ulDest = HIL_PACKET_DEST_DEFAULT_CHANNEL;
 800bfcc:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bfd0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800bfd4:	2220      	movs	r2, #32
 800bfd6:	601a      	str	r2, [r3, #0]
    tSendPkt.tHead.ulSrc = 0;
 800bfd8:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bfdc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	605a      	str	r2, [r3, #4]
    tSendPkt.tHead.ulDestId = 0;
 800bfe4:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bfe8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800bfec:	2200      	movs	r2, #0
 800bfee:	609a      	str	r2, [r3, #8]
    tSendPkt.tHead.ulSrcId = 0;
 800bff0:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800bff4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800bff8:	2200      	movs	r2, #0
 800bffa:	60da      	str	r2, [r3, #12]
    tSendPkt.tHead.ulLen = sizeof(DNS_CIP_SERVICE_REQ_T);
 800bffc:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c000:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c004:	f240 1213 	movw	r2, #275	@ 0x113
 800c008:	611a      	str	r2, [r3, #16]
    tSendPkt.tHead.ulId = 0;
 800c00a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c00e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c012:	2200      	movs	r2, #0
 800c014:	615a      	str	r2, [r3, #20]
    tSendPkt.tHead.ulSta = 0;
 800c016:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c01a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c01e:	2200      	movs	r2, #0
 800c020:	619a      	str	r2, [r3, #24]
    tSendPkt.tHead.ulCmd = DNS_CMD_CIP_SERVICE_REQ;
 800c022:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c026:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c02a:	f24b 1202 	movw	r2, #45314	@ 0xb102
 800c02e:	61da      	str	r2, [r3, #28]
    tSendPkt.tHead.ulExt = 0;
 800c030:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c034:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c038:	2200      	movs	r2, #0
 800c03a:	621a      	str	r2, [r3, #32]
    tSendPkt.tHead.ulRout = 0;
 800c03c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c040:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c044:	2200      	movs	r2, #0
 800c046:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup CIP service request */
    tSendPkt.tData.ulService = CIP_SERVICE_GET_ATTRIBUTE_SINGLE;
 800c048:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c04c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c050:	220e      	movs	r2, #14
 800c052:	629a      	str	r2, [r3, #40]	@ 0x28
    tSendPkt.tData.ulClass = CIP_CLASS_IDENTITY;
 800c054:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c058:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c05c:	2201      	movs	r2, #1
 800c05e:	62da      	str	r2, [r3, #44]	@ 0x2c
    tSendPkt.tData.ulInstance = masterNodeId;  /* Master node ID as instance */
 800c060:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c064:	f2a3 2395 	subw	r3, r3, #661	@ 0x295
 800c068:	781a      	ldrb	r2, [r3, #0]
 800c06a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c06e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c072:	631a      	str	r2, [r3, #48]	@ 0x30
    tSendPkt.tData.ulAttribute = attributeId;
 800c074:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c078:	f2a3 2396 	subw	r3, r3, #662	@ 0x296
 800c07c:	781a      	ldrb	r2, [r3, #0]
 800c07e:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c082:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c086:	635a      	str	r2, [r3, #52]	@ 0x34
    tSendPkt.tData.ulMember = 0;
 800c088:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c08c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c090:	2200      	movs	r2, #0
 800c092:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Send request packet */
    lRet = xChannelPutPacket(hChannel, (CIFX_PACKET*)&tSendPkt, PACKET_TIMEOUT_MS);
 800c094:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 800c098:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c09c:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800c0a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c0a4:	6818      	ldr	r0, [r3, #0]
 800c0a6:	f007 f8b1 	bl	801320c <xChannelPutPacket>
 800c0aa:	f8c7 0294 	str.w	r0, [r7, #660]	@ 0x294
    if(lRet != CIFX_NO_ERROR)
 800c0ae:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d008      	beq.n	800c0c8 <DeviceNet_GetMasterAttribute+0x174>
    {
        printf("Error: Failed to send CIP service request (0x%08X)\r\n", (unsigned int)lRet);
 800c0b6:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4835      	ldr	r0, [pc, #212]	@ (800c194 <DeviceNet_GetMasterAttribute+0x240>)
 800c0be:	f00f f9d9 	bl	801b474 <iprintf>
        return lRet;
 800c0c2:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 800c0c6:	e05e      	b.n	800c186 <DeviceNet_GetMasterAttribute+0x232>
    }

    /* Receive response packet */
    memset(&tRecvPkt, 0, sizeof(tRecvPkt));
 800c0c8:	f107 0314 	add.w	r3, r7, #20
 800c0cc:	f240 1243 	movw	r2, #323	@ 0x143
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f00f fb68 	bl	801b7a8 <memset>
    lRet = xChannelGetPacket(hChannel, sizeof(tRecvPkt), (CIFX_PACKET*)&tRecvPkt, PACKET_TIMEOUT_MS);
 800c0d8:	f107 0214 	add.w	r2, r7, #20
 800c0dc:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c0e0:	f5a3 7025 	sub.w	r0, r3, #660	@ 0x294
 800c0e4:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c0e8:	f240 1143 	movw	r1, #323	@ 0x143
 800c0ec:	6800      	ldr	r0, [r0, #0]
 800c0ee:	f007 f8b7 	bl	8013260 <xChannelGetPacket>
 800c0f2:	f8c7 0294 	str.w	r0, [r7, #660]	@ 0x294
    if(lRet != CIFX_NO_ERROR)
 800c0f6:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d008      	beq.n	800c110 <DeviceNet_GetMasterAttribute+0x1bc>
    {
        printf("Error: Failed to receive CIP service response (0x%08X)\r\n", (unsigned int)lRet);
 800c0fe:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 800c102:	4619      	mov	r1, r3
 800c104:	4824      	ldr	r0, [pc, #144]	@ (800c198 <DeviceNet_GetMasterAttribute+0x244>)
 800c106:	f00f f9b5 	bl	801b474 <iprintf>
        return lRet;
 800c10a:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 800c10e:	e03a      	b.n	800c186 <DeviceNet_GetMasterAttribute+0x232>
    }

    /* Check response status */
    if(tRecvPkt.tHead.ulSta != CIFX_NO_ERROR)
 800c110:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c114:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 800c118:	699b      	ldr	r3, [r3, #24]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d00e      	beq.n	800c13c <DeviceNet_GetMasterAttribute+0x1e8>
    {
        printf("Error: CIP service response error (0x%08X)\r\n", (unsigned int)tRecvPkt.tHead.ulSta);
 800c11e:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c122:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	4619      	mov	r1, r3
 800c12a:	481c      	ldr	r0, [pc, #112]	@ (800c19c <DeviceNet_GetMasterAttribute+0x248>)
 800c12c:	f00f f9a2 	bl	801b474 <iprintf>
        return tRecvPkt.tHead.ulSta;
 800c130:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c134:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 800c138:	699b      	ldr	r3, [r3, #24]
 800c13a:	e024      	b.n	800c186 <DeviceNet_GetMasterAttribute+0x232>
    }

    /* Copy received data */
    uint32_t ulDataLen = tRecvPkt.tHead.ulLen - DNS_CIP_SERVICE_CNF_SIZE;
 800c13c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c140:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 800c144:	691b      	ldr	r3, [r3, #16]
 800c146:	3b1c      	subs	r3, #28
 800c148:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
    if(ulDataLen > dataSize)
 800c14c:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 800c150:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 800c154:	429a      	cmp	r2, r3
 800c156:	d903      	bls.n	800c160 <DeviceNet_GetMasterAttribute+0x20c>
        ulDataLen = dataSize;
 800c158:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 800c15c:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c

    memcpy(pData, tRecvPkt.tData.abData, ulDataLen);
 800c160:	f107 0314 	add.w	r3, r7, #20
 800c164:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 800c168:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800c16c:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 800c170:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 800c174:	6818      	ldr	r0, [r3, #0]
 800c176:	f00f fbda 	bl	801b92e <memcpy>
    *pReceivedSize = ulDataLen;
 800c17a:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 800c17e:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 800c182:	601a      	str	r2, [r3, #0]

    return CIFX_NO_ERROR;
 800c184:	2300      	movs	r3, #0
}
 800c186:	4618      	mov	r0, r3
 800c188:	f507 7729 	add.w	r7, r7, #676	@ 0x2a4
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd90      	pop	{r4, r7, pc}
 800c190:	800a0001 	.word	0x800a0001
 800c194:	0801f268 	.word	0x0801f268
 800c198:	0801f2a0 	.word	0x0801f2a0
 800c19c:	0801f2dc 	.word	0x0801f2dc

0800c1a0 <DeviceNet_GetMasterIdentity>:
/*! Query DeviceNet Master Identity Object                                 */
/*****************************************************************************/
int32_t DeviceNet_GetMasterIdentity(CIFXHANDLE hChannel,
                                    uint8_t masterNodeId,
                                    DEVICENET_MASTER_IDENTITY_T* ptIdentity)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b0c8      	sub	sp, #288	@ 0x120
 800c1a4:	af02      	add	r7, sp, #8
 800c1a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800c1ae:	6018      	str	r0, [r3, #0]
 800c1b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1b4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c1b8:	601a      	str	r2, [r3, #0]
 800c1ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1be:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c1c2:	460a      	mov	r2, r1
 800c1c4:	701a      	strb	r2, [r3, #0]
    int32_t lRet;
    uint32_t ulRecvSize;
    uint8_t abBuffer[256];

    if(!hChannel || !ptIdentity)
 800c1c6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d006      	beq.n	800c1e2 <DeviceNet_GetMasterIdentity+0x42>
 800c1d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1d8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d101      	bne.n	800c1e6 <DeviceNet_GetMasterIdentity+0x46>
        return CIFX_INVALID_POINTER;
 800c1e2:	4b39      	ldr	r3, [pc, #228]	@ (800c2c8 <DeviceNet_GetMasterIdentity+0x128>)
 800c1e4:	e1f0      	b.n	800c5c8 <DeviceNet_GetMasterIdentity+0x428>

    /* Initialize identity structure */
    memset(ptIdentity, 0, sizeof(DEVICENET_MASTER_IDENTITY_T));
 800c1e6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1ea:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c1ee:	2254      	movs	r2, #84	@ 0x54
 800c1f0:	2100      	movs	r1, #0
 800c1f2:	6818      	ldr	r0, [r3, #0]
 800c1f4:	f00f fad8 	bl	801b7a8 <memset>
    ptIdentity->bDataValid = false;
 800c1f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c1fc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2200      	movs	r2, #0
 800c204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    printf("\r\n=== Querying DeviceNet Master Identity (Node %d) ===\r\n", masterNodeId);
 800c208:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c20c:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	4619      	mov	r1, r3
 800c214:	482d      	ldr	r0, [pc, #180]	@ (800c2cc <DeviceNet_GetMasterIdentity+0x12c>)
 800c216:	f00f f92d 	bl	801b474 <iprintf>

    /* Query Vendor ID (Attribute 1) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c21a:	f107 0210 	add.w	r2, r7, #16
 800c21e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c222:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c226:	7819      	ldrb	r1, [r3, #0]
 800c228:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c22c:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c230:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c234:	9301      	str	r3, [sp, #4]
 800c236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c23a:	9300      	str	r3, [sp, #0]
 800c23c:	4613      	mov	r3, r2
 800c23e:	2201      	movs	r2, #1
 800c240:	6800      	ldr	r0, [r0, #0]
 800c242:	f7ff fe87 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c246:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_VENDOR_ID,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 2)
 800c24a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d133      	bne.n	800c2ba <DeviceNet_GetMasterIdentity+0x11a>
 800c252:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c256:	2b01      	cmp	r3, #1
 800c258:	d92f      	bls.n	800c2ba <DeviceNet_GetMasterIdentity+0x11a>
    {
        ptIdentity->usVendorID = *(uint16_t*)abBuffer;
 800c25a:	f107 0310 	add.w	r3, r7, #16
 800c25e:	881a      	ldrh	r2, [r3, #0]
 800c260:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c264:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	801a      	strh	r2, [r3, #0]
        printf("Vendor ID: 0x%04X\r\n", ptIdentity->usVendorID);
 800c26c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c270:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	881b      	ldrh	r3, [r3, #0]
 800c278:	4619      	mov	r1, r3
 800c27a:	4815      	ldr	r0, [pc, #84]	@ (800c2d0 <DeviceNet_GetMasterIdentity+0x130>)
 800c27c:	f00f f8fa 	bl	801b474 <iprintf>
        printf("Failed to read Vendor ID\r\n");
        return lRet;
    }

    /* Query Device Type (Attribute 2) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c280:	f107 0210 	add.w	r2, r7, #16
 800c284:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c288:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c28c:	7819      	ldrb	r1, [r3, #0]
 800c28e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c292:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c296:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c29a:	9301      	str	r3, [sp, #4]
 800c29c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	4613      	mov	r3, r2
 800c2a4:	2202      	movs	r2, #2
 800c2a6:	6800      	ldr	r0, [r0, #0]
 800c2a8:	f7ff fe54 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c2ac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_DEVICE_TYPE,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 2)
 800c2b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d00f      	beq.n	800c2d8 <DeviceNet_GetMasterIdentity+0x138>
 800c2b8:	e025      	b.n	800c306 <DeviceNet_GetMasterIdentity+0x166>
        printf("Failed to read Vendor ID\r\n");
 800c2ba:	4806      	ldr	r0, [pc, #24]	@ (800c2d4 <DeviceNet_GetMasterIdentity+0x134>)
 800c2bc:	f00f f94a 	bl	801b554 <puts>
        return lRet;
 800c2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c4:	e180      	b.n	800c5c8 <DeviceNet_GetMasterIdentity+0x428>
 800c2c6:	bf00      	nop
 800c2c8:	800a0001 	.word	0x800a0001
 800c2cc:	0801f30c 	.word	0x0801f30c
 800c2d0:	0801f348 	.word	0x0801f348
 800c2d4:	0801f35c 	.word	0x0801f35c
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 2)
 800c2d8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	d912      	bls.n	800c306 <DeviceNet_GetMasterIdentity+0x166>
    {
        ptIdentity->usDeviceType = *(uint16_t*)abBuffer;
 800c2e0:	f107 0310 	add.w	r3, r7, #16
 800c2e4:	881a      	ldrh	r2, [r3, #0]
 800c2e6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c2ea:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	805a      	strh	r2, [r3, #2]
        printf("Device Type: 0x%04X\r\n", ptIdentity->usDeviceType);
 800c2f2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c2f6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	885b      	ldrh	r3, [r3, #2]
 800c2fe:	4619      	mov	r1, r3
 800c300:	48b4      	ldr	r0, [pc, #720]	@ (800c5d4 <DeviceNet_GetMasterIdentity+0x434>)
 800c302:	f00f f8b7 	bl	801b474 <iprintf>
    }

    /* Query Product Code (Attribute 3) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c306:	f107 0210 	add.w	r2, r7, #16
 800c30a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c30e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c312:	7819      	ldrb	r1, [r3, #0]
 800c314:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c318:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c31c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c320:	9301      	str	r3, [sp, #4]
 800c322:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c326:	9300      	str	r3, [sp, #0]
 800c328:	4613      	mov	r3, r2
 800c32a:	2203      	movs	r2, #3
 800c32c:	6800      	ldr	r0, [r0, #0]
 800c32e:	f7ff fe11 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c332:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_PRODUCT_CODE,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 2)
 800c336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d116      	bne.n	800c36c <DeviceNet_GetMasterIdentity+0x1cc>
 800c33e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c342:	2b01      	cmp	r3, #1
 800c344:	d912      	bls.n	800c36c <DeviceNet_GetMasterIdentity+0x1cc>
    {
        ptIdentity->usProductCode = *(uint16_t*)abBuffer;
 800c346:	f107 0310 	add.w	r3, r7, #16
 800c34a:	881a      	ldrh	r2, [r3, #0]
 800c34c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c350:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	809a      	strh	r2, [r3, #4]
        printf("Product Code: 0x%04X\r\n", ptIdentity->usProductCode);
 800c358:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c35c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	889b      	ldrh	r3, [r3, #4]
 800c364:	4619      	mov	r1, r3
 800c366:	489c      	ldr	r0, [pc, #624]	@ (800c5d8 <DeviceNet_GetMasterIdentity+0x438>)
 800c368:	f00f f884 	bl	801b474 <iprintf>
    }

    /* Query Revision (Attribute 4) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c36c:	f107 0210 	add.w	r2, r7, #16
 800c370:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c374:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c378:	7819      	ldrb	r1, [r3, #0]
 800c37a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c37e:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c382:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c386:	9301      	str	r3, [sp, #4]
 800c388:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c38c:	9300      	str	r3, [sp, #0]
 800c38e:	4613      	mov	r3, r2
 800c390:	2204      	movs	r2, #4
 800c392:	6800      	ldr	r0, [r0, #0]
 800c394:	f7ff fdde 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c398:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_REVISION,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 2)
 800c39c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d12a      	bne.n	800c3fa <DeviceNet_GetMasterIdentity+0x25a>
 800c3a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c3a8:	2b01      	cmp	r3, #1
 800c3aa:	d926      	bls.n	800c3fa <DeviceNet_GetMasterIdentity+0x25a>
    {
        ptIdentity->bRevisionMajor = abBuffer[0];
 800c3ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c3b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c3b4:	781a      	ldrb	r2, [r3, #0]
 800c3b6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c3ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	719a      	strb	r2, [r3, #6]
        ptIdentity->bRevisionMinor = abBuffer[1];
 800c3c2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c3c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c3ca:	785a      	ldrb	r2, [r3, #1]
 800c3cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c3d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	71da      	strb	r2, [r3, #7]
        printf("Revision: %d.%d\r\n", ptIdentity->bRevisionMajor, ptIdentity->bRevisionMinor);
 800c3d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c3dc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	799b      	ldrb	r3, [r3, #6]
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c3ea:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	79db      	ldrb	r3, [r3, #7]
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	4879      	ldr	r0, [pc, #484]	@ (800c5dc <DeviceNet_GetMasterIdentity+0x43c>)
 800c3f6:	f00f f83d 	bl	801b474 <iprintf>
    }

    /* Query Status (Attribute 5) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c3fa:	f107 0210 	add.w	r2, r7, #16
 800c3fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c402:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c406:	7819      	ldrb	r1, [r3, #0]
 800c408:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c40c:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c410:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c414:	9301      	str	r3, [sp, #4]
 800c416:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c41a:	9300      	str	r3, [sp, #0]
 800c41c:	4613      	mov	r3, r2
 800c41e:	2205      	movs	r2, #5
 800c420:	6800      	ldr	r0, [r0, #0]
 800c422:	f7ff fd97 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c426:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_STATUS,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 2)
 800c42a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d116      	bne.n	800c460 <DeviceNet_GetMasterIdentity+0x2c0>
 800c432:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c436:	2b01      	cmp	r3, #1
 800c438:	d912      	bls.n	800c460 <DeviceNet_GetMasterIdentity+0x2c0>
    {
        ptIdentity->usStatus = *(uint16_t*)abBuffer;
 800c43a:	f107 0310 	add.w	r3, r7, #16
 800c43e:	881a      	ldrh	r2, [r3, #0]
 800c440:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c444:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	811a      	strh	r2, [r3, #8]
        printf("Status: 0x%04X\r\n", ptIdentity->usStatus);
 800c44c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c450:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	891b      	ldrh	r3, [r3, #8]
 800c458:	4619      	mov	r1, r3
 800c45a:	4861      	ldr	r0, [pc, #388]	@ (800c5e0 <DeviceNet_GetMasterIdentity+0x440>)
 800c45c:	f00f f80a 	bl	801b474 <iprintf>
    }

    /* Query Serial Number (Attribute 6) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c460:	f107 0210 	add.w	r2, r7, #16
 800c464:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c468:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c46c:	7819      	ldrb	r1, [r3, #0]
 800c46e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c472:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c476:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c47a:	9301      	str	r3, [sp, #4]
 800c47c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c480:	9300      	str	r3, [sp, #0]
 800c482:	4613      	mov	r3, r2
 800c484:	2206      	movs	r2, #6
 800c486:	6800      	ldr	r0, [r0, #0]
 800c488:	f7ff fd64 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c48c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_SERIAL_NUMBER,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize >= 4)
 800c490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c494:	2b00      	cmp	r3, #0
 800c496:	d116      	bne.n	800c4c6 <DeviceNet_GetMasterIdentity+0x326>
 800c498:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c49c:	2b03      	cmp	r3, #3
 800c49e:	d912      	bls.n	800c4c6 <DeviceNet_GetMasterIdentity+0x326>
    {
        ptIdentity->ulSerialNumber = *(uint32_t*)abBuffer;
 800c4a0:	f107 0310 	add.w	r3, r7, #16
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c4aa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	60da      	str	r2, [r3, #12]
        printf("Serial Number: %u\r\n", (unsigned int)ptIdentity->ulSerialNumber);
 800c4b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c4b6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	4619      	mov	r1, r3
 800c4c0:	4848      	ldr	r0, [pc, #288]	@ (800c5e4 <DeviceNet_GetMasterIdentity+0x444>)
 800c4c2:	f00e ffd7 	bl	801b474 <iprintf>
    }

    /* Query Product Name (Attribute 7) */
    lRet = DeviceNet_GetMasterAttribute(hChannel, masterNodeId,
 800c4c6:	f107 0210 	add.w	r2, r7, #16
 800c4ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c4ce:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 800c4d2:	7819      	ldrb	r1, [r3, #0]
 800c4d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c4d8:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 800c4dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c4e0:	9301      	str	r3, [sp, #4]
 800c4e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c4e6:	9300      	str	r3, [sp, #0]
 800c4e8:	4613      	mov	r3, r2
 800c4ea:	2207      	movs	r2, #7
 800c4ec:	6800      	ldr	r0, [r0, #0]
 800c4ee:	f7ff fd31 	bl	800bf54 <DeviceNet_GetMasterAttribute>
 800c4f2:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                                        CIP_IDENTITY_ATTR_PRODUCT_NAME,
                                        abBuffer, sizeof(abBuffer), &ulRecvSize);
    if(lRet == CIFX_NO_ERROR && ulRecvSize > 0)
 800c4f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d14b      	bne.n	800c596 <DeviceNet_GetMasterIdentity+0x3f6>
 800c4fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c502:	2b00      	cmp	r3, #0
 800c504:	d047      	beq.n	800c596 <DeviceNet_GetMasterIdentity+0x3f6>
    {
        /* First byte is string length */
        ptIdentity->bProductNameLength = abBuffer[0];
 800c506:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c50a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c50e:	781a      	ldrb	r2, [r3, #0]
 800c510:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c514:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	741a      	strb	r2, [r3, #16]
        if(ptIdentity->bProductNameLength > 0 && ptIdentity->bProductNameLength < 64)
 800c51c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c520:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	7c1b      	ldrb	r3, [r3, #16]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d034      	beq.n	800c596 <DeviceNet_GetMasterIdentity+0x3f6>
 800c52c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c530:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	7c1b      	ldrb	r3, [r3, #16]
 800c538:	2b3f      	cmp	r3, #63	@ 0x3f
 800c53a:	d82c      	bhi.n	800c596 <DeviceNet_GetMasterIdentity+0x3f6>
        {
            memcpy(ptIdentity->szProductName, &abBuffer[1], ptIdentity->bProductNameLength);
 800c53c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c540:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	f103 0011 	add.w	r0, r3, #17
 800c54a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c54e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	7c1b      	ldrb	r3, [r3, #16]
 800c556:	461a      	mov	r2, r3
 800c558:	f107 0310 	add.w	r3, r7, #16
 800c55c:	3301      	adds	r3, #1
 800c55e:	4619      	mov	r1, r3
 800c560:	f00f f9e5 	bl	801b92e <memcpy>
            ptIdentity->szProductName[ptIdentity->bProductNameLength] = '\0';
 800c564:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c568:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	7c1b      	ldrb	r3, [r3, #16]
 800c570:	461a      	mov	r2, r3
 800c572:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c576:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	4413      	add	r3, r2
 800c57e:	2200      	movs	r2, #0
 800c580:	745a      	strb	r2, [r3, #17]
            printf("Product Name: %s\r\n", ptIdentity->szProductName);
 800c582:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c586:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	3311      	adds	r3, #17
 800c58e:	4619      	mov	r1, r3
 800c590:	4815      	ldr	r0, [pc, #84]	@ (800c5e8 <DeviceNet_GetMasterIdentity+0x448>)
 800c592:	f00e ff6f 	bl	801b474 <iprintf>
        }
    }

    /* Mark data as valid if at least vendor ID was successfully read */
    if(ptIdentity->usVendorID != 0)
 800c596:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c59a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	881b      	ldrh	r3, [r3, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d00c      	beq.n	800c5c0 <DeviceNet_GetMasterIdentity+0x420>
    {
        ptIdentity->bDataValid = true;
 800c5a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c5aa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        printf("=== Master Identity Query Complete ===\r\n\r\n");
 800c5b6:	480d      	ldr	r0, [pc, #52]	@ (800c5ec <DeviceNet_GetMasterIdentity+0x44c>)
 800c5b8:	f00e ffcc 	bl	801b554 <puts>
        return CIFX_NO_ERROR;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	e003      	b.n	800c5c8 <DeviceNet_GetMasterIdentity+0x428>
    }
    else
    {
        printf("=== Master Identity Query Failed ===\r\n\r\n");
 800c5c0:	480b      	ldr	r0, [pc, #44]	@ (800c5f0 <DeviceNet_GetMasterIdentity+0x450>)
 800c5c2:	f00e ffc7 	bl	801b554 <puts>
        return CIFX_DEV_NOT_READY;
 800c5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f4 <DeviceNet_GetMasterIdentity+0x454>)
    }
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}
 800c5d2:	bf00      	nop
 800c5d4:	0801f378 	.word	0x0801f378
 800c5d8:	0801f390 	.word	0x0801f390
 800c5dc:	0801f3a8 	.word	0x0801f3a8
 800c5e0:	0801f3bc 	.word	0x0801f3bc
 800c5e4:	0801f3d0 	.word	0x0801f3d0
 800c5e8:	0801f3e4 	.word	0x0801f3e4
 800c5ec:	0801f3f8 	.word	0x0801f3f8
 800c5f0:	0801f424 	.word	0x0801f424
 800c5f4:	800c0011 	.word	0x800c0011

0800c5f8 <DeviceNet_PrintMasterIdentity>:

/*****************************************************************************/
/*! Print Master Identity Information                                       */
/*****************************************************************************/
void DeviceNet_PrintMasterIdentity(const DEVICENET_MASTER_IDENTITY_T* ptIdentity)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b082      	sub	sp, #8
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
    if(!ptIdentity)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d04c      	beq.n	800c6a0 <DeviceNet_PrintMasterIdentity+0xa8>
        return;

    printf("\r\n╔════════════════════════════════════════════════════╗\r\n");
 800c606:	4828      	ldr	r0, [pc, #160]	@ (800c6a8 <DeviceNet_PrintMasterIdentity+0xb0>)
 800c608:	f00e ffa4 	bl	801b554 <puts>
    printf("║     DeviceNet Master Identity Information         ║\r\n");
 800c60c:	4827      	ldr	r0, [pc, #156]	@ (800c6ac <DeviceNet_PrintMasterIdentity+0xb4>)
 800c60e:	f00e ffa1 	bl	801b554 <puts>
    printf("╠════════════════════════════════════════════════════╣\r\n");
 800c612:	4827      	ldr	r0, [pc, #156]	@ (800c6b0 <DeviceNet_PrintMasterIdentity+0xb8>)
 800c614:	f00e ff9e 	bl	801b554 <puts>

    if(!ptIdentity->bDataValid)
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c61e:	f083 0301 	eor.w	r3, r3, #1
 800c622:	b2db      	uxtb	r3, r3
 800c624:	2b00      	cmp	r3, #0
 800c626:	d006      	beq.n	800c636 <DeviceNet_PrintMasterIdentity+0x3e>
    {
        printf("║  Status: Data Not Valid                           ║\r\n");
 800c628:	4822      	ldr	r0, [pc, #136]	@ (800c6b4 <DeviceNet_PrintMasterIdentity+0xbc>)
 800c62a:	f00e ff93 	bl	801b554 <puts>
        printf("╚════════════════════════════════════════════════════╝\r\n");
 800c62e:	4822      	ldr	r0, [pc, #136]	@ (800c6b8 <DeviceNet_PrintMasterIdentity+0xc0>)
 800c630:	f00e ff90 	bl	801b554 <puts>
        return;
 800c634:	e035      	b.n	800c6a2 <DeviceNet_PrintMasterIdentity+0xaa>
    }

    printf("║  Vendor ID:      0x%04X                            ║\r\n", ptIdentity->usVendorID);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	881b      	ldrh	r3, [r3, #0]
 800c63a:	4619      	mov	r1, r3
 800c63c:	481f      	ldr	r0, [pc, #124]	@ (800c6bc <DeviceNet_PrintMasterIdentity+0xc4>)
 800c63e:	f00e ff19 	bl	801b474 <iprintf>
    printf("║  Device Type:    0x%04X                            ║\r\n", ptIdentity->usDeviceType);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	885b      	ldrh	r3, [r3, #2]
 800c646:	4619      	mov	r1, r3
 800c648:	481d      	ldr	r0, [pc, #116]	@ (800c6c0 <DeviceNet_PrintMasterIdentity+0xc8>)
 800c64a:	f00e ff13 	bl	801b474 <iprintf>
    printf("║  Product Code:   0x%04X                            ║\r\n", ptIdentity->usProductCode);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	889b      	ldrh	r3, [r3, #4]
 800c652:	4619      	mov	r1, r3
 800c654:	481b      	ldr	r0, [pc, #108]	@ (800c6c4 <DeviceNet_PrintMasterIdentity+0xcc>)
 800c656:	f00e ff0d 	bl	801b474 <iprintf>
    printf("║  Revision:       %d.%d                              ║\r\n",
           ptIdentity->bRevisionMajor, ptIdentity->bRevisionMinor);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	799b      	ldrb	r3, [r3, #6]
    printf("║  Revision:       %d.%d                              ║\r\n",
 800c65e:	4619      	mov	r1, r3
           ptIdentity->bRevisionMajor, ptIdentity->bRevisionMinor);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	79db      	ldrb	r3, [r3, #7]
    printf("║  Revision:       %d.%d                              ║\r\n",
 800c664:	461a      	mov	r2, r3
 800c666:	4818      	ldr	r0, [pc, #96]	@ (800c6c8 <DeviceNet_PrintMasterIdentity+0xd0>)
 800c668:	f00e ff04 	bl	801b474 <iprintf>
    printf("║  Status:         0x%04X                            ║\r\n", ptIdentity->usStatus);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	891b      	ldrh	r3, [r3, #8]
 800c670:	4619      	mov	r1, r3
 800c672:	4816      	ldr	r0, [pc, #88]	@ (800c6cc <DeviceNet_PrintMasterIdentity+0xd4>)
 800c674:	f00e fefe 	bl	801b474 <iprintf>
    printf("║  Serial Number:  %u                                ║\r\n",
           (unsigned int)ptIdentity->ulSerialNumber);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	68db      	ldr	r3, [r3, #12]
    printf("║  Serial Number:  %u                                ║\r\n",
 800c67c:	4619      	mov	r1, r3
 800c67e:	4814      	ldr	r0, [pc, #80]	@ (800c6d0 <DeviceNet_PrintMasterIdentity+0xd8>)
 800c680:	f00e fef8 	bl	801b474 <iprintf>

    if(ptIdentity->bProductNameLength > 0)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	7c1b      	ldrb	r3, [r3, #16]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d005      	beq.n	800c698 <DeviceNet_PrintMasterIdentity+0xa0>
    {
        printf("║  Product Name:   %-32s ║\r\n", ptIdentity->szProductName);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	3311      	adds	r3, #17
 800c690:	4619      	mov	r1, r3
 800c692:	4810      	ldr	r0, [pc, #64]	@ (800c6d4 <DeviceNet_PrintMasterIdentity+0xdc>)
 800c694:	f00e feee 	bl	801b474 <iprintf>
    }

    printf("╚════════════════════════════════════════════════════╝\r\n\r\n");
 800c698:	480f      	ldr	r0, [pc, #60]	@ (800c6d8 <DeviceNet_PrintMasterIdentity+0xe0>)
 800c69a:	f00e ff5b 	bl	801b554 <puts>
 800c69e:	e000      	b.n	800c6a2 <DeviceNet_PrintMasterIdentity+0xaa>
        return;
 800c6a0:	bf00      	nop
}
 800c6a2:	3708      	adds	r7, #8
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}
 800c6a8:	0801f44c 	.word	0x0801f44c
 800c6ac:	0801f4f4 	.word	0x0801f4f4
 800c6b0:	0801f530 	.word	0x0801f530
 800c6b4:	0801f5d4 	.word	0x0801f5d4
 800c6b8:	0801f610 	.word	0x0801f610
 800c6bc:	0801f6b4 	.word	0x0801f6b4
 800c6c0:	0801f6f4 	.word	0x0801f6f4
 800c6c4:	0801f734 	.word	0x0801f734
 800c6c8:	0801f774 	.word	0x0801f774
 800c6cc:	0801f7b4 	.word	0x0801f7b4
 800c6d0:	0801f7f4 	.word	0x0801f7f4
 800c6d4:	0801f834 	.word	0x0801f834
 800c6d8:	0801f858 	.word	0x0801f858

0800c6dc <DeviceNet_ScanForMaster>:

/*****************************************************************************/
/*! Scan DeviceNet network to find Master node                             */
/*****************************************************************************/
int32_t DeviceNet_ScanForMaster(CIFXHANDLE hChannel, uint8_t* pMasterNodeId)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b09e      	sub	sp, #120	@ 0x78
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]
    int32_t lRet;
    DEVICENET_MASTER_IDENTITY_T tIdentity;

    if(!hChannel || !pMasterNodeId)
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d002      	beq.n	800c6f2 <DeviceNet_ScanForMaster+0x16>
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d101      	bne.n	800c6f6 <DeviceNet_ScanForMaster+0x1a>
        return CIFX_INVALID_POINTER;
 800c6f2:	4b4a      	ldr	r3, [pc, #296]	@ (800c81c <DeviceNet_ScanForMaster+0x140>)
 800c6f4:	e08e      	b.n	800c814 <DeviceNet_ScanForMaster+0x138>

    printf("\r\n=== Scanning DeviceNet Network for Master ===\r\n");
 800c6f6:	484a      	ldr	r0, [pc, #296]	@ (800c820 <DeviceNet_ScanForMaster+0x144>)
 800c6f8:	f00e ff2c 	bl	801b554 <puts>

    /* Common master node addresses */
    uint8_t abCommonMasterNodes[] = {0, 63, 1, 62};
 800c6fc:	4b49      	ldr	r3, [pc, #292]	@ (800c824 <DeviceNet_ScanForMaster+0x148>)
 800c6fe:	60fb      	str	r3, [r7, #12]

    for(uint32_t i = 0; i < sizeof(abCommonMasterNodes); i++)
 800c700:	2300      	movs	r3, #0
 800c702:	677b      	str	r3, [r7, #116]	@ 0x74
 800c704:	e030      	b.n	800c768 <DeviceNet_ScanForMaster+0x8c>
    {
        uint8_t nodeId = abCommonMasterNodes[i];
 800c706:	f107 020c 	add.w	r2, r7, #12
 800c70a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c70c:	4413      	add	r3, r2
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        printf("Trying Node %d...\r\n", nodeId);
 800c714:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c718:	4619      	mov	r1, r3
 800c71a:	4843      	ldr	r0, [pc, #268]	@ (800c828 <DeviceNet_ScanForMaster+0x14c>)
 800c71c:	f00e feaa 	bl	801b474 <iprintf>

        lRet = DeviceNet_GetMasterIdentity(hChannel, nodeId, &tIdentity);
 800c720:	f107 0210 	add.w	r2, r7, #16
 800c724:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c728:	4619      	mov	r1, r3
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f7ff fd38 	bl	800c1a0 <DeviceNet_GetMasterIdentity>
 800c730:	66b8      	str	r0, [r7, #104]	@ 0x68
        if(lRet == CIFX_NO_ERROR && tIdentity.bDataValid)
 800c732:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c734:	2b00      	cmp	r3, #0
 800c736:	d114      	bne.n	800c762 <DeviceNet_ScanForMaster+0x86>
 800c738:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d010      	beq.n	800c762 <DeviceNet_ScanForMaster+0x86>
        {
            printf("Master found at Node %d\r\n", nodeId);
 800c740:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c744:	4619      	mov	r1, r3
 800c746:	4839      	ldr	r0, [pc, #228]	@ (800c82c <DeviceNet_ScanForMaster+0x150>)
 800c748:	f00e fe94 	bl	801b474 <iprintf>
            *pMasterNodeId = nodeId;
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c752:	701a      	strb	r2, [r3, #0]
            DeviceNet_PrintMasterIdentity(&tIdentity);
 800c754:	f107 0310 	add.w	r3, r7, #16
 800c758:	4618      	mov	r0, r3
 800c75a:	f7ff ff4d 	bl	800c5f8 <DeviceNet_PrintMasterIdentity>
            return CIFX_NO_ERROR;
 800c75e:	2300      	movs	r3, #0
 800c760:	e058      	b.n	800c814 <DeviceNet_ScanForMaster+0x138>
    for(uint32_t i = 0; i < sizeof(abCommonMasterNodes); i++)
 800c762:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c764:	3301      	adds	r3, #1
 800c766:	677b      	str	r3, [r7, #116]	@ 0x74
 800c768:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c76a:	2b03      	cmp	r3, #3
 800c76c:	d9cb      	bls.n	800c706 <DeviceNet_ScanForMaster+0x2a>
        }
    }

    printf("No master found on common addresses, scanning all nodes...\r\n");
 800c76e:	4830      	ldr	r0, [pc, #192]	@ (800c830 <DeviceNet_ScanForMaster+0x154>)
 800c770:	f00e fef0 	bl	801b554 <puts>

    /* Scan all possible node addresses (0-63) */
    for(uint8_t nodeId = 0; nodeId < 64; nodeId++)
 800c774:	2300      	movs	r3, #0
 800c776:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800c77a:	e043      	b.n	800c804 <DeviceNet_ScanForMaster+0x128>
    {
        /* Skip already checked common addresses */
        bool bAlreadyChecked = false;
 800c77c:	2300      	movs	r3, #0
 800c77e:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        for(uint32_t i = 0; i < sizeof(abCommonMasterNodes); i++)
 800c782:	2300      	movs	r3, #0
 800c784:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c786:	e00f      	b.n	800c7a8 <DeviceNet_ScanForMaster+0xcc>
        {
            if(nodeId == abCommonMasterNodes[i])
 800c788:	f107 020c 	add.w	r2, r7, #12
 800c78c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c78e:	4413      	add	r3, r2
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 800c796:	429a      	cmp	r2, r3
 800c798:	d103      	bne.n	800c7a2 <DeviceNet_ScanForMaster+0xc6>
            {
                bAlreadyChecked = true;
 800c79a:	2301      	movs	r3, #1
 800c79c:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
                break;
 800c7a0:	e005      	b.n	800c7ae <DeviceNet_ScanForMaster+0xd2>
        for(uint32_t i = 0; i < sizeof(abCommonMasterNodes); i++)
 800c7a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c7a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c7aa:	2b03      	cmp	r3, #3
 800c7ac:	d9ec      	bls.n	800c788 <DeviceNet_ScanForMaster+0xac>
            }
        }

        if(bAlreadyChecked)
 800c7ae:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d120      	bne.n	800c7f8 <DeviceNet_ScanForMaster+0x11c>
            continue;

        lRet = DeviceNet_GetMasterIdentity(hChannel, nodeId, &tIdentity);
 800c7b6:	f107 0210 	add.w	r2, r7, #16
 800c7ba:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c7be:	4619      	mov	r1, r3
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f7ff fced 	bl	800c1a0 <DeviceNet_GetMasterIdentity>
 800c7c6:	66b8      	str	r0, [r7, #104]	@ 0x68
        if(lRet == CIFX_NO_ERROR && tIdentity.bDataValid)
 800c7c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d115      	bne.n	800c7fa <DeviceNet_ScanForMaster+0x11e>
 800c7ce:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d011      	beq.n	800c7fa <DeviceNet_ScanForMaster+0x11e>
        {
            printf("Master found at Node %d\r\n", nodeId);
 800c7d6:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c7da:	4619      	mov	r1, r3
 800c7dc:	4813      	ldr	r0, [pc, #76]	@ (800c82c <DeviceNet_ScanForMaster+0x150>)
 800c7de:	f00e fe49 	bl	801b474 <iprintf>
            *pMasterNodeId = nodeId;
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 800c7e8:	701a      	strb	r2, [r3, #0]
            DeviceNet_PrintMasterIdentity(&tIdentity);
 800c7ea:	f107 0310 	add.w	r3, r7, #16
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7ff ff02 	bl	800c5f8 <DeviceNet_PrintMasterIdentity>
            return CIFX_NO_ERROR;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	e00d      	b.n	800c814 <DeviceNet_ScanForMaster+0x138>
            continue;
 800c7f8:	bf00      	nop
    for(uint8_t nodeId = 0; nodeId < 64; nodeId++)
 800c7fa:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c7fe:	3301      	adds	r3, #1
 800c800:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800c804:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c808:	2b3f      	cmp	r3, #63	@ 0x3f
 800c80a:	d9b7      	bls.n	800c77c <DeviceNet_ScanForMaster+0xa0>
        }
    }

    printf("=== No Master Found on Network ===\r\n");
 800c80c:	4809      	ldr	r0, [pc, #36]	@ (800c834 <DeviceNet_ScanForMaster+0x158>)
 800c80e:	f00e fea1 	bl	801b554 <puts>
    return CIFX_DEV_NOT_READY;
 800c812:	4b09      	ldr	r3, [pc, #36]	@ (800c838 <DeviceNet_ScanForMaster+0x15c>)
}
 800c814:	4618      	mov	r0, r3
 800c816:	3778      	adds	r7, #120	@ 0x78
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}
 800c81c:	800a0001 	.word	0x800a0001
 800c820:	0801f900 	.word	0x0801f900
 800c824:	3e013f00 	.word	0x3e013f00
 800c828:	0801f934 	.word	0x0801f934
 800c82c:	0801f948 	.word	0x0801f948
 800c830:	0801f964 	.word	0x0801f964
 800c834:	0801f9a0 	.word	0x0801f9a0
 800c838:	800c0011 	.word	0x800c0011

0800c83c <VAT_Test_Init>:
 *
 * \param ptContext  [in/out]  Test context to initialize
 */
/*****************************************************************************/
void VAT_Test_Init(VAT_TEST_CONTEXT_T* ptContext)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b082      	sub	sp, #8
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
    if (ptContext == NULL)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d01e      	beq.n	800c888 <VAT_Test_Init+0x4c>
        return;

    /* Clear all data */
    memset(ptContext, 0, sizeof(VAT_TEST_CONTEXT_T));
 800c84a:	2268      	movs	r2, #104	@ 0x68
 800c84c:	2100      	movs	r1, #0
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f00e ffaa 	bl	801b7a8 <memset>

    /* Set default configuration */
    ptContext->config.node_address = 10;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	220a      	movs	r2, #10
 800c858:	701a      	strb	r2, [r3, #0]
    ptContext->config.baud_rate = 250000;       /* 250 kbps */
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	4a0c      	ldr	r2, [pc, #48]	@ (800c890 <VAT_Test_Init+0x54>)
 800c85e:	605a      	str	r2, [r3, #4]
    ptContext->config.epr_ms = 100;             /* 100ms packet rate */
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2264      	movs	r2, #100	@ 0x64
 800c864:	811a      	strh	r2, [r3, #8]
    ptContext->config.input_assembly = VAT_INPUT_ASSEMBLY_2;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2202      	movs	r2, #2
 800c86a:	729a      	strb	r2, [r3, #10]
    ptContext->config.output_assembly = VAT_OUTPUT_ASSEMBLY_7;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2207      	movs	r2, #7
 800c870:	72da      	strb	r2, [r3, #11]
    ptContext->config.enable_logging = true;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	2201      	movs	r2, #1
 800c876:	731a      	strb	r2, [r3, #12]
    ptContext->config.enable_validation = true;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2201      	movs	r2, #1
 800c87c:	735a      	strb	r2, [r3, #13]

    /* Initialize status */
    ptContext->test_running = true;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	2201      	movs	r2, #1
 800c882:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
 800c886:	e000      	b.n	800c88a <VAT_Test_Init+0x4e>
        return;
 800c888:	bf00      	nop

    LOG_PRINTF("[VAT Test] Initialized\n");
}
 800c88a:	3708      	adds	r7, #8
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}
 800c890:	0003d090 	.word	0x0003d090

0800c894 <VAT_Test_Configure>:
 * \param ptContext  [in/out]  Test context
 * \param ptConfig   [in]      Configuration parameters
 */
/*****************************************************************************/
void VAT_Test_Configure(VAT_TEST_CONTEXT_T* ptContext, const VAT_TEST_CONFIG_T* ptConfig)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b082      	sub	sp, #8
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	6039      	str	r1, [r7, #0]
    if (ptContext == NULL || ptConfig == NULL)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d009      	beq.n	800c8b8 <VAT_Test_Configure+0x24>
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d006      	beq.n	800c8b8 <VAT_Test_Configure+0x24>
        return;

    memcpy(&ptContext->config, ptConfig, sizeof(VAT_TEST_CONFIG_T));
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	2210      	movs	r2, #16
 800c8ae:	6839      	ldr	r1, [r7, #0]
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	f00f f83c 	bl	801b92e <memcpy>
 800c8b6:	e000      	b.n	800c8ba <VAT_Test_Configure+0x26>
        return;
 800c8b8:	bf00      	nop
    LOG_PRINTF("  Node Address: %u\n", ptContext->config.node_address);
    LOG_PRINTF("  Baud Rate: %u bps\n", ptContext->config.baud_rate);
    LOG_PRINTF("  EPR: %u ms\n", ptContext->config.epr_ms);
    LOG_PRINTF("  Input Assembly: 0x%02X\n", ptContext->config.input_assembly);
    LOG_PRINTF("  Output Assembly: 0x%02X\n", ptContext->config.output_assembly);
}
 800c8ba:	3708      	adds	r7, #8
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <VAT_Test_PrintStats>:
 *
 * \param ptContext  [in]  Test context
 */
/*****************************************************************************/
void VAT_Test_PrintStats(const VAT_TEST_CONTEXT_T* ptContext)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
    if (ptContext == NULL)
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d030      	beq.n	800c930 <VAT_Test_PrintStats+0x70>
        return;

    printf("\n========== VAT Test Statistics ==========\n");
 800c8ce:	481a      	ldr	r0, [pc, #104]	@ (800c938 <VAT_Test_PrintStats+0x78>)
 800c8d0:	f00e fe40 	bl	801b554 <puts>
    printf("Total Read Operations:   %u\n", ptContext->stats.total_read_count);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	691b      	ldr	r3, [r3, #16]
 800c8d8:	4619      	mov	r1, r3
 800c8da:	4818      	ldr	r0, [pc, #96]	@ (800c93c <VAT_Test_PrintStats+0x7c>)
 800c8dc:	f00e fdca 	bl	801b474 <iprintf>
    printf("Total Write Operations:  %u\n", ptContext->stats.total_write_count);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	695b      	ldr	r3, [r3, #20]
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	4816      	ldr	r0, [pc, #88]	@ (800c940 <VAT_Test_PrintStats+0x80>)
 800c8e8:	f00e fdc4 	bl	801b474 <iprintf>
    printf("Read Errors:             %u\n", ptContext->stats.read_error_count);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	699b      	ldr	r3, [r3, #24]
 800c8f0:	4619      	mov	r1, r3
 800c8f2:	4814      	ldr	r0, [pc, #80]	@ (800c944 <VAT_Test_PrintStats+0x84>)
 800c8f4:	f00e fdbe 	bl	801b474 <iprintf>
    printf("Write Errors:            %u\n", ptContext->stats.write_error_count);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	69db      	ldr	r3, [r3, #28]
 800c8fc:	4619      	mov	r1, r3
 800c8fe:	4812      	ldr	r0, [pc, #72]	@ (800c948 <VAT_Test_PrintStats+0x88>)
 800c900:	f00e fdb8 	bl	801b474 <iprintf>
    printf("Exception Count:         %u\n", ptContext->stats.exception_count);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	6a1b      	ldr	r3, [r3, #32]
 800c908:	4619      	mov	r1, r3
 800c90a:	4810      	ldr	r0, [pc, #64]	@ (800c94c <VAT_Test_PrintStats+0x8c>)
 800c90c:	f00e fdb2 	bl	801b474 <iprintf>
    printf("Timeout Count:           %u\n", ptContext->stats.timeout_count);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c914:	4619      	mov	r1, r3
 800c916:	480e      	ldr	r0, [pc, #56]	@ (800c950 <VAT_Test_PrintStats+0x90>)
 800c918:	f00e fdac 	bl	801b474 <iprintf>
    printf("Last Error Code:         0x%08X\n", ptContext->stats.last_error_code);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c920:	4619      	mov	r1, r3
 800c922:	480c      	ldr	r0, [pc, #48]	@ (800c954 <VAT_Test_PrintStats+0x94>)
 800c924:	f00e fda6 	bl	801b474 <iprintf>
    printf("=========================================\n\n");
 800c928:	480b      	ldr	r0, [pc, #44]	@ (800c958 <VAT_Test_PrintStats+0x98>)
 800c92a:	f00e fe13 	bl	801b554 <puts>
 800c92e:	e000      	b.n	800c932 <VAT_Test_PrintStats+0x72>
        return;
 800c930:	bf00      	nop
}
 800c932:	3708      	adds	r7, #8
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}
 800c938:	0801f9c4 	.word	0x0801f9c4
 800c93c:	0801f9f0 	.word	0x0801f9f0
 800c940:	0801fa10 	.word	0x0801fa10
 800c944:	0801fa30 	.word	0x0801fa30
 800c948:	0801fa50 	.word	0x0801fa50
 800c94c:	0801fa70 	.word	0x0801fa70
 800c950:	0801fa90 	.word	0x0801fa90
 800c954:	0801fab0 	.word	0x0801fab0
 800c958:	0801fad4 	.word	0x0801fad4

0800c95c <Protocol_StartConfiguration_callback>:
*! Protocol specific function to start the configuration process. It is called once,
*  at startup from the example application framework.
*   \param ptAppData   pointer to APP_DATA_T structure
****************************************************************************************/
static uint32_t Protocol_StartConfiguration_callback( APP_DATA_T* ptAppData )
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b084      	sub	sp, #16
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = CIFX_NO_ERROR;
 800c964:	2300      	movs	r3, #0
 800c966:	60fb      	str	r3, [r7, #12]

  if (!Pkt_Init(DNS_DEMO_CHANNEL_INDEX, 1))
 800c968:	2101      	movs	r1, #1
 800c96a:	2000      	movs	r0, #0
 800c96c:	f7fd fe1c 	bl	800a5a8 <Pkt_Init>
 800c970:	4603      	mov	r3, r0
 800c972:	f083 0301 	eor.w	r3, r3, #1
 800c976:	b2db      	uxtb	r3, r3
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d001      	beq.n	800c980 <Protocol_StartConfiguration_callback+0x24>
  {
    return CIFX_DRV_INIT_ERROR;
 800c97c:	4b15      	ldr	r3, [pc, #84]	@ (800c9d4 <Protocol_StartConfiguration_callback+0x78>)
 800c97e:	e024      	b.n	800c9ca <Protocol_StartConfiguration_callback+0x6e>
  }

  /* Register handler for indication packets. */
  if( Pkt_RegisterIndicationHandler( DNS_DEMO_CHANNEL_INDEX, AppDNS_PacketHandler_callback, (void*)ptAppData ) )
 800c980:	687a      	ldr	r2, [r7, #4]
 800c982:	4915      	ldr	r1, [pc, #84]	@ (800c9d8 <Protocol_StartConfiguration_callback+0x7c>)
 800c984:	2000      	movs	r0, #0
 800c986:	f7fd ff45 	bl	800a814 <Pkt_RegisterIndicationHandler>
 800c98a:	4603      	mov	r3, r0
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d019      	beq.n	800c9c4 <Protocol_StartConfiguration_callback+0x68>
  {

#ifdef DNS_HOST_APP_REGISTRATION
    /* Register application */
    App_SysPkt_AssembleRegisterAppReq( &ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket );
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	4618      	mov	r0, r3
 800c996:	f7fe f959 	bl	800ac4c <App_SysPkt_AssembleRegisterAppReq>
    ulRet = Pkt_SendReceivePacket( ptAppData, DNS_DEMO_CHANNEL_INDEX, &ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket, TXRX_TIMEOUT );
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	461a      	mov	r2, r3
 800c9a0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800c9a4:	2100      	movs	r1, #0
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f7fe f8ac 	bl	800ab04 <Pkt_SendReceivePacket>
 800c9ac:	60f8      	str	r0, [r7, #12]
    if( ulRet != CIFX_NO_ERROR )
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d001      	beq.n	800c9b8 <Protocol_StartConfiguration_callback+0x5c>
      return ulRet;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	e008      	b.n	800c9ca <Protocol_StartConfiguration_callback+0x6e>
#endif


    /* Download the configuration */
    ulRet = AppDNS_ConfigureStack( ptAppData, 0 );
 800c9b8:	2100      	movs	r1, #0
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 f944 	bl	800cc48 <AppDNS_ConfigureStack>
 800c9c0:	60f8      	str	r0, [r7, #12]
 800c9c2:	e001      	b.n	800c9c8 <Protocol_StartConfiguration_callback+0x6c>
  }
  else
  {
    ulRet = CIFX_DRV_INIT_ERROR;
 800c9c4:	4b03      	ldr	r3, [pc, #12]	@ (800c9d4 <Protocol_StartConfiguration_callback+0x78>)
 800c9c6:	60fb      	str	r3, [r7, #12]
  }

  return ulRet;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3710      	adds	r7, #16
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	800b0031 	.word	0x800b0031
 800c9d8:	0800ccc9 	.word	0x0800ccc9

0800c9dc <Protocol_PacketHandler_callback>:
/***************************************************************************************
*! Protocol specific packet handler.
*   \param ptAppData   pointer to APP_DATA_T structure
****************************************************************************************/
static uint32_t Protocol_PacketHandler_callback( APP_DATA_T* ptAppData )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b084      	sub	sp, #16
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = CIFX_NO_ERROR;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	60fb      	str	r3, [r7, #12]

  ulRet = Pkt_CheckReceiveMailbox( ptAppData, DNS_DEMO_CHANNEL_INDEX, &ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket );
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	2100      	movs	r1, #0
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f7fe f837 	bl	800aa64 <Pkt_CheckReceiveMailbox>
 800c9f6:	60f8      	str	r0, [r7, #12]

  if( CIFX_DEV_GET_NO_PACKET == ulRet || CIFX_DEV_NOT_READY == ulRet )
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	4a07      	ldr	r2, [pc, #28]	@ (800ca18 <Protocol_PacketHandler_callback+0x3c>)
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	d003      	beq.n	800ca08 <Protocol_PacketHandler_callback+0x2c>
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	4a06      	ldr	r2, [pc, #24]	@ (800ca1c <Protocol_PacketHandler_callback+0x40>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d101      	bne.n	800ca0c <Protocol_PacketHandler_callback+0x30>
  {
    /* Handle "no packet" and "stack not ready" as success. */
    ulRet = CIFX_NO_ERROR;
 800ca08:	2300      	movs	r3, #0
 800ca0a:	60fb      	str	r3, [r7, #12]
  }

  return ulRet;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3710      	adds	r7, #16
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	800c0019 	.word	0x800c0019
 800ca1c:	800c0011 	.word	0x800c0011

0800ca20 <AppDNS_SetConfiguration>:
/***************************************************************************************************
*! Function to send the basic configuration packet to the DeviceNet Slave Stack
*   \param ptAppData   pointer to APP_DATA_T structure
 **************************************************************************************************/
uint32_t AppDNS_SetConfiguration(APP_DATA_T* ptAppData)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b086      	sub	sp, #24
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = CIFX_NO_ERROR;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	617b      	str	r3, [r7, #20]
  DNS_PACKET_SET_CONFIGURATION_REQ_T* ptReq = AppDNS_GlobalPacket_Init(ptAppData);
 800ca2c:	6878      	ldr	r0, [r7, #4]
 800ca2e:	f000 f9f1 	bl	800ce14 <AppDNS_GlobalPacket_Init>
 800ca32:	6138      	str	r0, [r7, #16]

  DNS_CONFIGURATION_V1_T *ptCfg = &ptReq->tData.unCfg.tV1;
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	332c      	adds	r3, #44	@ 0x2c
 800ca38:	60fb      	str	r3, [r7, #12]

  /* Set the packet command, length and DNS configuration version */
  ptReq->tHead.ulCmd        = DNS_CMD_SET_CONFIGURATION_REQ;
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	771a      	strb	r2, [r3, #28]
 800ca40:	2200      	movs	r2, #0
 800ca42:	f062 024e 	orn	r2, r2, #78	@ 0x4e
 800ca46:	775a      	strb	r2, [r3, #29]
 800ca48:	2200      	movs	r2, #0
 800ca4a:	779a      	strb	r2, [r3, #30]
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	77da      	strb	r2, [r3, #31]
  ptReq->tHead.ulLen        = DNS_SET_CONFIGURATION_V1_REQ_SIZE;
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	2200      	movs	r2, #0
 800ca54:	f042 0264 	orr.w	r2, r2, #100	@ 0x64
 800ca58:	741a      	strb	r2, [r3, #16]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	745a      	strb	r2, [r3, #17]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	749a      	strb	r2, [r3, #18]
 800ca62:	2200      	movs	r2, #0
 800ca64:	74da      	strb	r2, [r3, #19]
  ptReq->tHead.ulSta        = 0;
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	761a      	strb	r2, [r3, #24]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	765a      	strb	r2, [r3, #25]
 800ca70:	2200      	movs	r2, #0
 800ca72:	769a      	strb	r2, [r3, #26]
 800ca74:	2200      	movs	r2, #0
 800ca76:	76da      	strb	r2, [r3, #27]
  ptReq->tData.ulVersion    = DNS_CONFIGURATION_V1;
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	f042 0201 	orr.w	r2, r2, #1
 800ca80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800ca84:	2200      	movs	r2, #0
 800ca86:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800ca90:	2200      	movs	r2, #0
 800ca92:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* Set the slave related parameters */
  memset(ptCfg, 0x00, sizeof(DNS_CONFIGURATION_V1_T));
 800ca96:	2260      	movs	r2, #96	@ 0x60
 800ca98:	2100      	movs	r1, #0
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f00e fe84 	bl	801b7a8 <memset>
  ptCfg->ulSystemFlags      = DNS_SYS_FLG_MANUAL_START;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	2200      	movs	r2, #0
 800caa4:	f042 0201 	orr.w	r2, r2, #1
 800caa8:	701a      	strb	r2, [r3, #0]
 800caaa:	2200      	movs	r2, #0
 800caac:	705a      	strb	r2, [r3, #1]
 800caae:	2200      	movs	r2, #0
 800cab0:	709a      	strb	r2, [r3, #2]
 800cab2:	2200      	movs	r2, #0
 800cab4:	70da      	strb	r2, [r3, #3]
  ptCfg->ulWdgTime          = 0;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	2200      	movs	r2, #0
 800caba:	711a      	strb	r2, [r3, #4]
 800cabc:	2200      	movs	r2, #0
 800cabe:	715a      	strb	r2, [r3, #5]
 800cac0:	2200      	movs	r2, #0
 800cac2:	719a      	strb	r2, [r3, #6]
 800cac4:	2200      	movs	r2, #0
 800cac6:	71da      	strb	r2, [r3, #7]

  /* Set network parameter */
  ptCfg->ulNodeId = g_tAppDnsData.bNodeIdValue;
 800cac8:	4b46      	ldr	r3, [pc, #280]	@ (800cbe4 <AppDNS_SetConfiguration+0x1c4>)
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	461a      	mov	r2, r3
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	609a      	str	r2, [r3, #8]
  ptCfg->ulBaudrate = g_tAppDnsData.bBaudRateValue;
 800cad2:	4b44      	ldr	r3, [pc, #272]	@ (800cbe4 <AppDNS_SetConfiguration+0x1c4>)
 800cad4:	785b      	ldrb	r3, [r3, #1]
 800cad6:	461a      	mov	r2, r3
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	60da      	str	r2, [r3, #12]

  ptCfg->ulConfigFlags      = 0;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	2200      	movs	r2, #0
 800cae0:	741a      	strb	r2, [r3, #16]
 800cae2:	2200      	movs	r2, #0
 800cae4:	745a      	strb	r2, [r3, #17]
 800cae6:	2200      	movs	r2, #0
 800cae8:	749a      	strb	r2, [r3, #18]
 800caea:	2200      	movs	r2, #0
 800caec:	74da      	strb	r2, [r3, #19]
  ptCfg->ulObjectFlags      = 0;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2200      	movs	r2, #0
 800caf2:	751a      	strb	r2, [r3, #20]
 800caf4:	2200      	movs	r2, #0
 800caf6:	755a      	strb	r2, [r3, #21]
 800caf8:	2200      	movs	r2, #0
 800cafa:	759a      	strb	r2, [r3, #22]
 800cafc:	2200      	movs	r2, #0
 800cafe:	75da      	strb	r2, [r3, #23]

  /* Set Identity Data */
  ptCfg->usVendorId         = VENDOR_ID;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	2200      	movs	r2, #0
 800cb04:	f062 026b 	orn	r2, r2, #107	@ 0x6b
 800cb08:	761a      	strb	r2, [r3, #24]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f042 0201 	orr.w	r2, r2, #1
 800cb10:	765a      	strb	r2, [r3, #25]
  ptCfg->usDeviceType       = DEVICE_TYPE_PROCESS_CONTROL_VALVE;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2200      	movs	r2, #0
 800cb16:	f042 021d 	orr.w	r2, r2, #29
 800cb1a:	769a      	strb	r2, [r3, #26]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	76da      	strb	r2, [r3, #27]
  ptCfg->usProductCode      = PRODUCT_CODE;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	2200      	movs	r2, #0
 800cb24:	f062 0275 	orn	r2, r2, #117	@ 0x75
 800cb28:	771a      	strb	r2, [r3, #28]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	f042 0202 	orr.w	r2, r2, #2
 800cb30:	775a      	strb	r2, [r3, #29]
  ptCfg->bMajorRev          = MAJOR_REVISION;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2202      	movs	r2, #2
 800cb36:	77da      	strb	r2, [r3, #31]
  ptCfg->bMinorRev          = MINOR_REVISION;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	779a      	strb	r2, [r3, #30]
  ptCfg->bProductNameLen    = sizeof(abProductName)-1;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	2220      	movs	r2, #32
 800cb42:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  memcpy(&ptCfg->abProductName[0], &abProductName[0], ptCfg->bProductNameLen);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800cb52:	461a      	mov	r2, r3
 800cb54:	4924      	ldr	r1, [pc, #144]	@ (800cbe8 <AppDNS_SetConfiguration+0x1c8>)
 800cb56:	f00e feea 	bl	801b92e <memcpy>

  /* Set Process Data */
  ptCfg->ulProduceAsInstance  = DNS_DEMO_PRODUCING_ASSEMBLY_INSTANCE;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	f042 0264 	orr.w	r2, r2, #100	@ 0x64
 800cb62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 800cb66:	2200      	movs	r2, #0
 800cb68:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
 800cb72:	2200      	movs	r2, #0
 800cb74:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
  ptCfg->ulProduceAsSize      = DNS_DEMO_PRODUCING_ASSEMBLY_INSTANCE_SIZE;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	f042 0207 	orr.w	r2, r2, #7
 800cb80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800cb84:	2200      	movs	r2, #0
 800cb86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
 800cb90:	2200      	movs	r2, #0
 800cb92:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  ptCfg->ulConsumeAsInstance  = DNS_DEMO_CONSUMING_ASSEMBLY_INSTANCE;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2200      	movs	r2, #0
 800cb9a:	f042 0208 	orr.w	r2, r2, #8
 800cb9e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800cba2:	2200      	movs	r2, #0
 800cba4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
 800cba8:	2200      	movs	r2, #0
 800cbaa:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
 800cbae:	2200      	movs	r2, #0
 800cbb0:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
  ptCfg->ulConsumeAsSize      = DNS_DEMO_CONSUMING_ASSEMBLY_INSTANCE_SIZE;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f042 0205 	orr.w	r2, r2, #5
 800cbbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
 800cbcc:	2200      	movs	r2, #0
 800cbce:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f


  ulRet = AppDNS_GlobalPacket_SendReceive(ptAppData);
 800cbd2:	6878      	ldr	r0, [r7, #4]
 800cbd4:	f000 f8da 	bl	800cd8c <AppDNS_GlobalPacket_SendReceive>
 800cbd8:	6178      	str	r0, [r7, #20]
  return ulRet;
 800cbda:	697b      	ldr	r3, [r7, #20]
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3718      	adds	r7, #24
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}
 800cbe4:	2000005c 	.word	0x2000005c
 800cbe8:	20000038 	.word	0x20000038

0800cbec <AppDNS_ChannelInit>:
/***************************************************************************************************
*! Send the common "Channel Init" packet to apply configuration parameter to the stack.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
uint32_t AppDNS_ChannelInit(APP_DATA_T* ptAppData)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b084      	sub	sp, #16
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = 0;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	60fb      	str	r3, [r7, #12]
  CIFX_PACKET* ptReq = AppDNS_GlobalPacket_Init(ptAppData);
 800cbf8:	6878      	ldr	r0, [r7, #4]
 800cbfa:	f000 f90b 	bl	800ce14 <AppDNS_GlobalPacket_Init>
 800cbfe:	60b8      	str	r0, [r7, #8]

  App_SysPkt_AssembleChannelInitReq(ptReq);
 800cc00:	68b8      	ldr	r0, [r7, #8]
 800cc02:	f7fe f852 	bl	800acaa <App_SysPkt_AssembleChannelInitReq>

  ulRet = AppDNS_GlobalPacket_SendReceive(ptAppData);
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f000 f8c0 	bl	800cd8c <AppDNS_GlobalPacket_SendReceive>
 800cc0c:	60f8      	str	r0, [r7, #12]
  return ulRet;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3710      	adds	r7, #16
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <AppDNS_StartCommunication>:
/***************************************************************************************************
*! Common command to release the network communication.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
uint32_t AppDNS_StartCommunication(APP_DATA_T* ptAppData)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = 0;
 800cc20:	2300      	movs	r3, #0
 800cc22:	60fb      	str	r3, [r7, #12]
  CIFX_PACKET* ptReq = AppDNS_GlobalPacket_Init(ptAppData);
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f000 f8f5 	bl	800ce14 <AppDNS_GlobalPacket_Init>
 800cc2a:	60b8      	str	r0, [r7, #8]

  App_SysPkt_AssembleStartStopCommReq(ptReq, true);
 800cc2c:	2101      	movs	r1, #1
 800cc2e:	68b8      	ldr	r0, [r7, #8]
 800cc30:	f7fe f86a 	bl	800ad08 <App_SysPkt_AssembleStartStopCommReq>

  ulRet = AppDNS_GlobalPacket_SendReceive(ptAppData);
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 f8a9 	bl	800cd8c <AppDNS_GlobalPacket_SendReceive>
 800cc3a:	60f8      	str	r0, [r7, #12]

  return ulRet;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3710      	adds	r7, #16
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}
	...

0800cc48 <AppDNS_ConfigureStack>:
*  2) Send the common ChannelInit packet to activate the provided configuration.
*  3) Send the StartCommunication packet to release the network communication.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
uint32_t AppDNS_ConfigureStack(APP_DATA_T* ptAppData, uint32_t ulBusOnDelay)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b084      	sub	sp, #16
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
 800cc50:	6039      	str	r1, [r7, #0]
  uint32_t ulRet = CIFX_NO_ERROR;
 800cc52:	2300      	movs	r3, #0
 800cc54:	60fb      	str	r3, [r7, #12]

  /* Mandatory: Submit a new configuration*/
  ulRet = AppDNS_SetConfiguration(ptAppData);
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f7ff fee2 	bl	800ca20 <AppDNS_SetConfiguration>
 800cc5c:	60f8      	str	r0, [r7, #12]
  if (ulRet != 0)
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d001      	beq.n	800cc68 <AppDNS_ConfigureStack+0x20>
    return ulRet;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	e025      	b.n	800ccb4 <AppDNS_ConfigureStack+0x6c>

  /* Mandatory: Activate the new configuration */
  ulRet = AppDNS_ChannelInit(ptAppData);
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f7ff ffbf 	bl	800cbec <AppDNS_ChannelInit>
 800cc6e:	60f8      	str	r0, [r7, #12]
  if (ulRet != 0)
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d001      	beq.n	800cc7a <AppDNS_ConfigureStack+0x32>
    return ulRet;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	e01c      	b.n	800ccb4 <AppDNS_ConfigureStack+0x6c>

  /* Mandatory: Release communication */
  ulRet = AppDNS_StartCommunication(ptAppData);
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f7ff ffcc 	bl	800cc18 <AppDNS_StartCommunication>
 800cc80:	60f8      	str	r0, [r7, #12]
  if (ulRet != 0)
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d001      	beq.n	800cc8c <AppDNS_ConfigureStack+0x44>
    return ulRet;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	e013      	b.n	800ccb4 <AppDNS_ConfigureStack+0x6c>

  /* Register VAT User Objects (Class 0x64, 0x65) */
  printf("\n=== VAT User Object Registration ===\n");
 800cc8c:	480b      	ldr	r0, [pc, #44]	@ (800ccbc <AppDNS_ConfigureStack+0x74>)
 800cc8e:	f00e fc61 	bl	801b554 <puts>
  ulRet = AppDNS_VAT_UserObject_Registration(ptAppData);
 800cc92:	6878      	ldr	r0, [r7, #4]
 800cc94:	f7fe fe88 	bl	800b9a8 <AppDNS_VAT_UserObject_Registration>
 800cc98:	60f8      	str	r0, [r7, #12]
  if (ulRet != 0) {
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d005      	beq.n	800ccac <AppDNS_ConfigureStack+0x64>
    printf("ERROR: VAT User Object Registration failed: 0x%08X\n", (unsigned int)ulRet);
 800cca0:	68f9      	ldr	r1, [r7, #12]
 800cca2:	4807      	ldr	r0, [pc, #28]	@ (800ccc0 <AppDNS_ConfigureStack+0x78>)
 800cca4:	f00e fbe6 	bl	801b474 <iprintf>
    return ulRet;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	e003      	b.n	800ccb4 <AppDNS_ConfigureStack+0x6c>
  }
  printf("=== VAT User Object Registration Complete ===\n\n");
 800ccac:	4805      	ldr	r0, [pc, #20]	@ (800ccc4 <AppDNS_ConfigureStack+0x7c>)
 800ccae:	f00e fc51 	bl	801b554 <puts>

  return ulRet;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3710      	adds	r7, #16
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}
 800ccbc:	0801fd84 	.word	0x0801fd84
 800ccc0:	0801fdac 	.word	0x0801fdac
 800ccc4:	0801fde0 	.word	0x0801fde0

0800ccc8 <AppDNS_PacketHandler_callback>:
*
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
bool AppDNS_PacketHandler_callback( CIFX_PACKET* ptPacket,
                           void*        pvUserData )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
  bool        fPacketHandled = true;
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	73fb      	strb	r3, [r7, #15]
  APP_DATA_T* ptAppData = (APP_DATA_T*)pvUserData;
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	60bb      	str	r3, [r7, #8]

  /* Check if the received packet is placed in the channel related global packet buffer.
    If not we reject it. The entire example project rely's on that all incomming packts
    are placed into this channel related global packet buffer */
  if( ptPacket != &ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket )
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	461a      	mov	r2, r3
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d004      	beq.n	800ccf0 <AppDNS_PacketHandler_callback+0x28>
  {
    /* The packet is not in our channel related packet buffer */
    printf("Unexpected packet resource received!!!" NEWLINE);
 800cce6:	4824      	ldr	r0, [pc, #144]	@ (800cd78 <AppDNS_PacketHandler_callback+0xb0>)
 800cce8:	f00e fc34 	bl	801b554 <puts>
    return false;
 800ccec:	2300      	movs	r3, #0
 800ccee:	e03e      	b.n	800cd6e <AppDNS_PacketHandler_callback+0xa6>
  }

  /* ⭐ Debug: Print received packet info */
  printf("[PKT] Cmd=0x%08X, Len=%u, State=0x%08X" NEWLINE,
         (unsigned int)ptPacket->tHeader.ulCmd,
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	69d9      	ldr	r1, [r3, #28]
         (unsigned int)ptPacket->tHeader.ulLen,
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	691a      	ldr	r2, [r3, #16]
         (unsigned int)ptPacket->tHeader.ulState);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	699b      	ldr	r3, [r3, #24]
  printf("[PKT] Cmd=0x%08X, Len=%u, State=0x%08X" NEWLINE,
 800ccfc:	481f      	ldr	r0, [pc, #124]	@ (800cd7c <AppDNS_PacketHandler_callback+0xb4>)
 800ccfe:	f00e fbb9 	bl	801b474 <iprintf>

  switch( ptPacket->tHeader.ulCmd )
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	69db      	ldr	r3, [r3, #28]
 800cd06:	f24b 1204 	movw	r2, #45316	@ 0xb104
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d108      	bne.n	800cd20 <AppDNS_PacketHandler_callback+0x58>
  {
  /* ⭐ CIP Service Indication Handler ⭐ */
  case DNS_CMD_CIP_SERVICE_IND:
    printf("[INFO] ✅ CIP Service Indication Received!" NEWLINE);
 800cd0e:	481c      	ldr	r0, [pc, #112]	@ (800cd80 <AppDNS_PacketHandler_callback+0xb8>)
 800cd10:	f00e fc20 	bl	801b554 <puts>
    /* Route to VAT UserObject Handler */
    AppDNS_HandleCipServiceIndication(ptAppData);
 800cd14:	68b8      	ldr	r0, [r7, #8]
 800cd16:	f000 f89d 	bl	800ce54 <AppDNS_HandleCipServiceIndication>
    fPacketHandled = true;
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	73fb      	strb	r3, [r7, #15]
    break;
 800cd1e:	e025      	b.n	800cd6c <AppDNS_PacketHandler_callback+0xa4>

    default:
    {
      if ((ptPacket->tHeader.ulCmd & 0x1) == 0)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	69db      	ldr	r3, [r3, #28]
 800cd24:	f003 0301 	and.w	r3, r3, #1
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d11b      	bne.n	800cd64 <AppDNS_PacketHandler_callback+0x9c>
      {
        printf("Warning: Disregarded indication packet received!" NEWLINE);
 800cd2c:	4815      	ldr	r0, [pc, #84]	@ (800cd84 <AppDNS_PacketHandler_callback+0xbc>)
 800cd2e:	f00e fc11 	bl	801b554 <puts>

        ptPacket->tHeader.ulState = ERR_HIL_NO_APPLICATION_REGISTERED;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2200      	movs	r2, #0
 800cd36:	f042 0202 	orr.w	r2, r2, #2
 800cd3a:	761a      	strb	r2, [r3, #24]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	f042 0202 	orr.w	r2, r2, #2
 800cd42:	765a      	strb	r2, [r3, #25]
 800cd44:	2200      	movs	r2, #0
 800cd46:	769a      	strb	r2, [r3, #26]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 800cd4e:	76da      	strb	r2, [r3, #27]
        ptPacket->tHeader.ulCmd |= 0x01; /* Make it a response */
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	69db      	ldr	r3, [r3, #28]
 800cd54:	f043 0201 	orr.w	r2, r3, #1
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	61da      	str	r2, [r3, #28]
        /* Send the response packet */
        AppDNS_GlobalPacket_Send(ptAppData);
 800cd5c:	68b8      	ldr	r0, [r7, #8]
 800cd5e:	f000 f837 	bl	800cdd0 <AppDNS_GlobalPacket_Send>
      else
      {
        printf("Warning: Disregarded confirmation packet received!" NEWLINE);
      }
    }
    break;
 800cd62:	e002      	b.n	800cd6a <AppDNS_PacketHandler_callback+0xa2>
        printf("Warning: Disregarded confirmation packet received!" NEWLINE);
 800cd64:	4808      	ldr	r0, [pc, #32]	@ (800cd88 <AppDNS_PacketHandler_callback+0xc0>)
 800cd66:	f00e fbf5 	bl	801b554 <puts>
    break;
 800cd6a:	bf00      	nop
  }

  return fPacketHandled;
 800cd6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3710      	adds	r7, #16
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
 800cd76:	bf00      	nop
 800cd78:	0801fe10 	.word	0x0801fe10
 800cd7c:	0801fe38 	.word	0x0801fe38
 800cd80:	0801fe64 	.word	0x0801fe64
 800cd84:	0801fe94 	.word	0x0801fe94
 800cd88:	0801fec8 	.word	0x0801fec8

0800cd8c <AppDNS_GlobalPacket_SendReceive>:
*  funktion must prepare the command to be send in global packet buffer. The confirmation will be
*  also received in the global packet buffer.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
uint32_t AppDNS_GlobalPacket_SendReceive(APP_DATA_T* ptAppData)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b084      	sub	sp, #16
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = 0;
 800cd94:	2300      	movs	r3, #0
 800cd96:	60fb      	str	r3, [r7, #12]
  ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket.tHeader.ulDest = HIL_PACKET_DEST_DEFAULT_CHANNEL;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	2220      	movs	r2, #32
 800cd9e:	601a      	str	r2, [r3, #0]

  ulRet = Pkt_SendReceivePacket(ptAppData,
                                DNS_DEMO_CHANNEL_INDEX,
                                &ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket,
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
  ulRet = Pkt_SendReceivePacket(ptAppData,
 800cda4:	461a      	mov	r2, r3
 800cda6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800cdaa:	2100      	movs	r1, #0
 800cdac:	6878      	ldr	r0, [r7, #4]
 800cdae:	f7fd fea9 	bl	800ab04 <Pkt_SendReceivePacket>
 800cdb2:	60f8      	str	r0, [r7, #12]
                                TXRX_TIMEOUT);
  if (ulRet != CIFX_NO_ERROR)
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d001      	beq.n	800cdbe <AppDNS_GlobalPacket_SendReceive+0x32>
  {
    return ulRet;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	e004      	b.n	800cdc8 <AppDNS_GlobalPacket_SendReceive+0x3c>
  }

  ulRet = ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket.tHeader.ulState;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	699b      	ldr	r3, [r3, #24]
 800cdc4:	60fb      	str	r3, [r7, #12]
  return ulRet;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3710      	adds	r7, #16
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}

0800cdd0 <AppDNS_GlobalPacket_Send>:
*   buffer. The calling funktion must prepare the command to be send in global packet buffer.
*   Usally it can be used to send confirmation packet to previosly received indication packets.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
uint32_t AppDNS_GlobalPacket_Send(APP_DATA_T* ptAppData)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b084      	sub	sp, #16
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  uint32_t ulRet = 0;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	60fb      	str	r3, [r7, #12]
  ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket.tHeader.ulDest = HIL_PACKET_DEST_DEFAULT_CHANNEL;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	2220      	movs	r2, #32
 800cde2:	601a      	str	r2, [r3, #0]

  ulRet = Pkt_SendPacket(ptAppData,
                         DNS_DEMO_CHANNEL_INDEX,
                         &ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket,
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
  ulRet = Pkt_SendPacket(ptAppData,
 800cde8:	461a      	mov	r2, r3
 800cdea:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800cdee:	2100      	movs	r1, #0
 800cdf0:	6878      	ldr	r0, [r7, #4]
 800cdf2:	f7fd fcb3 	bl	800a75c <Pkt_SendPacket>
 800cdf6:	60f8      	str	r0, [r7, #12]
                         TX_TIMEOUT);
  if (ulRet != CIFX_NO_ERROR)
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d003      	beq.n	800ce06 <AppDNS_GlobalPacket_Send+0x36>
  {
    printf("Sending DNS_RESET_RES failed with error code 0x%08x" NEWLINE, (unsigned int)ulRet);
 800cdfe:	68f9      	ldr	r1, [r7, #12]
 800ce00:	4803      	ldr	r0, [pc, #12]	@ (800ce10 <AppDNS_GlobalPacket_Send+0x40>)
 800ce02:	f00e fb37 	bl	801b474 <iprintf>
  }
  return ulRet;
 800ce06:	68fb      	ldr	r3, [r7, #12]
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3710      	adds	r7, #16
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}
 800ce10:	0801fefc 	.word	0x0801fefc

0800ce14 <AppDNS_GlobalPacket_Init>:
/***************************************************************************************************
*! Helpfunktion to preset the header of the global packet buffer with zero, befor using it.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
void* AppDNS_GlobalPacket_Init(APP_DATA_T* ptAppData)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b084      	sub	sp, #16
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  void* pvPkt = (void*)&ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	60fb      	str	r3, [r7, #12]
  memset(pvPkt, 0x00, sizeof(ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket.tHeader));
 800ce22:	2228      	movs	r2, #40	@ 0x28
 800ce24:	2100      	movs	r1, #0
 800ce26:	68f8      	ldr	r0, [r7, #12]
 800ce28:	f00e fcbe 	bl	801b7a8 <memset>
  return pvPkt;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3710      	adds	r7, #16
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}

0800ce36 <AppDNS_GlobalPacket_Get>:
/***************************************************************************************************
*! Helpfunktion to return the pointer of the global packet buffer of the example project.
*   \param ptAppData   pointer to APP_DATA_T structure
***************************************************************************************************/
void* AppDNS_GlobalPacket_Get(APP_DATA_T* ptAppData)
{
 800ce36:	b480      	push	{r7}
 800ce38:	b085      	sub	sp, #20
 800ce3a:	af00      	add	r7, sp, #0
 800ce3c:	6078      	str	r0, [r7, #4]
  void* pvPkt = (void*)&ptAppData->aptChannels[DNS_DEMO_CHANNEL_INDEX]->tPacket;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	60fb      	str	r3, [r7, #12]
  return pvPkt;
 800ce44:	68fb      	ldr	r3, [r7, #12]
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3714      	adds	r7, #20
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr
	...

0800ce54 <AppDNS_HandleCipServiceIndication>:

/******************************************************************************
 * Handle CIP Service Indication (Explicit Message from Master)
 ******************************************************************************/
void AppDNS_HandleCipServiceIndication(APP_DATA_T* ptAppData)
{
 800ce54:	b590      	push	{r4, r7, lr}
 800ce56:	b08f      	sub	sp, #60	@ 0x3c
 800ce58:	af02      	add	r7, sp, #8
 800ce5a:	6078      	str	r0, [r7, #4]
    DNS_PACKET_CIP_SERVICE_IND_T* ptInd =
        (DNS_PACKET_CIP_SERVICE_IND_T*)AppDNS_GlobalPacket_Get(ptAppData);
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f7ff ffea 	bl	800ce36 <AppDNS_GlobalPacket_Get>
 800ce62:	61f8      	str	r0, [r7, #28]

    DNS_PACKET_CIP_SERVICE_RES_T* ptRes =
        (DNS_PACKET_CIP_SERVICE_RES_T*)AppDNS_GlobalPacket_Get(ptAppData);
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f7ff ffe6 	bl	800ce36 <AppDNS_GlobalPacket_Get>
 800ce6a:	61b8      	str	r0, [r7, #24]

    /* Extract CIP message information */
    uint8_t service = (uint8_t)ptInd->tData.ulService;
 800ce6c:	69fb      	ldr	r3, [r7, #28]
 800ce6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce70:	75fb      	strb	r3, [r7, #23]
    uint8_t class_id = (uint8_t)ptInd->tData.ulClass;
 800ce72:	69fb      	ldr	r3, [r7, #28]
 800ce74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce76:	75bb      	strb	r3, [r7, #22]
    uint8_t instance_id = (uint8_t)ptInd->tData.ulInstance;
 800ce78:	69fb      	ldr	r3, [r7, #28]
 800ce7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce7c:	757b      	strb	r3, [r7, #21]
    uint8_t attribute_id = (uint8_t)ptInd->tData.ulAttribute;
 800ce7e:	69fb      	ldr	r3, [r7, #28]
 800ce80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce82:	753b      	strb	r3, [r7, #20]
    uint32_t dataLen = ptInd->tHead.ulLen - DNS_CIP_SERVICE_IND_SIZE;
 800ce84:	69fb      	ldr	r3, [r7, #28]
 800ce86:	691b      	ldr	r3, [r3, #16]
 800ce88:	3b14      	subs	r3, #20
 800ce8a:	613b      	str	r3, [r7, #16]

    /* Debug output */
    printf("\n=== CIP Service Indication ===\n");
 800ce8c:	48b8      	ldr	r0, [pc, #736]	@ (800d170 <AppDNS_HandleCipServiceIndication+0x31c>)
 800ce8e:	f00e fb61 	bl	801b554 <puts>
    printf("Service:   0x%02X ", service);
 800ce92:	7dfb      	ldrb	r3, [r7, #23]
 800ce94:	4619      	mov	r1, r3
 800ce96:	48b7      	ldr	r0, [pc, #732]	@ (800d174 <AppDNS_HandleCipServiceIndication+0x320>)
 800ce98:	f00e faec 	bl	801b474 <iprintf>
    if (service == 0x0E) printf("(Get Attribute Single)\n");
 800ce9c:	7dfb      	ldrb	r3, [r7, #23]
 800ce9e:	2b0e      	cmp	r3, #14
 800cea0:	d103      	bne.n	800ceaa <AppDNS_HandleCipServiceIndication+0x56>
 800cea2:	48b5      	ldr	r0, [pc, #724]	@ (800d178 <AppDNS_HandleCipServiceIndication+0x324>)
 800cea4:	f00e fb56 	bl	801b554 <puts>
 800cea8:	e01e      	b.n	800cee8 <AppDNS_HandleCipServiceIndication+0x94>
    else if (service == 0x10) printf("(Set Attribute Single)\n");
 800ceaa:	7dfb      	ldrb	r3, [r7, #23]
 800ceac:	2b10      	cmp	r3, #16
 800ceae:	d103      	bne.n	800ceb8 <AppDNS_HandleCipServiceIndication+0x64>
 800ceb0:	48b2      	ldr	r0, [pc, #712]	@ (800d17c <AppDNS_HandleCipServiceIndication+0x328>)
 800ceb2:	f00e fb4f 	bl	801b554 <puts>
 800ceb6:	e017      	b.n	800cee8 <AppDNS_HandleCipServiceIndication+0x94>
    else if (service == 0x01) printf("(Get Attribute All)\n");
 800ceb8:	7dfb      	ldrb	r3, [r7, #23]
 800ceba:	2b01      	cmp	r3, #1
 800cebc:	d103      	bne.n	800cec6 <AppDNS_HandleCipServiceIndication+0x72>
 800cebe:	48b0      	ldr	r0, [pc, #704]	@ (800d180 <AppDNS_HandleCipServiceIndication+0x32c>)
 800cec0:	f00e fb48 	bl	801b554 <puts>
 800cec4:	e010      	b.n	800cee8 <AppDNS_HandleCipServiceIndication+0x94>
    else if (service == 0x16) printf("(Save)\n");
 800cec6:	7dfb      	ldrb	r3, [r7, #23]
 800cec8:	2b16      	cmp	r3, #22
 800ceca:	d103      	bne.n	800ced4 <AppDNS_HandleCipServiceIndication+0x80>
 800cecc:	48ad      	ldr	r0, [pc, #692]	@ (800d184 <AppDNS_HandleCipServiceIndication+0x330>)
 800cece:	f00e fb41 	bl	801b554 <puts>
 800ced2:	e009      	b.n	800cee8 <AppDNS_HandleCipServiceIndication+0x94>
    else if (service == 0x05) printf("(Reset)\n");
 800ced4:	7dfb      	ldrb	r3, [r7, #23]
 800ced6:	2b05      	cmp	r3, #5
 800ced8:	d103      	bne.n	800cee2 <AppDNS_HandleCipServiceIndication+0x8e>
 800ceda:	48ab      	ldr	r0, [pc, #684]	@ (800d188 <AppDNS_HandleCipServiceIndication+0x334>)
 800cedc:	f00e fb3a 	bl	801b554 <puts>
 800cee0:	e002      	b.n	800cee8 <AppDNS_HandleCipServiceIndication+0x94>
    else printf("(Unknown)\n");
 800cee2:	48aa      	ldr	r0, [pc, #680]	@ (800d18c <AppDNS_HandleCipServiceIndication+0x338>)
 800cee4:	f00e fb36 	bl	801b554 <puts>

    printf("Class:     0x%02X\n", class_id);
 800cee8:	7dbb      	ldrb	r3, [r7, #22]
 800ceea:	4619      	mov	r1, r3
 800ceec:	48a8      	ldr	r0, [pc, #672]	@ (800d190 <AppDNS_HandleCipServiceIndication+0x33c>)
 800ceee:	f00e fac1 	bl	801b474 <iprintf>
    printf("Instance:  0x%02X\n", instance_id);
 800cef2:	7d7b      	ldrb	r3, [r7, #21]
 800cef4:	4619      	mov	r1, r3
 800cef6:	48a7      	ldr	r0, [pc, #668]	@ (800d194 <AppDNS_HandleCipServiceIndication+0x340>)
 800cef8:	f00e fabc 	bl	801b474 <iprintf>
    printf("Attribute: 0x%02X\n", attribute_id);
 800cefc:	7d3b      	ldrb	r3, [r7, #20]
 800cefe:	4619      	mov	r1, r3
 800cf00:	48a5      	ldr	r0, [pc, #660]	@ (800d198 <AppDNS_HandleCipServiceIndication+0x344>)
 800cf02:	f00e fab7 	bl	801b474 <iprintf>
    printf("Data Len:  %d\n", (int)dataLen);
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	48a4      	ldr	r0, [pc, #656]	@ (800d19c <AppDNS_HandleCipServiceIndication+0x348>)
 800cf0c:	f00e fab2 	bl	801b474 <iprintf>

    /* Route to VAT UserObject Handler for VAT-specific classes */
    if (class_id == 0x64 || class_id == 0x65) {
 800cf10:	7dbb      	ldrb	r3, [r7, #22]
 800cf12:	2b64      	cmp	r3, #100	@ 0x64
 800cf14:	d002      	beq.n	800cf1c <AppDNS_HandleCipServiceIndication+0xc8>
 800cf16:	7dbb      	ldrb	r3, [r7, #22]
 800cf18:	2b65      	cmp	r3, #101	@ 0x65
 800cf1a:	d17d      	bne.n	800d018 <AppDNS_HandleCipServiceIndication+0x1c4>
        /* VAT Parameter (0x64) or Diagnostic (0x65) Object */
        printf("  -> Routing to VAT UserObject Handler\n");
 800cf1c:	48a0      	ldr	r0, [pc, #640]	@ (800d1a0 <AppDNS_HandleCipServiceIndication+0x34c>)
 800cf1e:	f00e fb19 	bl	801b554 <puts>

        /* Check if object is registered */
        if (!AppDNS_VAT_UserObject_IsRegistered(class_id, instance_id)) {
 800cf22:	7dbb      	ldrb	r3, [r7, #22]
 800cf24:	7d7a      	ldrb	r2, [r7, #21]
 800cf26:	4611      	mov	r1, r2
 800cf28:	4618      	mov	r0, r3
 800cf2a:	f7fe fd7f 	bl	800ba2c <AppDNS_VAT_UserObject_IsRegistered>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	f083 0301 	eor.w	r3, r3, #1
 800cf34:	b2db      	uxtb	r3, r3
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d046      	beq.n	800cfc8 <AppDNS_HandleCipServiceIndication+0x174>
            printf("  -> ERROR: Object Class 0x%02X Instance %u not registered\n",
 800cf3a:	7dbb      	ldrb	r3, [r7, #22]
 800cf3c:	7d7a      	ldrb	r2, [r7, #21]
 800cf3e:	4619      	mov	r1, r3
 800cf40:	4898      	ldr	r0, [pc, #608]	@ (800d1a4 <AppDNS_HandleCipServiceIndication+0x350>)
 800cf42:	f00e fa97 	bl	801b474 <iprintf>
                   class_id, instance_id);
            /* Send error response */
            ptRes->tHead.ulCmd = DNS_CMD_CIP_SERVICE_RES;
 800cf46:	69bb      	ldr	r3, [r7, #24]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f042 0205 	orr.w	r2, r2, #5
 800cf4e:	771a      	strb	r2, [r3, #28]
 800cf50:	2200      	movs	r2, #0
 800cf52:	f062 024e 	orn	r2, r2, #78	@ 0x4e
 800cf56:	775a      	strb	r2, [r3, #29]
 800cf58:	2200      	movs	r2, #0
 800cf5a:	779a      	strb	r2, [r3, #30]
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	77da      	strb	r2, [r3, #31]
            ptRes->tHead.ulLen = DNS_CIP_SERVICE_RES_SIZE;
 800cf60:	69bb      	ldr	r3, [r7, #24]
 800cf62:	2200      	movs	r2, #0
 800cf64:	f042 021c 	orr.w	r2, r2, #28
 800cf68:	741a      	strb	r2, [r3, #16]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	745a      	strb	r2, [r3, #17]
 800cf6e:	2200      	movs	r2, #0
 800cf70:	749a      	strb	r2, [r3, #18]
 800cf72:	2200      	movs	r2, #0
 800cf74:	74da      	strb	r2, [r3, #19]
            ptRes->tHead.ulSta = CIFX_NO_ERROR;
 800cf76:	69bb      	ldr	r3, [r7, #24]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	761a      	strb	r2, [r3, #24]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	765a      	strb	r2, [r3, #25]
 800cf80:	2200      	movs	r2, #0
 800cf82:	769a      	strb	r2, [r3, #26]
 800cf84:	2200      	movs	r2, #0
 800cf86:	76da      	strb	r2, [r3, #27]
            ptRes->tData.ulGRC = CIP_GRC_OBJECT_DOES_NOT_EXIST;
 800cf88:	69bb      	ldr	r3, [r7, #24]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	f042 0216 	orr.w	r2, r2, #22
 800cf90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800cf94:	2200      	movs	r2, #0
 800cf96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
            ptRes->tData.ulERC = 0;
 800cfa6:	69bb      	ldr	r3, [r7, #24]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cfae:	2200      	movs	r2, #0
 800cfb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cfba:	2200      	movs	r2, #0
 800cfbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
            AppDNS_GlobalPacket_Send(ptAppData);
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f7ff ff05 	bl	800cdd0 <AppDNS_GlobalPacket_Send>
            return;
 800cfc6:	e197      	b.n	800d2f8 <AppDNS_HandleCipServiceIndication+0x4a4>
        }

        /* Call VAT UserObject indication handler */
        uint32_t ulResDataSize = 0;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	60fb      	str	r3, [r7, #12]
        AppDNS_VAT_UserObject_Indication(ptAppData, ptInd, ptRes, &ulResDataSize);
 800cfcc:	f107 030c 	add.w	r3, r7, #12
 800cfd0:	69ba      	ldr	r2, [r7, #24]
 800cfd2:	69f9      	ldr	r1, [r7, #28]
 800cfd4:	6878      	ldr	r0, [r7, #4]
 800cfd6:	f7fe ff5f 	bl	800be98 <AppDNS_VAT_UserObject_Indication>

        /* Send response */
        ptRes->tHead.ulCmd = DNS_CMD_CIP_SERVICE_RES;
 800cfda:	69bb      	ldr	r3, [r7, #24]
 800cfdc:	2200      	movs	r2, #0
 800cfde:	f042 0205 	orr.w	r2, r2, #5
 800cfe2:	771a      	strb	r2, [r3, #28]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	f062 024e 	orn	r2, r2, #78	@ 0x4e
 800cfea:	775a      	strb	r2, [r3, #29]
 800cfec:	2200      	movs	r2, #0
 800cfee:	779a      	strb	r2, [r3, #30]
 800cff0:	2200      	movs	r2, #0
 800cff2:	77da      	strb	r2, [r3, #31]
        ptRes->tHead.ulLen = DNS_CIP_SERVICE_RES_SIZE + ulResDataSize;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f103 021c 	add.w	r2, r3, #28
 800cffa:	69bb      	ldr	r3, [r7, #24]
 800cffc:	611a      	str	r2, [r3, #16]
        ptRes->tHead.ulSta = CIFX_NO_ERROR;
 800cffe:	69bb      	ldr	r3, [r7, #24]
 800d000:	2200      	movs	r2, #0
 800d002:	761a      	strb	r2, [r3, #24]
 800d004:	2200      	movs	r2, #0
 800d006:	765a      	strb	r2, [r3, #25]
 800d008:	2200      	movs	r2, #0
 800d00a:	769a      	strb	r2, [r3, #26]
 800d00c:	2200      	movs	r2, #0
 800d00e:	76da      	strb	r2, [r3, #27]
        AppDNS_GlobalPacket_Send(ptAppData);
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f7ff fedd 	bl	800cdd0 <AppDNS_GlobalPacket_Send>

        return;  /* VAT handler processed request */
 800d016:	e16f      	b.n	800d2f8 <AppDNS_HandleCipServiceIndication+0x4a4>
    }

    /* Process CIP service */
    uint8_t error = 0;
 800d018:	2300      	movs	r3, #0
 800d01a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint32_t respDataLen = 0;
 800d01e:	2300      	movs	r3, #0
 800d020:	62bb      	str	r3, [r7, #40]	@ 0x28

    switch (service) {
 800d022:	7dfb      	ldrb	r3, [r7, #23]
 800d024:	3b01      	subs	r3, #1
 800d026:	2b15      	cmp	r3, #21
 800d028:	f200 810d 	bhi.w	800d246 <AppDNS_HandleCipServiceIndication+0x3f2>
 800d02c:	a201      	add	r2, pc, #4	@ (adr r2, 800d034 <AppDNS_HandleCipServiceIndication+0x1e0>)
 800d02e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d032:	bf00      	nop
 800d034:	0800d1c1 	.word	0x0800d1c1
 800d038:	0800d247 	.word	0x0800d247
 800d03c:	0800d247 	.word	0x0800d247
 800d040:	0800d247 	.word	0x0800d247
 800d044:	0800d221 	.word	0x0800d221
 800d048:	0800d247 	.word	0x0800d247
 800d04c:	0800d247 	.word	0x0800d247
 800d050:	0800d247 	.word	0x0800d247
 800d054:	0800d247 	.word	0x0800d247
 800d058:	0800d247 	.word	0x0800d247
 800d05c:	0800d247 	.word	0x0800d247
 800d060:	0800d247 	.word	0x0800d247
 800d064:	0800d247 	.word	0x0800d247
 800d068:	0800d08d 	.word	0x0800d08d
 800d06c:	0800d247 	.word	0x0800d247
 800d070:	0800d0fd 	.word	0x0800d0fd
 800d074:	0800d247 	.word	0x0800d247
 800d078:	0800d247 	.word	0x0800d247
 800d07c:	0800d247 	.word	0x0800d247
 800d080:	0800d247 	.word	0x0800d247
 800d084:	0800d247 	.word	0x0800d247
 800d088:	0800d1fb 	.word	0x0800d1fb
        case 0x0E:  /* Get Attribute Single */
        {
            uint8_t respSize = 0;
 800d08c:	2300      	movs	r3, #0
 800d08e:	72fb      	strb	r3, [r7, #11]
            error = CIP_HandleGetAttributeSingle(class_id, instance_id, attribute_id,
                                                  ptRes->tData.abData, &respSize);
 800d090:	69bb      	ldr	r3, [r7, #24]
 800d092:	f103 0444 	add.w	r4, r3, #68	@ 0x44
            error = CIP_HandleGetAttributeSingle(class_id, instance_id, attribute_id,
 800d096:	7d3a      	ldrb	r2, [r7, #20]
 800d098:	7d79      	ldrb	r1, [r7, #21]
 800d09a:	7db8      	ldrb	r0, [r7, #22]
 800d09c:	f107 030b 	add.w	r3, r7, #11
 800d0a0:	9300      	str	r3, [sp, #0]
 800d0a2:	4623      	mov	r3, r4
 800d0a4:	f000 f976 	bl	800d394 <CIP_HandleGetAttributeSingle>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            respDataLen = respSize;
 800d0ae:	7afb      	ldrb	r3, [r7, #11]
 800d0b0:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (error == 0) {
 800d0b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d119      	bne.n	800d0ee <AppDNS_HandleCipServiceIndication+0x29a>
                printf("  -> Get: Success, Data=");
 800d0ba:	483b      	ldr	r0, [pc, #236]	@ (800d1a8 <AppDNS_HandleCipServiceIndication+0x354>)
 800d0bc:	f00e f9da 	bl	801b474 <iprintf>
                for (uint32_t i = 0; i < respDataLen; i++) {
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0c4:	e00b      	b.n	800d0de <AppDNS_HandleCipServiceIndication+0x28a>
                    printf("%02X ", ptRes->tData.abData[i]);
 800d0c6:	69ba      	ldr	r2, [r7, #24]
 800d0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ca:	4413      	add	r3, r2
 800d0cc:	3344      	adds	r3, #68	@ 0x44
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	4619      	mov	r1, r3
 800d0d2:	4836      	ldr	r0, [pc, #216]	@ (800d1ac <AppDNS_HandleCipServiceIndication+0x358>)
 800d0d4:	f00e f9ce 	bl	801b474 <iprintf>
                for (uint32_t i = 0; i < respDataLen; i++) {
 800d0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0da:	3301      	adds	r3, #1
 800d0dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d3ef      	bcc.n	800d0c6 <AppDNS_HandleCipServiceIndication+0x272>
                }
                printf("\n");
 800d0e6:	200a      	movs	r0, #10
 800d0e8:	f00e f9d6 	bl	801b498 <putchar>
            } else {
                printf("  -> Get: Error 0x%02X\n", error);
            }
            break;
 800d0ec:	e0b4      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
                printf("  -> Get: Error 0x%02X\n", error);
 800d0ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	482e      	ldr	r0, [pc, #184]	@ (800d1b0 <AppDNS_HandleCipServiceIndication+0x35c>)
 800d0f6:	f00e f9bd 	bl	801b474 <iprintf>
            break;
 800d0fa:	e0ad      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
        }

        case 0x10:  /* Set Attribute Single */
        {
            printf("  Data: ");
 800d0fc:	482d      	ldr	r0, [pc, #180]	@ (800d1b4 <AppDNS_HandleCipServiceIndication+0x360>)
 800d0fe:	f00e f9b9 	bl	801b474 <iprintf>
            for (uint32_t i = 0; i < dataLen; i++) {
 800d102:	2300      	movs	r3, #0
 800d104:	623b      	str	r3, [r7, #32]
 800d106:	e00b      	b.n	800d120 <AppDNS_HandleCipServiceIndication+0x2cc>
                printf("%02X ", ptInd->tData.abData[i]);
 800d108:	69fa      	ldr	r2, [r7, #28]
 800d10a:	6a3b      	ldr	r3, [r7, #32]
 800d10c:	4413      	add	r3, r2
 800d10e:	333c      	adds	r3, #60	@ 0x3c
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	4619      	mov	r1, r3
 800d114:	4825      	ldr	r0, [pc, #148]	@ (800d1ac <AppDNS_HandleCipServiceIndication+0x358>)
 800d116:	f00e f9ad 	bl	801b474 <iprintf>
            for (uint32_t i = 0; i < dataLen; i++) {
 800d11a:	6a3b      	ldr	r3, [r7, #32]
 800d11c:	3301      	adds	r3, #1
 800d11e:	623b      	str	r3, [r7, #32]
 800d120:	6a3a      	ldr	r2, [r7, #32]
 800d122:	693b      	ldr	r3, [r7, #16]
 800d124:	429a      	cmp	r2, r3
 800d126:	d3ef      	bcc.n	800d108 <AppDNS_HandleCipServiceIndication+0x2b4>
            }
            printf("\n");
 800d128:	200a      	movs	r0, #10
 800d12a:	f00e f9b5 	bl	801b498 <putchar>

            error = CIP_HandleSetAttributeSingle(class_id, instance_id, attribute_id,
                                                  ptInd->tData.abData, (uint8_t)dataLen);
 800d12e:	69fb      	ldr	r3, [r7, #28]
 800d130:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
            error = CIP_HandleSetAttributeSingle(class_id, instance_id, attribute_id,
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	b2db      	uxtb	r3, r3
 800d138:	7d3a      	ldrb	r2, [r7, #20]
 800d13a:	7d79      	ldrb	r1, [r7, #21]
 800d13c:	7db8      	ldrb	r0, [r7, #22]
 800d13e:	9300      	str	r3, [sp, #0]
 800d140:	4623      	mov	r3, r4
 800d142:	f000 f94f 	bl	800d3e4 <CIP_HandleSetAttributeSingle>
 800d146:	4603      	mov	r3, r0
 800d148:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            respDataLen = 0;
 800d14c:	2300      	movs	r3, #0
 800d14e:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (error == 0) {
 800d150:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d154:	2b00      	cmp	r3, #0
 800d156:	d103      	bne.n	800d160 <AppDNS_HandleCipServiceIndication+0x30c>
                printf("  -> Set: Success\n");
 800d158:	4817      	ldr	r0, [pc, #92]	@ (800d1b8 <AppDNS_HandleCipServiceIndication+0x364>)
 800d15a:	f00e f9fb 	bl	801b554 <puts>
            } else {
                printf("  -> Set: Error 0x%02X\n", error);
            }
            break;
 800d15e:	e07b      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
                printf("  -> Set: Error 0x%02X\n", error);
 800d160:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d164:	4619      	mov	r1, r3
 800d166:	4815      	ldr	r0, [pc, #84]	@ (800d1bc <AppDNS_HandleCipServiceIndication+0x368>)
 800d168:	f00e f984 	bl	801b474 <iprintf>
            break;
 800d16c:	e074      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
 800d16e:	bf00      	nop
 800d170:	0801fff0 	.word	0x0801fff0
 800d174:	08020010 	.word	0x08020010
 800d178:	08020024 	.word	0x08020024
 800d17c:	0802003c 	.word	0x0802003c
 800d180:	08020054 	.word	0x08020054
 800d184:	08020068 	.word	0x08020068
 800d188:	08020070 	.word	0x08020070
 800d18c:	08020078 	.word	0x08020078
 800d190:	08020084 	.word	0x08020084
 800d194:	08020098 	.word	0x08020098
 800d198:	080200ac 	.word	0x080200ac
 800d19c:	080200c0 	.word	0x080200c0
 800d1a0:	080200d0 	.word	0x080200d0
 800d1a4:	080200f8 	.word	0x080200f8
 800d1a8:	08020134 	.word	0x08020134
 800d1ac:	08020150 	.word	0x08020150
 800d1b0:	08020158 	.word	0x08020158
 800d1b4:	08020170 	.word	0x08020170
 800d1b8:	0802017c 	.word	0x0802017c
 800d1bc:	08020190 	.word	0x08020190
        }

        case 0x01:  /* Get Attribute All */
        {
            uint16_t respSize = 0;
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	813b      	strh	r3, [r7, #8]
            error = CIP_HandleGetAttributeAll(class_id, instance_id,
                                              ptRes->tData.abData, &respSize);
 800d1c4:	69bb      	ldr	r3, [r7, #24]
 800d1c6:	f103 0244 	add.w	r2, r3, #68	@ 0x44
            error = CIP_HandleGetAttributeAll(class_id, instance_id,
 800d1ca:	f107 0308 	add.w	r3, r7, #8
 800d1ce:	7d79      	ldrb	r1, [r7, #21]
 800d1d0:	7db8      	ldrb	r0, [r7, #22]
 800d1d2:	f000 f973 	bl	800d4bc <CIP_HandleGetAttributeAll>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            respDataLen = respSize;
 800d1dc:	893b      	ldrh	r3, [r7, #8]
 800d1de:	62bb      	str	r3, [r7, #40]	@ 0x28
            printf("  -> Get All: %s, Size=%d\n",
 800d1e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d101      	bne.n	800d1ec <AppDNS_HandleCipServiceIndication+0x398>
 800d1e8:	4b45      	ldr	r3, [pc, #276]	@ (800d300 <AppDNS_HandleCipServiceIndication+0x4ac>)
 800d1ea:	e000      	b.n	800d1ee <AppDNS_HandleCipServiceIndication+0x39a>
 800d1ec:	4b45      	ldr	r3, [pc, #276]	@ (800d304 <AppDNS_HandleCipServiceIndication+0x4b0>)
 800d1ee:	893a      	ldrh	r2, [r7, #8]
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	4845      	ldr	r0, [pc, #276]	@ (800d308 <AppDNS_HandleCipServiceIndication+0x4b4>)
 800d1f4:	f00e f93e 	bl	801b474 <iprintf>
                   (error == 0) ? "Success" : "Error", respSize);
            break;
 800d1f8:	e02e      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
        }

        case 0x16:  /* Save */
        {
            error = CIP_HandleSave();
 800d1fa:	f000 f9ab 	bl	800d554 <CIP_HandleSave>
 800d1fe:	4603      	mov	r3, r0
 800d200:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            respDataLen = 0;
 800d204:	2300      	movs	r3, #0
 800d206:	62bb      	str	r3, [r7, #40]	@ 0x28
            printf("  -> Save: %s\n", (error == 0) ? "Success" : "Error");
 800d208:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d101      	bne.n	800d214 <AppDNS_HandleCipServiceIndication+0x3c0>
 800d210:	4b3b      	ldr	r3, [pc, #236]	@ (800d300 <AppDNS_HandleCipServiceIndication+0x4ac>)
 800d212:	e000      	b.n	800d216 <AppDNS_HandleCipServiceIndication+0x3c2>
 800d214:	4b3b      	ldr	r3, [pc, #236]	@ (800d304 <AppDNS_HandleCipServiceIndication+0x4b0>)
 800d216:	4619      	mov	r1, r3
 800d218:	483c      	ldr	r0, [pc, #240]	@ (800d30c <AppDNS_HandleCipServiceIndication+0x4b8>)
 800d21a:	f00e f92b 	bl	801b474 <iprintf>
            break;
 800d21e:	e01b      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
        }

        case 0x05:  /* Reset */
        {
            error = CIP_HandleReset();
 800d220:	f000 f9ac 	bl	800d57c <CIP_HandleReset>
 800d224:	4603      	mov	r3, r0
 800d226:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            respDataLen = 0;
 800d22a:	2300      	movs	r3, #0
 800d22c:	62bb      	str	r3, [r7, #40]	@ 0x28
            printf("  -> Reset: %s\n", (error == 0) ? "Success" : "Error");
 800d22e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d232:	2b00      	cmp	r3, #0
 800d234:	d101      	bne.n	800d23a <AppDNS_HandleCipServiceIndication+0x3e6>
 800d236:	4b32      	ldr	r3, [pc, #200]	@ (800d300 <AppDNS_HandleCipServiceIndication+0x4ac>)
 800d238:	e000      	b.n	800d23c <AppDNS_HandleCipServiceIndication+0x3e8>
 800d23a:	4b32      	ldr	r3, [pc, #200]	@ (800d304 <AppDNS_HandleCipServiceIndication+0x4b0>)
 800d23c:	4619      	mov	r1, r3
 800d23e:	4834      	ldr	r0, [pc, #208]	@ (800d310 <AppDNS_HandleCipServiceIndication+0x4bc>)
 800d240:	f00e f918 	bl	801b474 <iprintf>
            break;
 800d244:	e008      	b.n	800d258 <AppDNS_HandleCipServiceIndication+0x404>
        }

        default:
            error = 0x08;  /* Service not supported */
 800d246:	2308      	movs	r3, #8
 800d248:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            respDataLen = 0;
 800d24c:	2300      	movs	r3, #0
 800d24e:	62bb      	str	r3, [r7, #40]	@ 0x28
            printf("  -> Unsupported service!\n");
 800d250:	4830      	ldr	r0, [pc, #192]	@ (800d314 <AppDNS_HandleCipServiceIndication+0x4c0>)
 800d252:	f00e f97f 	bl	801b554 <puts>
            break;
 800d256:	bf00      	nop
    }

    /* Build response packet */
    ptRes->tHead.ulCmd = DNS_CMD_CIP_SERVICE_RES;
 800d258:	69bb      	ldr	r3, [r7, #24]
 800d25a:	2200      	movs	r2, #0
 800d25c:	f042 0205 	orr.w	r2, r2, #5
 800d260:	771a      	strb	r2, [r3, #28]
 800d262:	2200      	movs	r2, #0
 800d264:	f062 024e 	orn	r2, r2, #78	@ 0x4e
 800d268:	775a      	strb	r2, [r3, #29]
 800d26a:	2200      	movs	r2, #0
 800d26c:	779a      	strb	r2, [r3, #30]
 800d26e:	2200      	movs	r2, #0
 800d270:	77da      	strb	r2, [r3, #31]
    ptRes->tHead.ulLen = DNS_CIP_SERVICE_RES_SIZE + respDataLen;
 800d272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d274:	f103 021c 	add.w	r2, r3, #28
 800d278:	69bb      	ldr	r3, [r7, #24]
 800d27a:	611a      	str	r2, [r3, #16]
    ptRes->tHead.ulSta = 0;
 800d27c:	69bb      	ldr	r3, [r7, #24]
 800d27e:	2200      	movs	r2, #0
 800d280:	761a      	strb	r2, [r3, #24]
 800d282:	2200      	movs	r2, #0
 800d284:	765a      	strb	r2, [r3, #25]
 800d286:	2200      	movs	r2, #0
 800d288:	769a      	strb	r2, [r3, #26]
 800d28a:	2200      	movs	r2, #0
 800d28c:	76da      	strb	r2, [r3, #27]

    ptRes->tData.ulService = ptInd->tData.ulService;
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d292:	69bb      	ldr	r3, [r7, #24]
 800d294:	629a      	str	r2, [r3, #40]	@ 0x28
    ptRes->tData.ulClass = ptInd->tData.ulClass;
 800d296:	69fb      	ldr	r3, [r7, #28]
 800d298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d29a:	69bb      	ldr	r3, [r7, #24]
 800d29c:	62da      	str	r2, [r3, #44]	@ 0x2c
    ptRes->tData.ulInstance = ptInd->tData.ulInstance;
 800d29e:	69fb      	ldr	r3, [r7, #28]
 800d2a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d2a2:	69bb      	ldr	r3, [r7, #24]
 800d2a4:	631a      	str	r2, [r3, #48]	@ 0x30
    ptRes->tData.ulAttribute = ptInd->tData.ulAttribute;
 800d2a6:	69fb      	ldr	r3, [r7, #28]
 800d2a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d2aa:	69bb      	ldr	r3, [r7, #24]
 800d2ac:	635a      	str	r2, [r3, #52]	@ 0x34
    ptRes->tData.ulMember = ptInd->tData.ulMember;
 800d2ae:	69fb      	ldr	r3, [r7, #28]
 800d2b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d2b2:	69bb      	ldr	r3, [r7, #24]
 800d2b4:	639a      	str	r2, [r3, #56]	@ 0x38
    ptRes->tData.ulGRC = error;  /* General Error Code */
 800d2b6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d2ba:	69bb      	ldr	r3, [r7, #24]
 800d2bc:	63da      	str	r2, [r3, #60]	@ 0x3c
    ptRes->tData.ulERC = 0;      /* Extended Error Code */
 800d2be:	69bb      	ldr	r3, [r7, #24]
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

    printf("Response:  Cmd=0x%08X, Len=%d, Error=0x%02X\n",
           (unsigned int)ptRes->tHead.ulCmd, (int)ptRes->tHead.ulLen, error);
 800d2d8:	69bb      	ldr	r3, [r7, #24]
 800d2da:	69d9      	ldr	r1, [r3, #28]
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	691b      	ldr	r3, [r3, #16]
    printf("Response:  Cmd=0x%08X, Len=%d, Error=0x%02X\n",
 800d2e0:	461a      	mov	r2, r3
 800d2e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2e6:	480c      	ldr	r0, [pc, #48]	@ (800d318 <AppDNS_HandleCipServiceIndication+0x4c4>)
 800d2e8:	f00e f8c4 	bl	801b474 <iprintf>
    printf("==============================\n\n");
 800d2ec:	480b      	ldr	r0, [pc, #44]	@ (800d31c <AppDNS_HandleCipServiceIndication+0x4c8>)
 800d2ee:	f00e f931 	bl	801b554 <puts>

    /* Send response */
    AppDNS_GlobalPacket_Send(ptAppData);
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7ff fd6c 	bl	800cdd0 <AppDNS_GlobalPacket_Send>
}
 800d2f8:	3734      	adds	r7, #52	@ 0x34
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd90      	pop	{r4, r7, pc}
 800d2fe:	bf00      	nop
 800d300:	080201a8 	.word	0x080201a8
 800d304:	080201b0 	.word	0x080201b0
 800d308:	080201b8 	.word	0x080201b8
 800d30c:	080201d4 	.word	0x080201d4
 800d310:	080201e4 	.word	0x080201e4
 800d314:	080201f4 	.word	0x080201f4
 800d318:	08020210 	.word	0x08020210
 800d31c:	08020240 	.word	0x08020240

0800d320 <VAT_Param_FindByPath>:
/******************************************************************************
 * HELPER FUNCTION: Find Parameter by CIP Path
 ******************************************************************************/

static VAT_PARAMETER_T* VAT_Param_FindByPath(uint8_t class_id, uint8_t instance_id, uint8_t attribute_id)
{
 800d320:	b480      	push	{r7}
 800d322:	b085      	sub	sp, #20
 800d324:	af00      	add	r7, sp, #0
 800d326:	4603      	mov	r3, r0
 800d328:	71fb      	strb	r3, [r7, #7]
 800d32a:	460b      	mov	r3, r1
 800d32c:	71bb      	strb	r3, [r7, #6]
 800d32e:	4613      	mov	r3, r2
 800d330:	717b      	strb	r3, [r7, #5]
    for (uint8_t i = 0; i < g_tParamManager.param_count; i++) {
 800d332:	2300      	movs	r3, #0
 800d334:	73fb      	strb	r3, [r7, #15]
 800d336:	e01b      	b.n	800d370 <VAT_Param_FindByPath+0x50>
        VAT_PARAMETER_T* pParam = &g_tParamManager.params[i];
 800d338:	7bfa      	ldrb	r2, [r7, #15]
 800d33a:	4613      	mov	r3, r2
 800d33c:	019b      	lsls	r3, r3, #6
 800d33e:	4413      	add	r3, r2
 800d340:	009b      	lsls	r3, r3, #2
 800d342:	4a13      	ldr	r2, [pc, #76]	@ (800d390 <VAT_Param_FindByPath+0x70>)
 800d344:	4413      	add	r3, r2
 800d346:	60bb      	str	r3, [r7, #8]
        if (pParam->class_id == class_id &&
 800d348:	68bb      	ldr	r3, [r7, #8]
 800d34a:	785b      	ldrb	r3, [r3, #1]
 800d34c:	79fa      	ldrb	r2, [r7, #7]
 800d34e:	429a      	cmp	r2, r3
 800d350:	d10b      	bne.n	800d36a <VAT_Param_FindByPath+0x4a>
            pParam->instance_id == instance_id &&
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	789b      	ldrb	r3, [r3, #2]
        if (pParam->class_id == class_id &&
 800d356:	79ba      	ldrb	r2, [r7, #6]
 800d358:	429a      	cmp	r2, r3
 800d35a:	d106      	bne.n	800d36a <VAT_Param_FindByPath+0x4a>
            pParam->attribute_id == attribute_id) {
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	78db      	ldrb	r3, [r3, #3]
            pParam->instance_id == instance_id &&
 800d360:	797a      	ldrb	r2, [r7, #5]
 800d362:	429a      	cmp	r2, r3
 800d364:	d101      	bne.n	800d36a <VAT_Param_FindByPath+0x4a>
            return pParam;
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	e00b      	b.n	800d382 <VAT_Param_FindByPath+0x62>
    for (uint8_t i = 0; i < g_tParamManager.param_count; i++) {
 800d36a:	7bfb      	ldrb	r3, [r7, #15]
 800d36c:	3301      	adds	r3, #1
 800d36e:	73fb      	strb	r3, [r7, #15]
 800d370:	4b07      	ldr	r3, [pc, #28]	@ (800d390 <VAT_Param_FindByPath+0x70>)
 800d372:	f503 43c0 	add.w	r3, r3, #24576	@ 0x6000
 800d376:	f893 348c 	ldrb.w	r3, [r3, #1164]	@ 0x48c
 800d37a:	7bfa      	ldrb	r2, [r7, #15]
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d3db      	bcc.n	800d338 <VAT_Param_FindByPath+0x18>
        }
    }
    return NULL;
 800d380:	2300      	movs	r3, #0
}
 800d382:	4618      	mov	r0, r3
 800d384:	3714      	adds	r7, #20
 800d386:	46bd      	mov	sp, r7
 800d388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38c:	4770      	bx	lr
 800d38e:	bf00      	nop
 800d390:	2000064c 	.word	0x2000064c

0800d394 <CIP_HandleGetAttributeSingle>:
 * GET ATTRIBUTE SINGLE
 ******************************************************************************/

uint8_t CIP_HandleGetAttributeSingle(uint8_t class_id, uint8_t instance_id, uint8_t attribute_id,
                                      uint8_t* pResponse, uint8_t* pResponseSize)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b084      	sub	sp, #16
 800d398:	af00      	add	r7, sp, #0
 800d39a:	603b      	str	r3, [r7, #0]
 800d39c:	4603      	mov	r3, r0
 800d39e:	71fb      	strb	r3, [r7, #7]
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	71bb      	strb	r3, [r7, #6]
 800d3a4:	4613      	mov	r3, r2
 800d3a6:	717b      	strb	r3, [r7, #5]
    /* Find parameter by CIP path */
    VAT_PARAMETER_T* pParam = VAT_Param_FindByPath(class_id, instance_id, attribute_id);
 800d3a8:	797a      	ldrb	r2, [r7, #5]
 800d3aa:	79b9      	ldrb	r1, [r7, #6]
 800d3ac:	79fb      	ldrb	r3, [r7, #7]
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7ff ffb6 	bl	800d320 <VAT_Param_FindByPath>
 800d3b4:	60f8      	str	r0, [r7, #12]

    if (!pParam) {
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d101      	bne.n	800d3c0 <CIP_HandleGetAttributeSingle+0x2c>
        return CIP_ERROR_INVALID_ATTRIBUTE;
 800d3bc:	2309      	movs	r3, #9
 800d3be:	e00d      	b.n	800d3dc <CIP_HandleGetAttributeSingle+0x48>
    }

    /* Copy parameter data to response */
    memcpy(pResponse, pParam->data, pParam->data_size);
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	f103 01e4 	add.w	r1, r3, #228	@ 0xe4
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	79db      	ldrb	r3, [r3, #7]
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	6838      	ldr	r0, [r7, #0]
 800d3ce:	f00e faae 	bl	801b92e <memcpy>
    *pResponseSize = pParam->data_size;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	79da      	ldrb	r2, [r3, #7]
 800d3d6:	69bb      	ldr	r3, [r7, #24]
 800d3d8:	701a      	strb	r2, [r3, #0]

    return CIP_ERROR_SUCCESS;
 800d3da:	2300      	movs	r3, #0
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3710      	adds	r7, #16
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd80      	pop	{r7, pc}

0800d3e4 <CIP_HandleSetAttributeSingle>:
 * SET ATTRIBUTE SINGLE
 ******************************************************************************/

uint8_t CIP_HandleSetAttributeSingle(uint8_t class_id, uint8_t instance_id, uint8_t attribute_id,
                                      const uint8_t* pData, uint8_t dataSize)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b084      	sub	sp, #16
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	603b      	str	r3, [r7, #0]
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	71fb      	strb	r3, [r7, #7]
 800d3f0:	460b      	mov	r3, r1
 800d3f2:	71bb      	strb	r3, [r7, #6]
 800d3f4:	4613      	mov	r3, r2
 800d3f6:	717b      	strb	r3, [r7, #5]
    /* Find parameter by CIP path */
    VAT_PARAMETER_T* pParam = VAT_Param_FindByPath(class_id, instance_id, attribute_id);
 800d3f8:	797a      	ldrb	r2, [r7, #5]
 800d3fa:	79b9      	ldrb	r1, [r7, #6]
 800d3fc:	79fb      	ldrb	r3, [r7, #7]
 800d3fe:	4618      	mov	r0, r3
 800d400:	f7ff ff8e 	bl	800d320 <VAT_Param_FindByPath>
 800d404:	60b8      	str	r0, [r7, #8]

    if (!pParam) {
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d101      	bne.n	800d410 <CIP_HandleSetAttributeSingle+0x2c>
        return CIP_ERROR_INVALID_ATTRIBUTE;
 800d40c:	2309      	movs	r3, #9
 800d40e:	e04f      	b.n	800d4b0 <CIP_HandleSetAttributeSingle+0xcc>
    }

    /* Check if settable */
    if (pParam->descriptor & PARAM_DESC_READ_ONLY) {
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	889b      	ldrh	r3, [r3, #4]
 800d414:	f003 0310 	and.w	r3, r3, #16
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d001      	beq.n	800d420 <CIP_HandleSetAttributeSingle+0x3c>
        return CIP_ERROR_ATTRIBUTE_NOT_SETTABLE;
 800d41c:	230e      	movs	r3, #14
 800d41e:	e047      	b.n	800d4b0 <CIP_HandleSetAttributeSingle+0xcc>
    }

    /* Validate size */
    if (dataSize != pParam->data_size) {
 800d420:	68bb      	ldr	r3, [r7, #8]
 800d422:	79db      	ldrb	r3, [r3, #7]
 800d424:	7e3a      	ldrb	r2, [r7, #24]
 800d426:	429a      	cmp	r2, r3
 800d428:	d001      	beq.n	800d42e <CIP_HandleSetAttributeSingle+0x4a>
        return CIP_ERROR_INVALID_PARAMETER;
 800d42a:	2315      	movs	r3, #21
 800d42c:	e040      	b.n	800d4b0 <CIP_HandleSetAttributeSingle+0xcc>
    }

    /* Validate range for numeric types */
    if (pParam->data_type == CIP_DATA_TYPE_USINT ||
 800d42e:	68bb      	ldr	r3, [r7, #8]
 800d430:	799b      	ldrb	r3, [r3, #6]
 800d432:	2bc6      	cmp	r3, #198	@ 0xc6
 800d434:	d007      	beq.n	800d446 <CIP_HandleSetAttributeSingle+0x62>
        pParam->data_type == CIP_DATA_TYPE_UINT ||
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	799b      	ldrb	r3, [r3, #6]
    if (pParam->data_type == CIP_DATA_TYPE_USINT ||
 800d43a:	2bc7      	cmp	r3, #199	@ 0xc7
 800d43c:	d003      	beq.n	800d446 <CIP_HandleSetAttributeSingle+0x62>
        pParam->data_type == CIP_DATA_TYPE_INT) {
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	799b      	ldrb	r3, [r3, #6]
        pParam->data_type == CIP_DATA_TYPE_UINT ||
 800d442:	2bc3      	cmp	r3, #195	@ 0xc3
 800d444:	d126      	bne.n	800d494 <CIP_HandleSetAttributeSingle+0xb0>

        int32_t value = 0;
 800d446:	2300      	movs	r3, #0
 800d448:	60fb      	str	r3, [r7, #12]
        switch (pParam->data_type) {
 800d44a:	68bb      	ldr	r3, [r7, #8]
 800d44c:	799b      	ldrb	r3, [r3, #6]
 800d44e:	2bc7      	cmp	r3, #199	@ 0xc7
 800d450:	d009      	beq.n	800d466 <CIP_HandleSetAttributeSingle+0x82>
 800d452:	2bc7      	cmp	r3, #199	@ 0xc7
 800d454:	dc10      	bgt.n	800d478 <CIP_HandleSetAttributeSingle+0x94>
 800d456:	2bc3      	cmp	r3, #195	@ 0xc3
 800d458:	d009      	beq.n	800d46e <CIP_HandleSetAttributeSingle+0x8a>
 800d45a:	2bc6      	cmp	r3, #198	@ 0xc6
 800d45c:	d10c      	bne.n	800d478 <CIP_HandleSetAttributeSingle+0x94>
            case CIP_DATA_TYPE_USINT:
                value = *(uint8_t*)pData;
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	781b      	ldrb	r3, [r3, #0]
 800d462:	60fb      	str	r3, [r7, #12]
                break;
 800d464:	e008      	b.n	800d478 <CIP_HandleSetAttributeSingle+0x94>
            case CIP_DATA_TYPE_UINT:
                value = *(uint16_t*)pData;
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	881b      	ldrh	r3, [r3, #0]
 800d46a:	60fb      	str	r3, [r7, #12]
                break;
 800d46c:	e004      	b.n	800d478 <CIP_HandleSetAttributeSingle+0x94>
            case CIP_DATA_TYPE_INT:
                value = *(int16_t*)pData;
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d474:	60fb      	str	r3, [r7, #12]
                break;
 800d476:	bf00      	nop
        }

        if (value < pParam->min_value || value > pParam->max_value) {
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d47e:	68fa      	ldr	r2, [r7, #12]
 800d480:	429a      	cmp	r2, r3
 800d482:	db05      	blt.n	800d490 <CIP_HandleSetAttributeSingle+0xac>
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d48a:	68fa      	ldr	r2, [r7, #12]
 800d48c:	429a      	cmp	r2, r3
 800d48e:	dd01      	ble.n	800d494 <CIP_HandleSetAttributeSingle+0xb0>
            return CIP_ERROR_INVALID_PARAMETER;
 800d490:	2315      	movs	r3, #21
 800d492:	e00d      	b.n	800d4b0 <CIP_HandleSetAttributeSingle+0xcc>
        }
    }

    /* Set parameter value */
    memcpy(pParam->data, pData, dataSize);
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	33e4      	adds	r3, #228	@ 0xe4
 800d498:	7e3a      	ldrb	r2, [r7, #24]
 800d49a:	6839      	ldr	r1, [r7, #0]
 800d49c:	4618      	mov	r0, r3
 800d49e:	f00e fa46 	bl	801b92e <memcpy>

    /* Mark as modified */
    VAT_Param_SetModified(&g_tParamManager, pParam->param_id);
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	4619      	mov	r1, r3
 800d4a8:	4803      	ldr	r0, [pc, #12]	@ (800d4b8 <CIP_HandleSetAttributeSingle+0xd4>)
 800d4aa:	f7fe f9f5 	bl	800b898 <VAT_Param_SetModified>

    return CIP_ERROR_SUCCESS;
 800d4ae:	2300      	movs	r3, #0
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3710      	adds	r7, #16
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bd80      	pop	{r7, pc}
 800d4b8:	2000064c 	.word	0x2000064c

0800d4bc <CIP_HandleGetAttributeAll>:
 * GET ATTRIBUTE ALL
 ******************************************************************************/

uint8_t CIP_HandleGetAttributeAll(uint8_t class_id, uint8_t instance_id,
                                   uint8_t* pResponse, uint16_t* pResponseSize)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b086      	sub	sp, #24
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	60ba      	str	r2, [r7, #8]
 800d4c4:	607b      	str	r3, [r7, #4]
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	73fb      	strb	r3, [r7, #15]
 800d4ca:	460b      	mov	r3, r1
 800d4cc:	73bb      	strb	r3, [r7, #14]
    uint16_t offset = 0;
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	82fb      	strh	r3, [r7, #22]

    /* Find all parameters for this class/instance */
    for (uint8_t i = 0; i < g_tParamManager.param_count; i++) {
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	757b      	strb	r3, [r7, #21]
 800d4d6:	e025      	b.n	800d524 <CIP_HandleGetAttributeAll+0x68>
        VAT_PARAMETER_T* pParam = &g_tParamManager.params[i];
 800d4d8:	7d7a      	ldrb	r2, [r7, #21]
 800d4da:	4613      	mov	r3, r2
 800d4dc:	019b      	lsls	r3, r3, #6
 800d4de:	4413      	add	r3, r2
 800d4e0:	009b      	lsls	r3, r3, #2
 800d4e2:	4a1b      	ldr	r2, [pc, #108]	@ (800d550 <CIP_HandleGetAttributeAll+0x94>)
 800d4e4:	4413      	add	r3, r2
 800d4e6:	613b      	str	r3, [r7, #16]

        if (pParam->class_id == class_id && pParam->instance_id == instance_id) {
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	785b      	ldrb	r3, [r3, #1]
 800d4ec:	7bfa      	ldrb	r2, [r7, #15]
 800d4ee:	429a      	cmp	r2, r3
 800d4f0:	d115      	bne.n	800d51e <CIP_HandleGetAttributeAll+0x62>
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	789b      	ldrb	r3, [r3, #2]
 800d4f6:	7bba      	ldrb	r2, [r7, #14]
 800d4f8:	429a      	cmp	r2, r3
 800d4fa:	d110      	bne.n	800d51e <CIP_HandleGetAttributeAll+0x62>
            /* Copy parameter data */
            memcpy(&pResponse[offset], pParam->data, pParam->data_size);
 800d4fc:	8afb      	ldrh	r3, [r7, #22]
 800d4fe:	68ba      	ldr	r2, [r7, #8]
 800d500:	18d0      	adds	r0, r2, r3
 800d502:	693b      	ldr	r3, [r7, #16]
 800d504:	f103 01e4 	add.w	r1, r3, #228	@ 0xe4
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	79db      	ldrb	r3, [r3, #7]
 800d50c:	461a      	mov	r2, r3
 800d50e:	f00e fa0e 	bl	801b92e <memcpy>
            offset += pParam->data_size;
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	79db      	ldrb	r3, [r3, #7]
 800d516:	461a      	mov	r2, r3
 800d518:	8afb      	ldrh	r3, [r7, #22]
 800d51a:	4413      	add	r3, r2
 800d51c:	82fb      	strh	r3, [r7, #22]
    for (uint8_t i = 0; i < g_tParamManager.param_count; i++) {
 800d51e:	7d7b      	ldrb	r3, [r7, #21]
 800d520:	3301      	adds	r3, #1
 800d522:	757b      	strb	r3, [r7, #21]
 800d524:	4b0a      	ldr	r3, [pc, #40]	@ (800d550 <CIP_HandleGetAttributeAll+0x94>)
 800d526:	f503 43c0 	add.w	r3, r3, #24576	@ 0x6000
 800d52a:	f893 348c 	ldrb.w	r3, [r3, #1164]	@ 0x48c
 800d52e:	7d7a      	ldrb	r2, [r7, #21]
 800d530:	429a      	cmp	r2, r3
 800d532:	d3d1      	bcc.n	800d4d8 <CIP_HandleGetAttributeAll+0x1c>
        }
    }

    *pResponseSize = offset;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	8afa      	ldrh	r2, [r7, #22]
 800d538:	801a      	strh	r2, [r3, #0]
    return (offset > 0) ? CIP_ERROR_SUCCESS : CIP_ERROR_INVALID_ATTRIBUTE;
 800d53a:	8afb      	ldrh	r3, [r7, #22]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d001      	beq.n	800d544 <CIP_HandleGetAttributeAll+0x88>
 800d540:	2300      	movs	r3, #0
 800d542:	e000      	b.n	800d546 <CIP_HandleGetAttributeAll+0x8a>
 800d544:	2309      	movs	r3, #9
}
 800d546:	4618      	mov	r0, r3
 800d548:	3718      	adds	r7, #24
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bd80      	pop	{r7, pc}
 800d54e:	bf00      	nop
 800d550:	2000064c 	.word	0x2000064c

0800d554 <CIP_HandleSave>:
/******************************************************************************
 * SAVE SERVICE (Save parameters to Flash)
 ******************************************************************************/

uint8_t CIP_HandleSave(void)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b082      	sub	sp, #8
 800d558:	af00      	add	r7, sp, #0
    int32_t result = VAT_Param_SaveToFlash(&g_tParamManager);
 800d55a:	4807      	ldr	r0, [pc, #28]	@ (800d578 <CIP_HandleSave+0x24>)
 800d55c:	f7fd fcf2 	bl	800af44 <VAT_Param_SaveToFlash>
 800d560:	6078      	str	r0, [r7, #4]

    if (result == 0) {
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d101      	bne.n	800d56c <CIP_HandleSave+0x18>
        return CIP_ERROR_SUCCESS;
 800d568:	2300      	movs	r3, #0
 800d56a:	e000      	b.n	800d56e <CIP_HandleSave+0x1a>
    } else {
        return CIP_ERROR_OBJECT_STATE_CONFLICT;
 800d56c:	2310      	movs	r3, #16
    }
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3708      	adds	r7, #8
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}
 800d576:	bf00      	nop
 800d578:	2000064c 	.word	0x2000064c

0800d57c <CIP_HandleReset>:
/******************************************************************************
 * RESET SERVICE (Load parameters from Flash)
 ******************************************************************************/

uint8_t CIP_HandleReset(void)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b082      	sub	sp, #8
 800d580:	af00      	add	r7, sp, #0
    int32_t result = VAT_Param_LoadFromFlash(&g_tParamManager);
 800d582:	4807      	ldr	r0, [pc, #28]	@ (800d5a0 <CIP_HandleReset+0x24>)
 800d584:	f7fd fd6c 	bl	800b060 <VAT_Param_LoadFromFlash>
 800d588:	6078      	str	r0, [r7, #4]

    if (result == 0) {
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d101      	bne.n	800d594 <CIP_HandleReset+0x18>
        return CIP_ERROR_SUCCESS;
 800d590:	2300      	movs	r3, #0
 800d592:	e000      	b.n	800d596 <CIP_HandleReset+0x1a>
    } else {
        return CIP_ERROR_OBJECT_STATE_CONFLICT;
 800d594:	2310      	movs	r3, #16
    }
}
 800d596:	4618      	mov	r0, r3
 800d598:	3708      	adds	r7, #8
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	2000064c 	.word	0x2000064c

0800d5a4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800d5a4:	b590      	push	{r4, r7, lr}
 800d5a6:	b089      	sub	sp, #36	@ 0x24
 800d5a8:	af04      	add	r7, sp, #16
 800d5aa:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800d5ac:	2301      	movs	r3, #1
 800d5ae:	2202      	movs	r2, #2
 800d5b0:	2102      	movs	r1, #2
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 fc83 	bl	800debe <USBH_FindInterface>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800d5bc:	7bfb      	ldrb	r3, [r7, #15]
 800d5be:	2bff      	cmp	r3, #255	@ 0xff
 800d5c0:	d002      	beq.n	800d5c8 <USBH_CDC_InterfaceInit+0x24>
 800d5c2:	7bfb      	ldrb	r3, [r7, #15]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d901      	bls.n	800d5cc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800d5c8:	2302      	movs	r3, #2
 800d5ca:	e13d      	b.n	800d848 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800d5cc:	7bfb      	ldrb	r3, [r7, #15]
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 fc58 	bl	800de86 <USBH_SelectInterface>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800d5da:	7bbb      	ldrb	r3, [r7, #14]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d001      	beq.n	800d5e4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800d5e0:	2302      	movs	r3, #2
 800d5e2:	e131      	b.n	800d848 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800d5ea:	2050      	movs	r0, #80	@ 0x50
 800d5ec:	f00d f922 	bl	801a834 <malloc>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d5fa:	69db      	ldr	r3, [r3, #28]
 800d5fc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d101      	bne.n	800d608 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800d604:	2302      	movs	r3, #2
 800d606:	e11f      	b.n	800d848 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800d608:	2250      	movs	r2, #80	@ 0x50
 800d60a:	2100      	movs	r1, #0
 800d60c:	68b8      	ldr	r0, [r7, #8]
 800d60e:	f00e f8cb 	bl	801b7a8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800d612:	7bfb      	ldrb	r3, [r7, #15]
 800d614:	687a      	ldr	r2, [r7, #4]
 800d616:	211a      	movs	r1, #26
 800d618:	fb01 f303 	mul.w	r3, r1, r3
 800d61c:	4413      	add	r3, r2
 800d61e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	b25b      	sxtb	r3, r3
 800d626:	2b00      	cmp	r3, #0
 800d628:	da15      	bge.n	800d656 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d62a:	7bfb      	ldrb	r3, [r7, #15]
 800d62c:	687a      	ldr	r2, [r7, #4]
 800d62e:	211a      	movs	r1, #26
 800d630:	fb01 f303 	mul.w	r3, r1, r3
 800d634:	4413      	add	r3, r2
 800d636:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d63a:	781a      	ldrb	r2, [r3, #0]
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d640:	7bfb      	ldrb	r3, [r7, #15]
 800d642:	687a      	ldr	r2, [r7, #4]
 800d644:	211a      	movs	r1, #26
 800d646:	fb01 f303 	mul.w	r3, r1, r3
 800d64a:	4413      	add	r3, r2
 800d64c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d650:	881a      	ldrh	r2, [r3, #0]
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	785b      	ldrb	r3, [r3, #1]
 800d65a:	4619      	mov	r1, r3
 800d65c:	6878      	ldr	r0, [r7, #4]
 800d65e:	f001 ffc4 	bl	800f5ea <USBH_AllocPipe>
 800d662:	4603      	mov	r3, r0
 800d664:	461a      	mov	r2, r3
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	7819      	ldrb	r1, [r3, #0]
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	7858      	ldrb	r0, [r3, #1]
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d67e:	68ba      	ldr	r2, [r7, #8]
 800d680:	8952      	ldrh	r2, [r2, #10]
 800d682:	9202      	str	r2, [sp, #8]
 800d684:	2203      	movs	r2, #3
 800d686:	9201      	str	r2, [sp, #4]
 800d688:	9300      	str	r3, [sp, #0]
 800d68a:	4623      	mov	r3, r4
 800d68c:	4602      	mov	r2, r0
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f001 ff7c 	bl	800f58c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2200      	movs	r2, #0
 800d69a:	4619      	mov	r1, r3
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f002 fa91 	bl	800fbc4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	210a      	movs	r1, #10
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 fc08 	bl	800debe <USBH_FindInterface>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800d6b2:	7bfb      	ldrb	r3, [r7, #15]
 800d6b4:	2bff      	cmp	r3, #255	@ 0xff
 800d6b6:	d002      	beq.n	800d6be <USBH_CDC_InterfaceInit+0x11a>
 800d6b8:	7bfb      	ldrb	r3, [r7, #15]
 800d6ba:	2b01      	cmp	r3, #1
 800d6bc:	d901      	bls.n	800d6c2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800d6be:	2302      	movs	r3, #2
 800d6c0:	e0c2      	b.n	800d848 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800d6c2:	7bfb      	ldrb	r3, [r7, #15]
 800d6c4:	687a      	ldr	r2, [r7, #4]
 800d6c6:	211a      	movs	r1, #26
 800d6c8:	fb01 f303 	mul.w	r3, r1, r3
 800d6cc:	4413      	add	r3, r2
 800d6ce:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	b25b      	sxtb	r3, r3
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	da16      	bge.n	800d708 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d6da:	7bfb      	ldrb	r3, [r7, #15]
 800d6dc:	687a      	ldr	r2, [r7, #4]
 800d6de:	211a      	movs	r1, #26
 800d6e0:	fb01 f303 	mul.w	r3, r1, r3
 800d6e4:	4413      	add	r3, r2
 800d6e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d6ea:	781a      	ldrb	r2, [r3, #0]
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d6f0:	7bfb      	ldrb	r3, [r7, #15]
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	211a      	movs	r1, #26
 800d6f6:	fb01 f303 	mul.w	r3, r1, r3
 800d6fa:	4413      	add	r3, r2
 800d6fc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d700:	881a      	ldrh	r2, [r3, #0]
 800d702:	68bb      	ldr	r3, [r7, #8]
 800d704:	835a      	strh	r2, [r3, #26]
 800d706:	e015      	b.n	800d734 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d708:	7bfb      	ldrb	r3, [r7, #15]
 800d70a:	687a      	ldr	r2, [r7, #4]
 800d70c:	211a      	movs	r1, #26
 800d70e:	fb01 f303 	mul.w	r3, r1, r3
 800d712:	4413      	add	r3, r2
 800d714:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d718:	781a      	ldrb	r2, [r3, #0]
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d71e:	7bfb      	ldrb	r3, [r7, #15]
 800d720:	687a      	ldr	r2, [r7, #4]
 800d722:	211a      	movs	r1, #26
 800d724:	fb01 f303 	mul.w	r3, r1, r3
 800d728:	4413      	add	r3, r2
 800d72a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d72e:	881a      	ldrh	r2, [r3, #0]
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800d734:	7bfb      	ldrb	r3, [r7, #15]
 800d736:	687a      	ldr	r2, [r7, #4]
 800d738:	211a      	movs	r1, #26
 800d73a:	fb01 f303 	mul.w	r3, r1, r3
 800d73e:	4413      	add	r3, r2
 800d740:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800d744:	781b      	ldrb	r3, [r3, #0]
 800d746:	b25b      	sxtb	r3, r3
 800d748:	2b00      	cmp	r3, #0
 800d74a:	da16      	bge.n	800d77a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800d74c:	7bfb      	ldrb	r3, [r7, #15]
 800d74e:	687a      	ldr	r2, [r7, #4]
 800d750:	211a      	movs	r1, #26
 800d752:	fb01 f303 	mul.w	r3, r1, r3
 800d756:	4413      	add	r3, r2
 800d758:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800d75c:	781a      	ldrb	r2, [r3, #0]
 800d75e:	68bb      	ldr	r3, [r7, #8]
 800d760:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800d762:	7bfb      	ldrb	r3, [r7, #15]
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	211a      	movs	r1, #26
 800d768:	fb01 f303 	mul.w	r3, r1, r3
 800d76c:	4413      	add	r3, r2
 800d76e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800d772:	881a      	ldrh	r2, [r3, #0]
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	835a      	strh	r2, [r3, #26]
 800d778:	e015      	b.n	800d7a6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800d77a:	7bfb      	ldrb	r3, [r7, #15]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	211a      	movs	r1, #26
 800d780:	fb01 f303 	mul.w	r3, r1, r3
 800d784:	4413      	add	r3, r2
 800d786:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800d78a:	781a      	ldrb	r2, [r3, #0]
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800d790:	7bfb      	ldrb	r3, [r7, #15]
 800d792:	687a      	ldr	r2, [r7, #4]
 800d794:	211a      	movs	r1, #26
 800d796:	fb01 f303 	mul.w	r3, r1, r3
 800d79a:	4413      	add	r3, r2
 800d79c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800d7a0:	881a      	ldrh	r2, [r3, #0]
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	7b9b      	ldrb	r3, [r3, #14]
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f001 ff1c 	bl	800f5ea <USBH_AllocPipe>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	7bdb      	ldrb	r3, [r3, #15]
 800d7be:	4619      	mov	r1, r3
 800d7c0:	6878      	ldr	r0, [r7, #4]
 800d7c2:	f001 ff12 	bl	800f5ea <USBH_AllocPipe>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	7b59      	ldrb	r1, [r3, #13]
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	7b98      	ldrb	r0, [r3, #14]
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d7e2:	68ba      	ldr	r2, [r7, #8]
 800d7e4:	8b12      	ldrh	r2, [r2, #24]
 800d7e6:	9202      	str	r2, [sp, #8]
 800d7e8:	2202      	movs	r2, #2
 800d7ea:	9201      	str	r2, [sp, #4]
 800d7ec:	9300      	str	r3, [sp, #0]
 800d7ee:	4623      	mov	r3, r4
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	6878      	ldr	r0, [r7, #4]
 800d7f4:	f001 feca 	bl	800f58c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	7b19      	ldrb	r1, [r3, #12]
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	7bd8      	ldrb	r0, [r3, #15]
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d80c:	68ba      	ldr	r2, [r7, #8]
 800d80e:	8b52      	ldrh	r2, [r2, #26]
 800d810:	9202      	str	r2, [sp, #8]
 800d812:	2202      	movs	r2, #2
 800d814:	9201      	str	r2, [sp, #4]
 800d816:	9300      	str	r3, [sp, #0]
 800d818:	4623      	mov	r3, r4
 800d81a:	4602      	mov	r2, r0
 800d81c:	6878      	ldr	r0, [r7, #4]
 800d81e:	f001 feb5 	bl	800f58c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800d822:	68bb      	ldr	r3, [r7, #8]
 800d824:	2200      	movs	r2, #0
 800d826:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	7b5b      	ldrb	r3, [r3, #13]
 800d82e:	2200      	movs	r2, #0
 800d830:	4619      	mov	r1, r3
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f002 f9c6 	bl	800fbc4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	7b1b      	ldrb	r3, [r3, #12]
 800d83c:	2200      	movs	r2, #0
 800d83e:	4619      	mov	r1, r3
 800d840:	6878      	ldr	r0, [r7, #4]
 800d842:	f002 f9bf 	bl	800fbc4 <USBH_LL_SetToggle>

  return USBH_OK;
 800d846:	2300      	movs	r3, #0
}
 800d848:	4618      	mov	r0, r3
 800d84a:	3714      	adds	r7, #20
 800d84c:	46bd      	mov	sp, r7
 800d84e:	bd90      	pop	{r4, r7, pc}

0800d850 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	b084      	sub	sp, #16
 800d854:	af00      	add	r7, sp, #0
 800d856:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d85e:	69db      	ldr	r3, [r3, #28]
 800d860:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	781b      	ldrb	r3, [r3, #0]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d00e      	beq.n	800d888 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	781b      	ldrb	r3, [r3, #0]
 800d86e:	4619      	mov	r1, r3
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f001 feaa 	bl	800f5ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	4619      	mov	r1, r3
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f001 fed5 	bl	800f62c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	7b1b      	ldrb	r3, [r3, #12]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d00e      	beq.n	800d8ae <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	7b1b      	ldrb	r3, [r3, #12]
 800d894:	4619      	mov	r1, r3
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f001 fe97 	bl	800f5ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	7b1b      	ldrb	r3, [r3, #12]
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f001 fec2 	bl	800f62c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	7b5b      	ldrb	r3, [r3, #13]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d00e      	beq.n	800d8d4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	7b5b      	ldrb	r3, [r3, #13]
 800d8ba:	4619      	mov	r1, r3
 800d8bc:	6878      	ldr	r0, [r7, #4]
 800d8be:	f001 fe84 	bl	800f5ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	7b5b      	ldrb	r3, [r3, #13]
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	f001 feaf 	bl	800f62c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8da:	69db      	ldr	r3, [r3, #28]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d00b      	beq.n	800d8f8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8e6:	69db      	ldr	r3, [r3, #28]
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	f00c ffab 	bl	801a844 <free>
    phost->pActiveClass->pData = 0U;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800d8f8:	2300      	movs	r3, #0
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3710      	adds	r7, #16
 800d8fe:	46bd      	mov	sp, r7
 800d900:	bd80      	pop	{r7, pc}

0800d902 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800d902:	b580      	push	{r7, lr}
 800d904:	b084      	sub	sp, #16
 800d906:	af00      	add	r7, sp, #0
 800d908:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d910:	69db      	ldr	r3, [r3, #28]
 800d912:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	3340      	adds	r3, #64	@ 0x40
 800d918:	4619      	mov	r1, r3
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 f8b1 	bl	800da82 <GetLineCoding>
 800d920:	4603      	mov	r3, r0
 800d922:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800d924:	7afb      	ldrb	r3, [r7, #11]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d105      	bne.n	800d936 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d930:	2102      	movs	r1, #2
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800d936:	7afb      	ldrb	r3, [r7, #11]
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3710      	adds	r7, #16
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}

0800d940 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b084      	sub	sp, #16
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800d948:	2301      	movs	r3, #1
 800d94a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800d94c:	2300      	movs	r3, #0
 800d94e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d956:	69db      	ldr	r3, [r3, #28]
 800d958:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800d960:	2b04      	cmp	r3, #4
 800d962:	d877      	bhi.n	800da54 <USBH_CDC_Process+0x114>
 800d964:	a201      	add	r2, pc, #4	@ (adr r2, 800d96c <USBH_CDC_Process+0x2c>)
 800d966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d96a:	bf00      	nop
 800d96c:	0800d981 	.word	0x0800d981
 800d970:	0800d987 	.word	0x0800d987
 800d974:	0800d9b7 	.word	0x0800d9b7
 800d978:	0800da2b 	.word	0x0800da2b
 800d97c:	0800da39 	.word	0x0800da39
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800d980:	2300      	movs	r3, #0
 800d982:	73fb      	strb	r3, [r7, #15]
      break;
 800d984:	e06d      	b.n	800da62 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d98a:	4619      	mov	r1, r3
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f000 f897 	bl	800dac0 <SetLineCoding>
 800d992:	4603      	mov	r3, r0
 800d994:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d996:	7bbb      	ldrb	r3, [r7, #14]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d104      	bne.n	800d9a6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	2202      	movs	r2, #2
 800d9a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d9a4:	e058      	b.n	800da58 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800d9a6:	7bbb      	ldrb	r3, [r7, #14]
 800d9a8:	2b01      	cmp	r3, #1
 800d9aa:	d055      	beq.n	800da58 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d9ac:	68bb      	ldr	r3, [r7, #8]
 800d9ae:	2204      	movs	r2, #4
 800d9b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800d9b4:	e050      	b.n	800da58 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800d9b6:	68bb      	ldr	r3, [r7, #8]
 800d9b8:	3340      	adds	r3, #64	@ 0x40
 800d9ba:	4619      	mov	r1, r3
 800d9bc:	6878      	ldr	r0, [r7, #4]
 800d9be:	f000 f860 	bl	800da82 <GetLineCoding>
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d9c6:	7bbb      	ldrb	r3, [r7, #14]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d126      	bne.n	800da1a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800d9cc:	68bb      	ldr	r3, [r7, #8]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800d9da:	68bb      	ldr	r3, [r7, #8]
 800d9dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9de:	791b      	ldrb	r3, [r3, #4]
 800d9e0:	429a      	cmp	r2, r3
 800d9e2:	d13b      	bne.n	800da5c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800d9ea:	68bb      	ldr	r3, [r7, #8]
 800d9ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9ee:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d133      	bne.n	800da5c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800d9fa:	68bb      	ldr	r3, [r7, #8]
 800d9fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9fe:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800da00:	429a      	cmp	r2, r3
 800da02:	d12b      	bne.n	800da5c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800da04:	68bb      	ldr	r3, [r7, #8]
 800da06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800da08:	68bb      	ldr	r3, [r7, #8]
 800da0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800da0c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800da0e:	429a      	cmp	r2, r3
 800da10:	d124      	bne.n	800da5c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f000 f958 	bl	800dcc8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800da18:	e020      	b.n	800da5c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800da1a:	7bbb      	ldrb	r3, [r7, #14]
 800da1c:	2b01      	cmp	r3, #1
 800da1e:	d01d      	beq.n	800da5c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	2204      	movs	r2, #4
 800da24:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800da28:	e018      	b.n	800da5c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f000 f867 	bl	800dafe <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f000 f8da 	bl	800dbea <CDC_ProcessReception>
      break;
 800da36:	e014      	b.n	800da62 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800da38:	2100      	movs	r1, #0
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f001 f81e 	bl	800ea7c <USBH_ClrFeature>
 800da40:	4603      	mov	r3, r0
 800da42:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800da44:	7bbb      	ldrb	r3, [r7, #14]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d10a      	bne.n	800da60 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	2200      	movs	r2, #0
 800da4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800da52:	e005      	b.n	800da60 <USBH_CDC_Process+0x120>

    default:
      break;
 800da54:	bf00      	nop
 800da56:	e004      	b.n	800da62 <USBH_CDC_Process+0x122>
      break;
 800da58:	bf00      	nop
 800da5a:	e002      	b.n	800da62 <USBH_CDC_Process+0x122>
      break;
 800da5c:	bf00      	nop
 800da5e:	e000      	b.n	800da62 <USBH_CDC_Process+0x122>
      break;
 800da60:	bf00      	nop

  }

  return status;
 800da62:	7bfb      	ldrb	r3, [r7, #15]
}
 800da64:	4618      	mov	r0, r3
 800da66:	3710      	adds	r7, #16
 800da68:	46bd      	mov	sp, r7
 800da6a:	bd80      	pop	{r7, pc}

0800da6c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800da6c:	b480      	push	{r7}
 800da6e:	b083      	sub	sp, #12
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800da74:	2300      	movs	r3, #0
}
 800da76:	4618      	mov	r0, r3
 800da78:	370c      	adds	r7, #12
 800da7a:	46bd      	mov	sp, r7
 800da7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da80:	4770      	bx	lr

0800da82 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800da82:	b580      	push	{r7, lr}
 800da84:	b082      	sub	sp, #8
 800da86:	af00      	add	r7, sp, #0
 800da88:	6078      	str	r0, [r7, #4]
 800da8a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	22a1      	movs	r2, #161	@ 0xa1
 800da90:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2221      	movs	r2, #33	@ 0x21
 800da96:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2200      	movs	r2, #0
 800da9c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2200      	movs	r2, #0
 800daa2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2207      	movs	r2, #7
 800daa8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	2207      	movs	r2, #7
 800daae:	4619      	mov	r1, r3
 800dab0:	6878      	ldr	r0, [r7, #4]
 800dab2:	f001 fb17 	bl	800f0e4 <USBH_CtlReq>
 800dab6:	4603      	mov	r3, r0
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3708      	adds	r7, #8
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b082      	sub	sp, #8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	2221      	movs	r2, #33	@ 0x21
 800dace:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2220      	movs	r2, #32
 800dad4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2200      	movs	r2, #0
 800dada:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2200      	movs	r2, #0
 800dae0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2207      	movs	r2, #7
 800dae6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	2207      	movs	r2, #7
 800daec:	4619      	mov	r1, r3
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f001 faf8 	bl	800f0e4 <USBH_CtlReq>
 800daf4:	4603      	mov	r3, r0
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3708      	adds	r7, #8
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}

0800dafe <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b086      	sub	sp, #24
 800db02:	af02      	add	r7, sp, #8
 800db04:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800db0c:	69db      	ldr	r3, [r3, #28]
 800db0e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800db10:	2300      	movs	r3, #0
 800db12:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800db1a:	2b01      	cmp	r3, #1
 800db1c:	d002      	beq.n	800db24 <CDC_ProcessTransmission+0x26>
 800db1e:	2b02      	cmp	r3, #2
 800db20:	d023      	beq.n	800db6a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800db22:	e05e      	b.n	800dbe2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db28:	68fa      	ldr	r2, [r7, #12]
 800db2a:	8b12      	ldrh	r2, [r2, #24]
 800db2c:	4293      	cmp	r3, r2
 800db2e:	d90b      	bls.n	800db48 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	69d9      	ldr	r1, [r3, #28]
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	8b1a      	ldrh	r2, [r3, #24]
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	7b5b      	ldrb	r3, [r3, #13]
 800db3c:	2001      	movs	r0, #1
 800db3e:	9000      	str	r0, [sp, #0]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f001 fce0 	bl	800f506 <USBH_BulkSendData>
 800db46:	e00b      	b.n	800db60 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800db50:	b29a      	uxth	r2, r3
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	7b5b      	ldrb	r3, [r3, #13]
 800db56:	2001      	movs	r0, #1
 800db58:	9000      	str	r0, [sp, #0]
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f001 fcd3 	bl	800f506 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	2202      	movs	r2, #2
 800db64:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800db68:	e03b      	b.n	800dbe2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	7b5b      	ldrb	r3, [r3, #13]
 800db6e:	4619      	mov	r1, r3
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f001 fffd 	bl	800fb70 <USBH_LL_GetURBState>
 800db76:	4603      	mov	r3, r0
 800db78:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800db7a:	7afb      	ldrb	r3, [r7, #11]
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d128      	bne.n	800dbd2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db84:	68fa      	ldr	r2, [r7, #12]
 800db86:	8b12      	ldrh	r2, [r2, #24]
 800db88:	4293      	cmp	r3, r2
 800db8a:	d90e      	bls.n	800dbaa <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db90:	68fa      	ldr	r2, [r7, #12]
 800db92:	8b12      	ldrh	r2, [r2, #24]
 800db94:	1a9a      	subs	r2, r3, r2
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	69db      	ldr	r3, [r3, #28]
 800db9e:	68fa      	ldr	r2, [r7, #12]
 800dba0:	8b12      	ldrh	r2, [r2, #24]
 800dba2:	441a      	add	r2, r3
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	61da      	str	r2, [r3, #28]
 800dba8:	e002      	b.n	800dbb0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	2200      	movs	r2, #0
 800dbae:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d004      	beq.n	800dbc2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	2201      	movs	r2, #1
 800dbbc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800dbc0:	e00e      	b.n	800dbe0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800dbca:	6878      	ldr	r0, [r7, #4]
 800dbcc:	f000 f868 	bl	800dca0 <USBH_CDC_TransmitCallback>
      break;
 800dbd0:	e006      	b.n	800dbe0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800dbd2:	7afb      	ldrb	r3, [r7, #11]
 800dbd4:	2b02      	cmp	r3, #2
 800dbd6:	d103      	bne.n	800dbe0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	2201      	movs	r2, #1
 800dbdc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800dbe0:	bf00      	nop
  }
}
 800dbe2:	bf00      	nop
 800dbe4:	3710      	adds	r7, #16
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}

0800dbea <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800dbea:	b580      	push	{r7, lr}
 800dbec:	b086      	sub	sp, #24
 800dbee:	af00      	add	r7, sp, #0
 800dbf0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800dbf8:	69db      	ldr	r3, [r3, #28]
 800dbfa:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800dc06:	2b03      	cmp	r3, #3
 800dc08:	d002      	beq.n	800dc10 <CDC_ProcessReception+0x26>
 800dc0a:	2b04      	cmp	r3, #4
 800dc0c:	d00e      	beq.n	800dc2c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800dc0e:	e043      	b.n	800dc98 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800dc10:	697b      	ldr	r3, [r7, #20]
 800dc12:	6a19      	ldr	r1, [r3, #32]
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	8b5a      	ldrh	r2, [r3, #26]
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	7b1b      	ldrb	r3, [r3, #12]
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f001 fc97 	bl	800f550 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	2204      	movs	r2, #4
 800dc26:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800dc2a:	e035      	b.n	800dc98 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800dc2c:	697b      	ldr	r3, [r7, #20]
 800dc2e:	7b1b      	ldrb	r3, [r3, #12]
 800dc30:	4619      	mov	r1, r3
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	f001 ff9c 	bl	800fb70 <USBH_LL_GetURBState>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800dc3c:	7cfb      	ldrb	r3, [r7, #19]
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d129      	bne.n	800dc96 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800dc42:	697b      	ldr	r3, [r7, #20]
 800dc44:	7b1b      	ldrb	r3, [r3, #12]
 800dc46:	4619      	mov	r1, r3
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f001 feff 	bl	800fa4c <USBH_LL_GetLastXferSize>
 800dc4e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800dc50:	697b      	ldr	r3, [r7, #20]
 800dc52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc54:	68fa      	ldr	r2, [r7, #12]
 800dc56:	429a      	cmp	r2, r3
 800dc58:	d016      	beq.n	800dc88 <CDC_ProcessReception+0x9e>
 800dc5a:	697b      	ldr	r3, [r7, #20]
 800dc5c:	8b5b      	ldrh	r3, [r3, #26]
 800dc5e:	461a      	mov	r2, r3
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d110      	bne.n	800dc88 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800dc66:	697b      	ldr	r3, [r7, #20]
 800dc68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	1ad2      	subs	r2, r2, r3
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	6a1a      	ldr	r2, [r3, #32]
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	441a      	add	r2, r3
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	2203      	movs	r2, #3
 800dc82:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800dc86:	e006      	b.n	800dc96 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800dc88:	697b      	ldr	r3, [r7, #20]
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f000 f80f 	bl	800dcb4 <USBH_CDC_ReceiveCallback>
      break;
 800dc96:	bf00      	nop
  }
}
 800dc98:	bf00      	nop
 800dc9a:	3718      	adds	r7, #24
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}

0800dca0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b083      	sub	sp, #12
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800dca8:	bf00      	nop
 800dcaa:	370c      	adds	r7, #12
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b083      	sub	sp, #12
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800dcbc:	bf00      	nop
 800dcbe:	370c      	adds	r7, #12
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc6:	4770      	bx	lr

0800dcc8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800dcc8:	b480      	push	{r7}
 800dcca:	b083      	sub	sp, #12
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800dcd0:	bf00      	nop
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b084      	sub	sp, #16
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	60f8      	str	r0, [r7, #12]
 800dce4:	60b9      	str	r1, [r7, #8]
 800dce6:	4613      	mov	r3, r2
 800dce8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d101      	bne.n	800dcf4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800dcf0:	2302      	movs	r3, #2
 800dcf2:	e029      	b.n	800dd48 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	79fa      	ldrb	r2, [r7, #7]
 800dcf8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	2200      	movs	r2, #0
 800dd00:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	2200      	movs	r2, #0
 800dd08:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800dd0c:	68f8      	ldr	r0, [r7, #12]
 800dd0e:	f000 f81f 	bl	800dd50 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	2200      	movs	r2, #0
 800dd16:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2200      	movs	r2, #0
 800dd26:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d003      	beq.n	800dd40 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	68ba      	ldr	r2, [r7, #8]
 800dd3c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800dd40:	68f8      	ldr	r0, [r7, #12]
 800dd42:	f001 fdc5 	bl	800f8d0 <USBH_LL_Init>

  return USBH_OK;
 800dd46:	2300      	movs	r3, #0
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	3710      	adds	r7, #16
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	bd80      	pop	{r7, pc}

0800dd50 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b084      	sub	sp, #16
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800dd58:	2300      	movs	r3, #0
 800dd5a:	60fb      	str	r3, [r7, #12]
 800dd5c:	e009      	b.n	800dd72 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800dd5e:	687a      	ldr	r2, [r7, #4]
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	33e0      	adds	r3, #224	@ 0xe0
 800dd64:	009b      	lsls	r3, r3, #2
 800dd66:	4413      	add	r3, r2
 800dd68:	2200      	movs	r2, #0
 800dd6a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	3301      	adds	r3, #1
 800dd70:	60fb      	str	r3, [r7, #12]
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2b0f      	cmp	r3, #15
 800dd76:	d9f2      	bls.n	800dd5e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800dd78:	2300      	movs	r3, #0
 800dd7a:	60fb      	str	r3, [r7, #12]
 800dd7c:	e009      	b.n	800dd92 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	4413      	add	r3, r2
 800dd84:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800dd88:	2200      	movs	r2, #0
 800dd8a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	3301      	adds	r3, #1
 800dd90:	60fb      	str	r3, [r7, #12]
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd98:	d3f1      	bcc.n	800dd7e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2200      	movs	r2, #0
 800dda4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	2201      	movs	r2, #1
 800ddaa:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2200      	movs	r2, #0
 800ddb0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2201      	movs	r2, #1
 800ddb8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2240      	movs	r2, #64	@ 0x40
 800ddbe:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2201      	movs	r2, #1
 800ddd2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2200      	movs	r2, #0
 800ddda:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2200      	movs	r2, #0
 800dde2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	331c      	adds	r3, #28
 800ddea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ddee:	2100      	movs	r1, #0
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f00d fcd9 	bl	801b7a8 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ddfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800de00:	2100      	movs	r1, #0
 800de02:	4618      	mov	r0, r3
 800de04:	f00d fcd0 	bl	801b7a8 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800de0e:	2212      	movs	r2, #18
 800de10:	2100      	movs	r1, #0
 800de12:	4618      	mov	r0, r3
 800de14:	f00d fcc8 	bl	801b7a8 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800de1e:	223e      	movs	r2, #62	@ 0x3e
 800de20:	2100      	movs	r1, #0
 800de22:	4618      	mov	r0, r3
 800de24:	f00d fcc0 	bl	801b7a8 <memset>

  return USBH_OK;
 800de28:	2300      	movs	r3, #0
}
 800de2a:	4618      	mov	r0, r3
 800de2c:	3710      	adds	r7, #16
 800de2e:	46bd      	mov	sp, r7
 800de30:	bd80      	pop	{r7, pc}

0800de32 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800de32:	b480      	push	{r7}
 800de34:	b085      	sub	sp, #20
 800de36:	af00      	add	r7, sp, #0
 800de38:	6078      	str	r0, [r7, #4]
 800de3a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800de3c:	2300      	movs	r3, #0
 800de3e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d016      	beq.n	800de74 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d10e      	bne.n	800de6e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800de56:	1c59      	adds	r1, r3, #1
 800de58:	687a      	ldr	r2, [r7, #4]
 800de5a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800de5e:	687a      	ldr	r2, [r7, #4]
 800de60:	33de      	adds	r3, #222	@ 0xde
 800de62:	6839      	ldr	r1, [r7, #0]
 800de64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800de68:	2300      	movs	r3, #0
 800de6a:	73fb      	strb	r3, [r7, #15]
 800de6c:	e004      	b.n	800de78 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800de6e:	2302      	movs	r3, #2
 800de70:	73fb      	strb	r3, [r7, #15]
 800de72:	e001      	b.n	800de78 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800de74:	2302      	movs	r3, #2
 800de76:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800de78:	7bfb      	ldrb	r3, [r7, #15]
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3714      	adds	r7, #20
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr

0800de86 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800de86:	b480      	push	{r7}
 800de88:	b085      	sub	sp, #20
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
 800de8e:	460b      	mov	r3, r1
 800de90:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800de92:	2300      	movs	r3, #0
 800de94:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800de9c:	78fa      	ldrb	r2, [r7, #3]
 800de9e:	429a      	cmp	r2, r3
 800dea0:	d204      	bcs.n	800deac <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	78fa      	ldrb	r2, [r7, #3]
 800dea6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800deaa:	e001      	b.n	800deb0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800deac:	2302      	movs	r3, #2
 800deae:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800deb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3714      	adds	r7, #20
 800deb6:	46bd      	mov	sp, r7
 800deb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800debc:	4770      	bx	lr

0800debe <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800debe:	b480      	push	{r7}
 800dec0:	b087      	sub	sp, #28
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	6078      	str	r0, [r7, #4]
 800dec6:	4608      	mov	r0, r1
 800dec8:	4611      	mov	r1, r2
 800deca:	461a      	mov	r2, r3
 800decc:	4603      	mov	r3, r0
 800dece:	70fb      	strb	r3, [r7, #3]
 800ded0:	460b      	mov	r3, r1
 800ded2:	70bb      	strb	r3, [r7, #2]
 800ded4:	4613      	mov	r3, r2
 800ded6:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ded8:	2300      	movs	r3, #0
 800deda:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800dedc:	2300      	movs	r3, #0
 800dede:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800dee6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800dee8:	e025      	b.n	800df36 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800deea:	7dfb      	ldrb	r3, [r7, #23]
 800deec:	221a      	movs	r2, #26
 800deee:	fb02 f303 	mul.w	r3, r2, r3
 800def2:	3308      	adds	r3, #8
 800def4:	68fa      	ldr	r2, [r7, #12]
 800def6:	4413      	add	r3, r2
 800def8:	3302      	adds	r3, #2
 800defa:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800defc:	693b      	ldr	r3, [r7, #16]
 800defe:	795b      	ldrb	r3, [r3, #5]
 800df00:	78fa      	ldrb	r2, [r7, #3]
 800df02:	429a      	cmp	r2, r3
 800df04:	d002      	beq.n	800df0c <USBH_FindInterface+0x4e>
 800df06:	78fb      	ldrb	r3, [r7, #3]
 800df08:	2bff      	cmp	r3, #255	@ 0xff
 800df0a:	d111      	bne.n	800df30 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800df0c:	693b      	ldr	r3, [r7, #16]
 800df0e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800df10:	78ba      	ldrb	r2, [r7, #2]
 800df12:	429a      	cmp	r2, r3
 800df14:	d002      	beq.n	800df1c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800df16:	78bb      	ldrb	r3, [r7, #2]
 800df18:	2bff      	cmp	r3, #255	@ 0xff
 800df1a:	d109      	bne.n	800df30 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800df1c:	693b      	ldr	r3, [r7, #16]
 800df1e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800df20:	787a      	ldrb	r2, [r7, #1]
 800df22:	429a      	cmp	r2, r3
 800df24:	d002      	beq.n	800df2c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800df26:	787b      	ldrb	r3, [r7, #1]
 800df28:	2bff      	cmp	r3, #255	@ 0xff
 800df2a:	d101      	bne.n	800df30 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800df2c:	7dfb      	ldrb	r3, [r7, #23]
 800df2e:	e006      	b.n	800df3e <USBH_FindInterface+0x80>
    }
    if_ix++;
 800df30:	7dfb      	ldrb	r3, [r7, #23]
 800df32:	3301      	adds	r3, #1
 800df34:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800df36:	7dfb      	ldrb	r3, [r7, #23]
 800df38:	2b01      	cmp	r3, #1
 800df3a:	d9d6      	bls.n	800deea <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800df3c:	23ff      	movs	r3, #255	@ 0xff
}
 800df3e:	4618      	mov	r0, r3
 800df40:	371c      	adds	r7, #28
 800df42:	46bd      	mov	sp, r7
 800df44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df48:	4770      	bx	lr

0800df4a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800df4a:	b580      	push	{r7, lr}
 800df4c:	b082      	sub	sp, #8
 800df4e:	af00      	add	r7, sp, #0
 800df50:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f001 fd02 	bl	800f95c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800df58:	2101      	movs	r1, #1
 800df5a:	6878      	ldr	r0, [r7, #4]
 800df5c:	f001 fe1b 	bl	800fb96 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	3708      	adds	r7, #8
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}
	...

0800df6c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800df6c:	b580      	push	{r7, lr}
 800df6e:	b088      	sub	sp, #32
 800df70:	af04      	add	r7, sp, #16
 800df72:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800df74:	2302      	movs	r3, #2
 800df76:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800df78:	2300      	movs	r3, #0
 800df7a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800df82:	b2db      	uxtb	r3, r3
 800df84:	2b01      	cmp	r3, #1
 800df86:	d102      	bne.n	800df8e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2203      	movs	r2, #3
 800df8c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	b2db      	uxtb	r3, r3
 800df94:	2b0b      	cmp	r3, #11
 800df96:	f200 81bc 	bhi.w	800e312 <USBH_Process+0x3a6>
 800df9a:	a201      	add	r2, pc, #4	@ (adr r2, 800dfa0 <USBH_Process+0x34>)
 800df9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfa0:	0800dfd1 	.word	0x0800dfd1
 800dfa4:	0800e003 	.word	0x0800e003
 800dfa8:	0800e06d 	.word	0x0800e06d
 800dfac:	0800e2ad 	.word	0x0800e2ad
 800dfb0:	0800e313 	.word	0x0800e313
 800dfb4:	0800e10d 	.word	0x0800e10d
 800dfb8:	0800e253 	.word	0x0800e253
 800dfbc:	0800e143 	.word	0x0800e143
 800dfc0:	0800e163 	.word	0x0800e163
 800dfc4:	0800e181 	.word	0x0800e181
 800dfc8:	0800e1c5 	.word	0x0800e1c5
 800dfcc:	0800e295 	.word	0x0800e295
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800dfd6:	b2db      	uxtb	r3, r3
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	f000 819c 	beq.w	800e316 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2201      	movs	r2, #1
 800dfe2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800dfe4:	20c8      	movs	r0, #200	@ 0xc8
 800dfe6:	f001 fe20 	bl	800fc2a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f001 fd13 	bl	800fa16 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2200      	movs	r2, #0
 800dff4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	2200      	movs	r2, #0
 800dffc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800e000:	e189      	b.n	800e316 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800e008:	b2db      	uxtb	r3, r3
 800e00a:	2b01      	cmp	r3, #1
 800e00c:	d107      	bne.n	800e01e <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2200      	movs	r2, #0
 800e012:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2202      	movs	r2, #2
 800e01a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e01c:	e18a      	b.n	800e334 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800e024:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e028:	d914      	bls.n	800e054 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800e030:	3301      	adds	r3, #1
 800e032:	b2da      	uxtb	r2, r3
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800e040:	2b03      	cmp	r3, #3
 800e042:	d903      	bls.n	800e04c <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	220d      	movs	r2, #13
 800e048:	701a      	strb	r2, [r3, #0]
      break;
 800e04a:	e173      	b.n	800e334 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2200      	movs	r2, #0
 800e050:	701a      	strb	r2, [r3, #0]
      break;
 800e052:	e16f      	b.n	800e334 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800e05a:	f103 020a 	add.w	r2, r3, #10
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800e064:	200a      	movs	r0, #10
 800e066:	f001 fde0 	bl	800fc2a <USBH_Delay>
      break;
 800e06a:	e163      	b.n	800e334 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e072:	2b00      	cmp	r3, #0
 800e074:	d005      	beq.n	800e082 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e07c:	2104      	movs	r1, #4
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800e082:	2064      	movs	r0, #100	@ 0x64
 800e084:	f001 fdd1 	bl	800fc2a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f001 fc9d 	bl	800f9c8 <USBH_LL_GetSpeed>
 800e08e:	4603      	mov	r3, r0
 800e090:	461a      	mov	r2, r3
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2205      	movs	r2, #5
 800e09c:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800e09e:	2100      	movs	r1, #0
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	f001 faa2 	bl	800f5ea <USBH_AllocPipe>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	461a      	mov	r2, r3
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800e0ae:	2180      	movs	r1, #128	@ 0x80
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f001 fa9a 	bl	800f5ea <USBH_AllocPipe>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	461a      	mov	r2, r3
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	7919      	ldrb	r1, [r3, #4]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800e0ce:	687a      	ldr	r2, [r7, #4]
 800e0d0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800e0d2:	9202      	str	r2, [sp, #8]
 800e0d4:	2200      	movs	r2, #0
 800e0d6:	9201      	str	r2, [sp, #4]
 800e0d8:	9300      	str	r3, [sp, #0]
 800e0da:	4603      	mov	r3, r0
 800e0dc:	2280      	movs	r2, #128	@ 0x80
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	f001 fa54 	bl	800f58c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	7959      	ldrb	r1, [r3, #5]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800e0f4:	687a      	ldr	r2, [r7, #4]
 800e0f6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800e0f8:	9202      	str	r2, [sp, #8]
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	9201      	str	r2, [sp, #4]
 800e0fe:	9300      	str	r3, [sp, #0]
 800e100:	4603      	mov	r3, r0
 800e102:	2200      	movs	r2, #0
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f001 fa41 	bl	800f58c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e10a:	e113      	b.n	800e334 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f000 f917 	bl	800e340 <USBH_HandleEnum>
 800e112:	4603      	mov	r3, r0
 800e114:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800e116:	7bbb      	ldrb	r3, [r7, #14]
 800e118:	b2db      	uxtb	r3, r3
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	f040 80fd 	bne.w	800e31a <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2200      	movs	r2, #0
 800e124:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800e12e:	2b01      	cmp	r3, #1
 800e130:	d103      	bne.n	800e13a <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2208      	movs	r2, #8
 800e136:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800e138:	e0ef      	b.n	800e31a <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	2207      	movs	r2, #7
 800e13e:	701a      	strb	r2, [r3, #0]
      break;
 800e140:	e0eb      	b.n	800e31a <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e148:	2b00      	cmp	r3, #0
 800e14a:	f000 80e8 	beq.w	800e31e <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e154:	2101      	movs	r1, #1
 800e156:	6878      	ldr	r0, [r7, #4]
 800e158:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2208      	movs	r2, #8
 800e15e:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800e160:	e0dd      	b.n	800e31e <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800e168:	4619      	mov	r1, r3
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f000 fc3f 	bl	800e9ee <USBH_SetCfg>
 800e170:	4603      	mov	r3, r0
 800e172:	2b00      	cmp	r3, #0
 800e174:	f040 80d5 	bne.w	800e322 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2209      	movs	r2, #9
 800e17c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e17e:	e0d0      	b.n	800e322 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800e186:	f003 0320 	and.w	r3, r3, #32
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d016      	beq.n	800e1bc <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800e18e:	2101      	movs	r1, #1
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f000 fc4f 	bl	800ea34 <USBH_SetFeature>
 800e196:	4603      	mov	r3, r0
 800e198:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800e19a:	7bbb      	ldrb	r3, [r7, #14]
 800e19c:	b2db      	uxtb	r3, r3
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d103      	bne.n	800e1aa <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	220a      	movs	r2, #10
 800e1a6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e1a8:	e0bd      	b.n	800e326 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800e1aa:	7bbb      	ldrb	r3, [r7, #14]
 800e1ac:	b2db      	uxtb	r3, r3
 800e1ae:	2b03      	cmp	r3, #3
 800e1b0:	f040 80b9 	bne.w	800e326 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	220a      	movs	r2, #10
 800e1b8:	701a      	strb	r2, [r3, #0]
      break;
 800e1ba:	e0b4      	b.n	800e326 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	220a      	movs	r2, #10
 800e1c0:	701a      	strb	r2, [r3, #0]
      break;
 800e1c2:	e0b0      	b.n	800e326 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 80ad 	beq.w	800e32a <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e1d8:	2300      	movs	r3, #0
 800e1da:	73fb      	strb	r3, [r7, #15]
 800e1dc:	e016      	b.n	800e20c <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800e1de:	7bfa      	ldrb	r2, [r7, #15]
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	32de      	adds	r2, #222	@ 0xde
 800e1e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1e8:	791a      	ldrb	r2, [r3, #4]
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800e1f0:	429a      	cmp	r2, r3
 800e1f2:	d108      	bne.n	800e206 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800e1f4:	7bfa      	ldrb	r2, [r7, #15]
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	32de      	adds	r2, #222	@ 0xde
 800e1fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800e204:	e005      	b.n	800e212 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e206:	7bfb      	ldrb	r3, [r7, #15]
 800e208:	3301      	adds	r3, #1
 800e20a:	73fb      	strb	r3, [r7, #15]
 800e20c:	7bfb      	ldrb	r3, [r7, #15]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d0e5      	beq.n	800e1de <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d016      	beq.n	800e24a <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e222:	689b      	ldr	r3, [r3, #8]
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	4798      	blx	r3
 800e228:	4603      	mov	r3, r0
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d109      	bne.n	800e242 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	2206      	movs	r2, #6
 800e232:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e23a:	2103      	movs	r1, #3
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e240:	e073      	b.n	800e32a <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	220d      	movs	r2, #13
 800e246:	701a      	strb	r2, [r3, #0]
      break;
 800e248:	e06f      	b.n	800e32a <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	220d      	movs	r2, #13
 800e24e:	701a      	strb	r2, [r3, #0]
      break;
 800e250:	e06b      	b.n	800e32a <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d017      	beq.n	800e28c <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e262:	691b      	ldr	r3, [r3, #16]
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	4798      	blx	r3
 800e268:	4603      	mov	r3, r0
 800e26a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800e26c:	7bbb      	ldrb	r3, [r7, #14]
 800e26e:	b2db      	uxtb	r3, r3
 800e270:	2b00      	cmp	r3, #0
 800e272:	d103      	bne.n	800e27c <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	220b      	movs	r2, #11
 800e278:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e27a:	e058      	b.n	800e32e <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800e27c:	7bbb      	ldrb	r3, [r7, #14]
 800e27e:	b2db      	uxtb	r3, r3
 800e280:	2b02      	cmp	r3, #2
 800e282:	d154      	bne.n	800e32e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	220d      	movs	r2, #13
 800e288:	701a      	strb	r2, [r3, #0]
      break;
 800e28a:	e050      	b.n	800e32e <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	220d      	movs	r2, #13
 800e290:	701a      	strb	r2, [r3, #0]
      break;
 800e292:	e04c      	b.n	800e32e <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d049      	beq.n	800e332 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e2a4:	695b      	ldr	r3, [r3, #20]
 800e2a6:	6878      	ldr	r0, [r7, #4]
 800e2a8:	4798      	blx	r3
      }
      break;
 800e2aa:	e042      	b.n	800e332 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f7ff fd4b 	bl	800dd50 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d009      	beq.n	800e2d8 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e2ca:	68db      	ldr	r3, [r3, #12]
 800e2cc:	6878      	ldr	r0, [r7, #4]
 800e2ce:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d005      	beq.n	800e2ee <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e2e8:	2105      	movs	r1, #5
 800e2ea:	6878      	ldr	r0, [r7, #4]
 800e2ec:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800e2f4:	b2db      	uxtb	r3, r3
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d107      	bne.n	800e30a <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f7ff fe21 	bl	800df4a <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800e308:	e014      	b.n	800e334 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f001 fb26 	bl	800f95c <USBH_LL_Start>
      break;
 800e310:	e010      	b.n	800e334 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800e312:	bf00      	nop
 800e314:	e00e      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e316:	bf00      	nop
 800e318:	e00c      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e31a:	bf00      	nop
 800e31c:	e00a      	b.n	800e334 <USBH_Process+0x3c8>
    break;
 800e31e:	bf00      	nop
 800e320:	e008      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e322:	bf00      	nop
 800e324:	e006      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e326:	bf00      	nop
 800e328:	e004      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e32a:	bf00      	nop
 800e32c:	e002      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e32e:	bf00      	nop
 800e330:	e000      	b.n	800e334 <USBH_Process+0x3c8>
      break;
 800e332:	bf00      	nop
  }
  return USBH_OK;
 800e334:	2300      	movs	r3, #0
}
 800e336:	4618      	mov	r0, r3
 800e338:	3710      	adds	r7, #16
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
 800e33e:	bf00      	nop

0800e340 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b088      	sub	sp, #32
 800e344:	af04      	add	r7, sp, #16
 800e346:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800e348:	2301      	movs	r3, #1
 800e34a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800e34c:	2301      	movs	r3, #1
 800e34e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	785b      	ldrb	r3, [r3, #1]
 800e354:	2b07      	cmp	r3, #7
 800e356:	f200 81bd 	bhi.w	800e6d4 <USBH_HandleEnum+0x394>
 800e35a:	a201      	add	r2, pc, #4	@ (adr r2, 800e360 <USBH_HandleEnum+0x20>)
 800e35c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e360:	0800e381 	.word	0x0800e381
 800e364:	0800e43b 	.word	0x0800e43b
 800e368:	0800e4a5 	.word	0x0800e4a5
 800e36c:	0800e52f 	.word	0x0800e52f
 800e370:	0800e599 	.word	0x0800e599
 800e374:	0800e609 	.word	0x0800e609
 800e378:	0800e64f 	.word	0x0800e64f
 800e37c:	0800e695 	.word	0x0800e695
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800e380:	2108      	movs	r1, #8
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	f000 fa50 	bl	800e828 <USBH_Get_DevDesc>
 800e388:	4603      	mov	r3, r0
 800e38a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e38c:	7bbb      	ldrb	r3, [r7, #14]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d12e      	bne.n	800e3f0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	2201      	movs	r2, #1
 800e3a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	7919      	ldrb	r1, [r3, #4]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e3b2:	687a      	ldr	r2, [r7, #4]
 800e3b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e3b6:	9202      	str	r2, [sp, #8]
 800e3b8:	2200      	movs	r2, #0
 800e3ba:	9201      	str	r2, [sp, #4]
 800e3bc:	9300      	str	r3, [sp, #0]
 800e3be:	4603      	mov	r3, r0
 800e3c0:	2280      	movs	r2, #128	@ 0x80
 800e3c2:	6878      	ldr	r0, [r7, #4]
 800e3c4:	f001 f8e2 	bl	800f58c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	7959      	ldrb	r1, [r3, #5]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e3d8:	687a      	ldr	r2, [r7, #4]
 800e3da:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e3dc:	9202      	str	r2, [sp, #8]
 800e3de:	2200      	movs	r2, #0
 800e3e0:	9201      	str	r2, [sp, #4]
 800e3e2:	9300      	str	r3, [sp, #0]
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f001 f8cf 	bl	800f58c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e3ee:	e173      	b.n	800e6d8 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e3f0:	7bbb      	ldrb	r3, [r7, #14]
 800e3f2:	2b03      	cmp	r3, #3
 800e3f4:	f040 8170 	bne.w	800e6d8 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e3fe:	3301      	adds	r3, #1
 800e400:	b2da      	uxtb	r2, r3
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e40e:	2b03      	cmp	r3, #3
 800e410:	d903      	bls.n	800e41a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	220d      	movs	r2, #13
 800e416:	701a      	strb	r2, [r3, #0]
      break;
 800e418:	e15e      	b.n	800e6d8 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	795b      	ldrb	r3, [r3, #5]
 800e41e:	4619      	mov	r1, r3
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f001 f903 	bl	800f62c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	791b      	ldrb	r3, [r3, #4]
 800e42a:	4619      	mov	r1, r3
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f001 f8fd 	bl	800f62c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2200      	movs	r2, #0
 800e436:	701a      	strb	r2, [r3, #0]
      break;
 800e438:	e14e      	b.n	800e6d8 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800e43a:	2112      	movs	r1, #18
 800e43c:	6878      	ldr	r0, [r7, #4]
 800e43e:	f000 f9f3 	bl	800e828 <USBH_Get_DevDesc>
 800e442:	4603      	mov	r3, r0
 800e444:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e446:	7bbb      	ldrb	r3, [r7, #14]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d103      	bne.n	800e454 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2202      	movs	r2, #2
 800e450:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e452:	e143      	b.n	800e6dc <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e454:	7bbb      	ldrb	r3, [r7, #14]
 800e456:	2b03      	cmp	r3, #3
 800e458:	f040 8140 	bne.w	800e6dc <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e462:	3301      	adds	r3, #1
 800e464:	b2da      	uxtb	r2, r3
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e472:	2b03      	cmp	r3, #3
 800e474:	d903      	bls.n	800e47e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	220d      	movs	r2, #13
 800e47a:	701a      	strb	r2, [r3, #0]
      break;
 800e47c:	e12e      	b.n	800e6dc <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	795b      	ldrb	r3, [r3, #5]
 800e482:	4619      	mov	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f001 f8d1 	bl	800f62c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	791b      	ldrb	r3, [r3, #4]
 800e48e:	4619      	mov	r1, r3
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f001 f8cb 	bl	800f62c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2200      	movs	r2, #0
 800e49a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	2200      	movs	r2, #0
 800e4a0:	701a      	strb	r2, [r3, #0]
      break;
 800e4a2:	e11b      	b.n	800e6dc <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e4a4:	2101      	movs	r1, #1
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f000 fa7d 	bl	800e9a6 <USBH_SetAddress>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e4b0:	7bbb      	ldrb	r3, [r7, #14]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d130      	bne.n	800e518 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800e4b6:	2002      	movs	r0, #2
 800e4b8:	f001 fbb7 	bl	800fc2a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2201      	movs	r2, #1
 800e4c0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2203      	movs	r2, #3
 800e4c8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	7919      	ldrb	r1, [r3, #4]
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e4da:	687a      	ldr	r2, [r7, #4]
 800e4dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e4de:	9202      	str	r2, [sp, #8]
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	9201      	str	r2, [sp, #4]
 800e4e4:	9300      	str	r3, [sp, #0]
 800e4e6:	4603      	mov	r3, r0
 800e4e8:	2280      	movs	r2, #128	@ 0x80
 800e4ea:	6878      	ldr	r0, [r7, #4]
 800e4ec:	f001 f84e 	bl	800f58c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	7959      	ldrb	r1, [r3, #5]
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e500:	687a      	ldr	r2, [r7, #4]
 800e502:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e504:	9202      	str	r2, [sp, #8]
 800e506:	2200      	movs	r2, #0
 800e508:	9201      	str	r2, [sp, #4]
 800e50a:	9300      	str	r3, [sp, #0]
 800e50c:	4603      	mov	r3, r0
 800e50e:	2200      	movs	r2, #0
 800e510:	6878      	ldr	r0, [r7, #4]
 800e512:	f001 f83b 	bl	800f58c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e516:	e0e3      	b.n	800e6e0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e518:	7bbb      	ldrb	r3, [r7, #14]
 800e51a:	2b03      	cmp	r3, #3
 800e51c:	f040 80e0 	bne.w	800e6e0 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	220d      	movs	r2, #13
 800e524:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2200      	movs	r2, #0
 800e52a:	705a      	strb	r2, [r3, #1]
      break;
 800e52c:	e0d8      	b.n	800e6e0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800e52e:	2109      	movs	r1, #9
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f000 f9a5 	bl	800e880 <USBH_Get_CfgDesc>
 800e536:	4603      	mov	r3, r0
 800e538:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e53a:	7bbb      	ldrb	r3, [r7, #14]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d103      	bne.n	800e548 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2204      	movs	r2, #4
 800e544:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e546:	e0cd      	b.n	800e6e4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e548:	7bbb      	ldrb	r3, [r7, #14]
 800e54a:	2b03      	cmp	r3, #3
 800e54c:	f040 80ca 	bne.w	800e6e4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e556:	3301      	adds	r3, #1
 800e558:	b2da      	uxtb	r2, r3
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e566:	2b03      	cmp	r3, #3
 800e568:	d903      	bls.n	800e572 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	220d      	movs	r2, #13
 800e56e:	701a      	strb	r2, [r3, #0]
      break;
 800e570:	e0b8      	b.n	800e6e4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	795b      	ldrb	r3, [r3, #5]
 800e576:	4619      	mov	r1, r3
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f001 f857 	bl	800f62c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	791b      	ldrb	r3, [r3, #4]
 800e582:	4619      	mov	r1, r3
 800e584:	6878      	ldr	r0, [r7, #4]
 800e586:	f001 f851 	bl	800f62c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	2200      	movs	r2, #0
 800e58e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	2200      	movs	r2, #0
 800e594:	701a      	strb	r2, [r3, #0]
      break;
 800e596:	e0a5      	b.n	800e6e4 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800e59e:	4619      	mov	r1, r3
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f000 f96d 	bl	800e880 <USBH_Get_CfgDesc>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e5aa:	7bbb      	ldrb	r3, [r7, #14]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d103      	bne.n	800e5b8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2205      	movs	r2, #5
 800e5b4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e5b6:	e097      	b.n	800e6e8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e5b8:	7bbb      	ldrb	r3, [r7, #14]
 800e5ba:	2b03      	cmp	r3, #3
 800e5bc:	f040 8094 	bne.w	800e6e8 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	b2da      	uxtb	r2, r3
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e5d6:	2b03      	cmp	r3, #3
 800e5d8:	d903      	bls.n	800e5e2 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	220d      	movs	r2, #13
 800e5de:	701a      	strb	r2, [r3, #0]
      break;
 800e5e0:	e082      	b.n	800e6e8 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	795b      	ldrb	r3, [r3, #5]
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f001 f81f 	bl	800f62c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	791b      	ldrb	r3, [r3, #4]
 800e5f2:	4619      	mov	r1, r3
 800e5f4:	6878      	ldr	r0, [r7, #4]
 800e5f6:	f001 f819 	bl	800f62c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	2200      	movs	r2, #0
 800e604:	701a      	strb	r2, [r3, #0]
      break;
 800e606:	e06f      	b.n	800e6e8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d019      	beq.n	800e646 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e61e:	23ff      	movs	r3, #255	@ 0xff
 800e620:	6878      	ldr	r0, [r7, #4]
 800e622:	f000 f957 	bl	800e8d4 <USBH_Get_StringDesc>
 800e626:	4603      	mov	r3, r0
 800e628:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e62a:	7bbb      	ldrb	r3, [r7, #14]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d103      	bne.n	800e638 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2206      	movs	r2, #6
 800e634:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800e636:	e059      	b.n	800e6ec <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e638:	7bbb      	ldrb	r3, [r7, #14]
 800e63a:	2b03      	cmp	r3, #3
 800e63c:	d156      	bne.n	800e6ec <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2206      	movs	r2, #6
 800e642:	705a      	strb	r2, [r3, #1]
      break;
 800e644:	e052      	b.n	800e6ec <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	2206      	movs	r2, #6
 800e64a:	705a      	strb	r2, [r3, #1]
      break;
 800e64c:	e04e      	b.n	800e6ec <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800e654:	2b00      	cmp	r3, #0
 800e656:	d019      	beq.n	800e68c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e664:	23ff      	movs	r3, #255	@ 0xff
 800e666:	6878      	ldr	r0, [r7, #4]
 800e668:	f000 f934 	bl	800e8d4 <USBH_Get_StringDesc>
 800e66c:	4603      	mov	r3, r0
 800e66e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e670:	7bbb      	ldrb	r3, [r7, #14]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d103      	bne.n	800e67e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2207      	movs	r2, #7
 800e67a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800e67c:	e038      	b.n	800e6f0 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e67e:	7bbb      	ldrb	r3, [r7, #14]
 800e680:	2b03      	cmp	r3, #3
 800e682:	d135      	bne.n	800e6f0 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	2207      	movs	r2, #7
 800e688:	705a      	strb	r2, [r3, #1]
      break;
 800e68a:	e031      	b.n	800e6f0 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2207      	movs	r2, #7
 800e690:	705a      	strb	r2, [r3, #1]
      break;
 800e692:	e02d      	b.n	800e6f0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d017      	beq.n	800e6ce <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e6aa:	23ff      	movs	r3, #255	@ 0xff
 800e6ac:	6878      	ldr	r0, [r7, #4]
 800e6ae:	f000 f911 	bl	800e8d4 <USBH_Get_StringDesc>
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e6b6:	7bbb      	ldrb	r3, [r7, #14]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d102      	bne.n	800e6c2 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800e6c0:	e018      	b.n	800e6f4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e6c2:	7bbb      	ldrb	r3, [r7, #14]
 800e6c4:	2b03      	cmp	r3, #3
 800e6c6:	d115      	bne.n	800e6f4 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	73fb      	strb	r3, [r7, #15]
      break;
 800e6cc:	e012      	b.n	800e6f4 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	73fb      	strb	r3, [r7, #15]
      break;
 800e6d2:	e00f      	b.n	800e6f4 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800e6d4:	bf00      	nop
 800e6d6:	e00e      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6d8:	bf00      	nop
 800e6da:	e00c      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6dc:	bf00      	nop
 800e6de:	e00a      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6e0:	bf00      	nop
 800e6e2:	e008      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6e4:	bf00      	nop
 800e6e6:	e006      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6e8:	bf00      	nop
 800e6ea:	e004      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6ec:	bf00      	nop
 800e6ee:	e002      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6f0:	bf00      	nop
 800e6f2:	e000      	b.n	800e6f6 <USBH_HandleEnum+0x3b6>
      break;
 800e6f4:	bf00      	nop
  }
  return Status;
 800e6f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	3710      	adds	r7, #16
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	bd80      	pop	{r7, pc}

0800e700 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800e700:	b480      	push	{r7}
 800e702:	b083      	sub	sp, #12
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	683a      	ldr	r2, [r7, #0]
 800e70e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800e712:	bf00      	nop
 800e714:	370c      	adds	r7, #12
 800e716:	46bd      	mov	sp, r7
 800e718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71c:	4770      	bx	lr

0800e71e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800e71e:	b580      	push	{r7, lr}
 800e720:	b082      	sub	sp, #8
 800e722:	af00      	add	r7, sp, #0
 800e724:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e72c:	1c5a      	adds	r2, r3, #1
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f000 f804 	bl	800e742 <USBH_HandleSof>
}
 800e73a:	bf00      	nop
 800e73c:	3708      	adds	r7, #8
 800e73e:	46bd      	mov	sp, r7
 800e740:	bd80      	pop	{r7, pc}

0800e742 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800e742:	b580      	push	{r7, lr}
 800e744:	b082      	sub	sp, #8
 800e746:	af00      	add	r7, sp, #0
 800e748:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	b2db      	uxtb	r3, r3
 800e750:	2b0b      	cmp	r3, #11
 800e752:	d10a      	bne.n	800e76a <USBH_HandleSof+0x28>
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d005      	beq.n	800e76a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e764:	699b      	ldr	r3, [r3, #24]
 800e766:	6878      	ldr	r0, [r7, #4]
 800e768:	4798      	blx	r3
  }
}
 800e76a:	bf00      	nop
 800e76c:	3708      	adds	r7, #8
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}

0800e772 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800e772:	b480      	push	{r7}
 800e774:	b083      	sub	sp, #12
 800e776:	af00      	add	r7, sp, #0
 800e778:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	2201      	movs	r2, #1
 800e77e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800e782:	bf00      	nop
}
 800e784:	370c      	adds	r7, #12
 800e786:	46bd      	mov	sp, r7
 800e788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78c:	4770      	bx	lr

0800e78e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800e78e:	b480      	push	{r7}
 800e790:	b083      	sub	sp, #12
 800e792:	af00      	add	r7, sp, #0
 800e794:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2200      	movs	r2, #0
 800e79a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2201      	movs	r2, #1
 800e7a2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800e7a6:	bf00      	nop
}
 800e7a8:	370c      	adds	r7, #12
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr

0800e7b2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800e7b2:	b480      	push	{r7}
 800e7b4:	b083      	sub	sp, #12
 800e7b6:	af00      	add	r7, sp, #0
 800e7b8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2201      	movs	r2, #1
 800e7be:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2200      	movs	r2, #0
 800e7ce:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	370c      	adds	r7, #12
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7de:	4770      	bx	lr

0800e7e0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	2201      	movs	r2, #1
 800e7ec:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f001 f8c6 	bl	800f992 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	791b      	ldrb	r3, [r3, #4]
 800e80a:	4619      	mov	r1, r3
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f000 ff0d 	bl	800f62c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	795b      	ldrb	r3, [r3, #5]
 800e816:	4619      	mov	r1, r3
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f000 ff07 	bl	800f62c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800e81e:	2300      	movs	r3, #0
}
 800e820:	4618      	mov	r0, r3
 800e822:	3708      	adds	r7, #8
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}

0800e828 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b086      	sub	sp, #24
 800e82c:	af02      	add	r7, sp, #8
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	460b      	mov	r3, r1
 800e832:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800e834:	887b      	ldrh	r3, [r7, #2]
 800e836:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e83a:	d901      	bls.n	800e840 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800e83c:	2303      	movs	r3, #3
 800e83e:	e01b      	b.n	800e878 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800e846:	887b      	ldrh	r3, [r7, #2]
 800e848:	9300      	str	r3, [sp, #0]
 800e84a:	4613      	mov	r3, r2
 800e84c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e850:	2100      	movs	r1, #0
 800e852:	6878      	ldr	r0, [r7, #4]
 800e854:	f000 f872 	bl	800e93c <USBH_GetDescriptor>
 800e858:	4603      	mov	r3, r0
 800e85a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800e85c:	7bfb      	ldrb	r3, [r7, #15]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d109      	bne.n	800e876 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800e868:	887a      	ldrh	r2, [r7, #2]
 800e86a:	4619      	mov	r1, r3
 800e86c:	6878      	ldr	r0, [r7, #4]
 800e86e:	f000 f929 	bl	800eac4 <USBH_ParseDevDesc>
 800e872:	4603      	mov	r3, r0
 800e874:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e876:	7bfb      	ldrb	r3, [r7, #15]
}
 800e878:	4618      	mov	r0, r3
 800e87a:	3710      	adds	r7, #16
 800e87c:	46bd      	mov	sp, r7
 800e87e:	bd80      	pop	{r7, pc}

0800e880 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b086      	sub	sp, #24
 800e884:	af02      	add	r7, sp, #8
 800e886:	6078      	str	r0, [r7, #4]
 800e888:	460b      	mov	r3, r1
 800e88a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	331c      	adds	r3, #28
 800e890:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800e892:	887b      	ldrh	r3, [r7, #2]
 800e894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e898:	d901      	bls.n	800e89e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800e89a:	2303      	movs	r3, #3
 800e89c:	e016      	b.n	800e8cc <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800e89e:	887b      	ldrh	r3, [r7, #2]
 800e8a0:	9300      	str	r3, [sp, #0]
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e8a8:	2100      	movs	r1, #0
 800e8aa:	6878      	ldr	r0, [r7, #4]
 800e8ac:	f000 f846 	bl	800e93c <USBH_GetDescriptor>
 800e8b0:	4603      	mov	r3, r0
 800e8b2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800e8b4:	7bfb      	ldrb	r3, [r7, #15]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d107      	bne.n	800e8ca <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800e8ba:	887b      	ldrh	r3, [r7, #2]
 800e8bc:	461a      	mov	r2, r3
 800e8be:	68b9      	ldr	r1, [r7, #8]
 800e8c0:	6878      	ldr	r0, [r7, #4]
 800e8c2:	f000 f9af 	bl	800ec24 <USBH_ParseCfgDesc>
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3710      	adds	r7, #16
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}

0800e8d4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b088      	sub	sp, #32
 800e8d8:	af02      	add	r7, sp, #8
 800e8da:	60f8      	str	r0, [r7, #12]
 800e8dc:	607a      	str	r2, [r7, #4]
 800e8de:	461a      	mov	r2, r3
 800e8e0:	460b      	mov	r3, r1
 800e8e2:	72fb      	strb	r3, [r7, #11]
 800e8e4:	4613      	mov	r3, r2
 800e8e6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800e8e8:	893b      	ldrh	r3, [r7, #8]
 800e8ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8ee:	d802      	bhi.n	800e8f6 <USBH_Get_StringDesc+0x22>
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d101      	bne.n	800e8fa <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800e8f6:	2303      	movs	r3, #3
 800e8f8:	e01c      	b.n	800e934 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800e8fa:	7afb      	ldrb	r3, [r7, #11]
 800e8fc:	b29b      	uxth	r3, r3
 800e8fe:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800e902:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800e90a:	893b      	ldrh	r3, [r7, #8]
 800e90c:	9300      	str	r3, [sp, #0]
 800e90e:	460b      	mov	r3, r1
 800e910:	2100      	movs	r1, #0
 800e912:	68f8      	ldr	r0, [r7, #12]
 800e914:	f000 f812 	bl	800e93c <USBH_GetDescriptor>
 800e918:	4603      	mov	r3, r0
 800e91a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800e91c:	7dfb      	ldrb	r3, [r7, #23]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d107      	bne.n	800e932 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800e928:	893a      	ldrh	r2, [r7, #8]
 800e92a:	6879      	ldr	r1, [r7, #4]
 800e92c:	4618      	mov	r0, r3
 800e92e:	f000 fb8c 	bl	800f04a <USBH_ParseStringDesc>
  }

  return status;
 800e932:	7dfb      	ldrb	r3, [r7, #23]
}
 800e934:	4618      	mov	r0, r3
 800e936:	3718      	adds	r7, #24
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}

0800e93c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b084      	sub	sp, #16
 800e940:	af00      	add	r7, sp, #0
 800e942:	60f8      	str	r0, [r7, #12]
 800e944:	607b      	str	r3, [r7, #4]
 800e946:	460b      	mov	r3, r1
 800e948:	72fb      	strb	r3, [r7, #11]
 800e94a:	4613      	mov	r3, r2
 800e94c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	789b      	ldrb	r3, [r3, #2]
 800e952:	2b01      	cmp	r3, #1
 800e954:	d11c      	bne.n	800e990 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e956:	7afb      	ldrb	r3, [r7, #11]
 800e958:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e95c:	b2da      	uxtb	r2, r3
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	2206      	movs	r2, #6
 800e966:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	893a      	ldrh	r2, [r7, #8]
 800e96c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e96e:	893b      	ldrh	r3, [r7, #8]
 800e970:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e974:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e978:	d104      	bne.n	800e984 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	f240 4209 	movw	r2, #1033	@ 0x409
 800e980:	829a      	strh	r2, [r3, #20]
 800e982:	e002      	b.n	800e98a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	2200      	movs	r2, #0
 800e988:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	8b3a      	ldrh	r2, [r7, #24]
 800e98e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e990:	8b3b      	ldrh	r3, [r7, #24]
 800e992:	461a      	mov	r2, r3
 800e994:	6879      	ldr	r1, [r7, #4]
 800e996:	68f8      	ldr	r0, [r7, #12]
 800e998:	f000 fba4 	bl	800f0e4 <USBH_CtlReq>
 800e99c:	4603      	mov	r3, r0
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3710      	adds	r7, #16
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}

0800e9a6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e9a6:	b580      	push	{r7, lr}
 800e9a8:	b082      	sub	sp, #8
 800e9aa:	af00      	add	r7, sp, #0
 800e9ac:	6078      	str	r0, [r7, #4]
 800e9ae:	460b      	mov	r3, r1
 800e9b0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	789b      	ldrb	r3, [r3, #2]
 800e9b6:	2b01      	cmp	r3, #1
 800e9b8:	d10f      	bne.n	800e9da <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2205      	movs	r2, #5
 800e9c4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e9c6:	78fb      	ldrb	r3, [r7, #3]
 800e9c8:	b29a      	uxth	r2, r3
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e9da:	2200      	movs	r2, #0
 800e9dc:	2100      	movs	r1, #0
 800e9de:	6878      	ldr	r0, [r7, #4]
 800e9e0:	f000 fb80 	bl	800f0e4 <USBH_CtlReq>
 800e9e4:	4603      	mov	r3, r0
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	3708      	adds	r7, #8
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}

0800e9ee <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e9ee:	b580      	push	{r7, lr}
 800e9f0:	b082      	sub	sp, #8
 800e9f2:	af00      	add	r7, sp, #0
 800e9f4:	6078      	str	r0, [r7, #4]
 800e9f6:	460b      	mov	r3, r1
 800e9f8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	789b      	ldrb	r3, [r3, #2]
 800e9fe:	2b01      	cmp	r3, #1
 800ea00:	d10e      	bne.n	800ea20 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2200      	movs	r2, #0
 800ea06:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	2209      	movs	r2, #9
 800ea0c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	887a      	ldrh	r2, [r7, #2]
 800ea12:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2200      	movs	r2, #0
 800ea18:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ea20:	2200      	movs	r2, #0
 800ea22:	2100      	movs	r1, #0
 800ea24:	6878      	ldr	r0, [r7, #4]
 800ea26:	f000 fb5d 	bl	800f0e4 <USBH_CtlReq>
 800ea2a:	4603      	mov	r3, r0
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	3708      	adds	r7, #8
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bd80      	pop	{r7, pc}

0800ea34 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b082      	sub	sp, #8
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
 800ea3c:	460b      	mov	r3, r1
 800ea3e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	789b      	ldrb	r3, [r3, #2]
 800ea44:	2b01      	cmp	r3, #1
 800ea46:	d10f      	bne.n	800ea68 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	2203      	movs	r2, #3
 800ea52:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ea54:	78fb      	ldrb	r3, [r7, #3]
 800ea56:	b29a      	uxth	r2, r3
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2200      	movs	r2, #0
 800ea60:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ea68:	2200      	movs	r2, #0
 800ea6a:	2100      	movs	r1, #0
 800ea6c:	6878      	ldr	r0, [r7, #4]
 800ea6e:	f000 fb39 	bl	800f0e4 <USBH_CtlReq>
 800ea72:	4603      	mov	r3, r0
}
 800ea74:	4618      	mov	r0, r3
 800ea76:	3708      	adds	r7, #8
 800ea78:	46bd      	mov	sp, r7
 800ea7a:	bd80      	pop	{r7, pc}

0800ea7c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b082      	sub	sp, #8
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
 800ea84:	460b      	mov	r3, r1
 800ea86:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	789b      	ldrb	r3, [r3, #2]
 800ea8c:	2b01      	cmp	r3, #1
 800ea8e:	d10f      	bne.n	800eab0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2202      	movs	r2, #2
 800ea94:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2201      	movs	r2, #1
 800ea9a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800eaa2:	78fb      	ldrb	r3, [r7, #3]
 800eaa4:	b29a      	uxth	r2, r3
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2200      	movs	r2, #0
 800eaae:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800eab0:	2200      	movs	r2, #0
 800eab2:	2100      	movs	r1, #0
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f000 fb15 	bl	800f0e4 <USBH_CtlReq>
 800eaba:	4603      	mov	r3, r0
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	3708      	adds	r7, #8
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bd80      	pop	{r7, pc}

0800eac4 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800eac4:	b480      	push	{r7}
 800eac6:	b087      	sub	sp, #28
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	60f8      	str	r0, [r7, #12]
 800eacc:	60b9      	str	r1, [r7, #8]
 800eace:	4613      	mov	r3, r2
 800ead0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800ead8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800eada:	2300      	movs	r3, #0
 800eadc:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d101      	bne.n	800eae8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800eae4:	2302      	movs	r3, #2
 800eae6:	e094      	b.n	800ec12 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800eae8:	68bb      	ldr	r3, [r7, #8]
 800eaea:	781a      	ldrb	r2, [r3, #0]
 800eaec:	693b      	ldr	r3, [r7, #16]
 800eaee:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	785a      	ldrb	r2, [r3, #1]
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	3302      	adds	r3, #2
 800eafc:	781b      	ldrb	r3, [r3, #0]
 800eafe:	461a      	mov	r2, r3
 800eb00:	68bb      	ldr	r3, [r7, #8]
 800eb02:	3303      	adds	r3, #3
 800eb04:	781b      	ldrb	r3, [r3, #0]
 800eb06:	021b      	lsls	r3, r3, #8
 800eb08:	b29b      	uxth	r3, r3
 800eb0a:	4313      	orrs	r3, r2
 800eb0c:	b29a      	uxth	r2, r3
 800eb0e:	693b      	ldr	r3, [r7, #16]
 800eb10:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800eb12:	68bb      	ldr	r3, [r7, #8]
 800eb14:	791a      	ldrb	r2, [r3, #4]
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800eb1a:	68bb      	ldr	r3, [r7, #8]
 800eb1c:	795a      	ldrb	r2, [r3, #5]
 800eb1e:	693b      	ldr	r3, [r7, #16]
 800eb20:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800eb22:	68bb      	ldr	r3, [r7, #8]
 800eb24:	799a      	ldrb	r2, [r3, #6]
 800eb26:	693b      	ldr	r3, [r7, #16]
 800eb28:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800eb2a:	68bb      	ldr	r3, [r7, #8]
 800eb2c:	79da      	ldrb	r2, [r3, #7]
 800eb2e:	693b      	ldr	r3, [r7, #16]
 800eb30:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d004      	beq.n	800eb46 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800eb42:	2b01      	cmp	r3, #1
 800eb44:	d11b      	bne.n	800eb7e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	79db      	ldrb	r3, [r3, #7]
 800eb4a:	2b20      	cmp	r3, #32
 800eb4c:	dc0f      	bgt.n	800eb6e <USBH_ParseDevDesc+0xaa>
 800eb4e:	2b08      	cmp	r3, #8
 800eb50:	db0f      	blt.n	800eb72 <USBH_ParseDevDesc+0xae>
 800eb52:	3b08      	subs	r3, #8
 800eb54:	4a32      	ldr	r2, [pc, #200]	@ (800ec20 <USBH_ParseDevDesc+0x15c>)
 800eb56:	fa22 f303 	lsr.w	r3, r2, r3
 800eb5a:	f003 0301 	and.w	r3, r3, #1
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	bf14      	ite	ne
 800eb62:	2301      	movne	r3, #1
 800eb64:	2300      	moveq	r3, #0
 800eb66:	b2db      	uxtb	r3, r3
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d106      	bne.n	800eb7a <USBH_ParseDevDesc+0xb6>
 800eb6c:	e001      	b.n	800eb72 <USBH_ParseDevDesc+0xae>
 800eb6e:	2b40      	cmp	r3, #64	@ 0x40
 800eb70:	d003      	beq.n	800eb7a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800eb72:	693b      	ldr	r3, [r7, #16]
 800eb74:	2208      	movs	r2, #8
 800eb76:	71da      	strb	r2, [r3, #7]
        break;
 800eb78:	e000      	b.n	800eb7c <USBH_ParseDevDesc+0xb8>
        break;
 800eb7a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800eb7c:	e00e      	b.n	800eb9c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800eb84:	2b02      	cmp	r3, #2
 800eb86:	d107      	bne.n	800eb98 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	79db      	ldrb	r3, [r3, #7]
 800eb8c:	2b08      	cmp	r3, #8
 800eb8e:	d005      	beq.n	800eb9c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800eb90:	693b      	ldr	r3, [r7, #16]
 800eb92:	2208      	movs	r2, #8
 800eb94:	71da      	strb	r2, [r3, #7]
 800eb96:	e001      	b.n	800eb9c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800eb98:	2303      	movs	r3, #3
 800eb9a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800eb9c:	88fb      	ldrh	r3, [r7, #6]
 800eb9e:	2b08      	cmp	r3, #8
 800eba0:	d936      	bls.n	800ec10 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800eba2:	68bb      	ldr	r3, [r7, #8]
 800eba4:	3308      	adds	r3, #8
 800eba6:	781b      	ldrb	r3, [r3, #0]
 800eba8:	461a      	mov	r2, r3
 800ebaa:	68bb      	ldr	r3, [r7, #8]
 800ebac:	3309      	adds	r3, #9
 800ebae:	781b      	ldrb	r3, [r3, #0]
 800ebb0:	021b      	lsls	r3, r3, #8
 800ebb2:	b29b      	uxth	r3, r3
 800ebb4:	4313      	orrs	r3, r2
 800ebb6:	b29a      	uxth	r2, r3
 800ebb8:	693b      	ldr	r3, [r7, #16]
 800ebba:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	330a      	adds	r3, #10
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	461a      	mov	r2, r3
 800ebc4:	68bb      	ldr	r3, [r7, #8]
 800ebc6:	330b      	adds	r3, #11
 800ebc8:	781b      	ldrb	r3, [r3, #0]
 800ebca:	021b      	lsls	r3, r3, #8
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	4313      	orrs	r3, r2
 800ebd0:	b29a      	uxth	r2, r3
 800ebd2:	693b      	ldr	r3, [r7, #16]
 800ebd4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800ebd6:	68bb      	ldr	r3, [r7, #8]
 800ebd8:	330c      	adds	r3, #12
 800ebda:	781b      	ldrb	r3, [r3, #0]
 800ebdc:	461a      	mov	r2, r3
 800ebde:	68bb      	ldr	r3, [r7, #8]
 800ebe0:	330d      	adds	r3, #13
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	021b      	lsls	r3, r3, #8
 800ebe6:	b29b      	uxth	r3, r3
 800ebe8:	4313      	orrs	r3, r2
 800ebea:	b29a      	uxth	r2, r3
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800ebf0:	68bb      	ldr	r3, [r7, #8]
 800ebf2:	7b9a      	ldrb	r2, [r3, #14]
 800ebf4:	693b      	ldr	r3, [r7, #16]
 800ebf6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	7bda      	ldrb	r2, [r3, #15]
 800ebfc:	693b      	ldr	r3, [r7, #16]
 800ebfe:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800ec00:	68bb      	ldr	r3, [r7, #8]
 800ec02:	7c1a      	ldrb	r2, [r3, #16]
 800ec04:	693b      	ldr	r3, [r7, #16]
 800ec06:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800ec08:	68bb      	ldr	r3, [r7, #8]
 800ec0a:	7c5a      	ldrb	r2, [r3, #17]
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800ec10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec12:	4618      	mov	r0, r3
 800ec14:	371c      	adds	r7, #28
 800ec16:	46bd      	mov	sp, r7
 800ec18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1c:	4770      	bx	lr
 800ec1e:	bf00      	nop
 800ec20:	01000101 	.word	0x01000101

0800ec24 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b08c      	sub	sp, #48	@ 0x30
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	60f8      	str	r0, [r7, #12]
 800ec2c:	60b9      	str	r1, [r7, #8]
 800ec2e:	4613      	mov	r3, r2
 800ec30:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ec38:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ec40:	2300      	movs	r3, #0
 800ec42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800ec46:	2300      	movs	r3, #0
 800ec48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800ec4c:	68bb      	ldr	r3, [r7, #8]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d101      	bne.n	800ec56 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800ec52:	2302      	movs	r3, #2
 800ec54:	e0de      	b.n	800ee14 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ec56:	68bb      	ldr	r3, [r7, #8]
 800ec58:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800ec5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec5c:	781b      	ldrb	r3, [r3, #0]
 800ec5e:	2b09      	cmp	r3, #9
 800ec60:	d002      	beq.n	800ec68 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800ec62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec64:	2209      	movs	r2, #9
 800ec66:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800ec68:	68bb      	ldr	r3, [r7, #8]
 800ec6a:	781a      	ldrb	r2, [r3, #0]
 800ec6c:	6a3b      	ldr	r3, [r7, #32]
 800ec6e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	785a      	ldrb	r2, [r3, #1]
 800ec74:	6a3b      	ldr	r3, [r7, #32]
 800ec76:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	3302      	adds	r3, #2
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	461a      	mov	r2, r3
 800ec80:	68bb      	ldr	r3, [r7, #8]
 800ec82:	3303      	adds	r3, #3
 800ec84:	781b      	ldrb	r3, [r3, #0]
 800ec86:	021b      	lsls	r3, r3, #8
 800ec88:	b29b      	uxth	r3, r3
 800ec8a:	4313      	orrs	r3, r2
 800ec8c:	b29b      	uxth	r3, r3
 800ec8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ec92:	bf28      	it	cs
 800ec94:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800ec98:	b29a      	uxth	r2, r3
 800ec9a:	6a3b      	ldr	r3, [r7, #32]
 800ec9c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800ec9e:	68bb      	ldr	r3, [r7, #8]
 800eca0:	791a      	ldrb	r2, [r3, #4]
 800eca2:	6a3b      	ldr	r3, [r7, #32]
 800eca4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800eca6:	68bb      	ldr	r3, [r7, #8]
 800eca8:	795a      	ldrb	r2, [r3, #5]
 800ecaa:	6a3b      	ldr	r3, [r7, #32]
 800ecac:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	799a      	ldrb	r2, [r3, #6]
 800ecb2:	6a3b      	ldr	r3, [r7, #32]
 800ecb4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800ecb6:	68bb      	ldr	r3, [r7, #8]
 800ecb8:	79da      	ldrb	r2, [r3, #7]
 800ecba:	6a3b      	ldr	r3, [r7, #32]
 800ecbc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800ecbe:	68bb      	ldr	r3, [r7, #8]
 800ecc0:	7a1a      	ldrb	r2, [r3, #8]
 800ecc2:	6a3b      	ldr	r3, [r7, #32]
 800ecc4:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ecc6:	88fb      	ldrh	r3, [r7, #6]
 800ecc8:	2b09      	cmp	r3, #9
 800ecca:	f240 80a1 	bls.w	800ee10 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800ecce:	2309      	movs	r3, #9
 800ecd0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ecd6:	e085      	b.n	800ede4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ecd8:	f107 0316 	add.w	r3, r7, #22
 800ecdc:	4619      	mov	r1, r3
 800ecde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ece0:	f000 f9e6 	bl	800f0b0 <USBH_GetNextDesc>
 800ece4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ece6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ece8:	785b      	ldrb	r3, [r3, #1]
 800ecea:	2b04      	cmp	r3, #4
 800ecec:	d17a      	bne.n	800ede4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ecee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	2b09      	cmp	r3, #9
 800ecf4:	d002      	beq.n	800ecfc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ecf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf8:	2209      	movs	r2, #9
 800ecfa:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800ecfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ed00:	221a      	movs	r2, #26
 800ed02:	fb02 f303 	mul.w	r3, r2, r3
 800ed06:	3308      	adds	r3, #8
 800ed08:	6a3a      	ldr	r2, [r7, #32]
 800ed0a:	4413      	add	r3, r2
 800ed0c:	3302      	adds	r3, #2
 800ed0e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ed10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ed12:	69f8      	ldr	r0, [r7, #28]
 800ed14:	f000 f882 	bl	800ee1c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ed18:	2300      	movs	r3, #0
 800ed1a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ed22:	e043      	b.n	800edac <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ed24:	f107 0316 	add.w	r3, r7, #22
 800ed28:	4619      	mov	r1, r3
 800ed2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed2c:	f000 f9c0 	bl	800f0b0 <USBH_GetNextDesc>
 800ed30:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ed32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed34:	785b      	ldrb	r3, [r3, #1]
 800ed36:	2b05      	cmp	r3, #5
 800ed38:	d138      	bne.n	800edac <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ed3a:	69fb      	ldr	r3, [r7, #28]
 800ed3c:	795b      	ldrb	r3, [r3, #5]
 800ed3e:	2b01      	cmp	r3, #1
 800ed40:	d113      	bne.n	800ed6a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ed42:	69fb      	ldr	r3, [r7, #28]
 800ed44:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800ed46:	2b02      	cmp	r3, #2
 800ed48:	d003      	beq.n	800ed52 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ed4a:	69fb      	ldr	r3, [r7, #28]
 800ed4c:	799b      	ldrb	r3, [r3, #6]
 800ed4e:	2b03      	cmp	r3, #3
 800ed50:	d10b      	bne.n	800ed6a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ed52:	69fb      	ldr	r3, [r7, #28]
 800ed54:	79db      	ldrb	r3, [r3, #7]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d10b      	bne.n	800ed72 <USBH_ParseCfgDesc+0x14e>
 800ed5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	2b09      	cmp	r3, #9
 800ed60:	d007      	beq.n	800ed72 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ed62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed64:	2209      	movs	r2, #9
 800ed66:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ed68:	e003      	b.n	800ed72 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800ed6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed6c:	2207      	movs	r2, #7
 800ed6e:	701a      	strb	r2, [r3, #0]
 800ed70:	e000      	b.n	800ed74 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ed72:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ed74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ed78:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ed7c:	3201      	adds	r2, #1
 800ed7e:	00d2      	lsls	r2, r2, #3
 800ed80:	211a      	movs	r1, #26
 800ed82:	fb01 f303 	mul.w	r3, r1, r3
 800ed86:	4413      	add	r3, r2
 800ed88:	3308      	adds	r3, #8
 800ed8a:	6a3a      	ldr	r2, [r7, #32]
 800ed8c:	4413      	add	r3, r2
 800ed8e:	3304      	adds	r3, #4
 800ed90:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ed92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ed94:	69b9      	ldr	r1, [r7, #24]
 800ed96:	68f8      	ldr	r0, [r7, #12]
 800ed98:	f000 f86f 	bl	800ee7a <USBH_ParseEPDesc>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800eda2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eda6:	3301      	adds	r3, #1
 800eda8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800edac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800edb0:	2b01      	cmp	r3, #1
 800edb2:	d80a      	bhi.n	800edca <USBH_ParseCfgDesc+0x1a6>
 800edb4:	69fb      	ldr	r3, [r7, #28]
 800edb6:	791b      	ldrb	r3, [r3, #4]
 800edb8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d204      	bcs.n	800edca <USBH_ParseCfgDesc+0x1a6>
 800edc0:	6a3b      	ldr	r3, [r7, #32]
 800edc2:	885a      	ldrh	r2, [r3, #2]
 800edc4:	8afb      	ldrh	r3, [r7, #22]
 800edc6:	429a      	cmp	r2, r3
 800edc8:	d8ac      	bhi.n	800ed24 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800edca:	69fb      	ldr	r3, [r7, #28]
 800edcc:	791b      	ldrb	r3, [r3, #4]
 800edce:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800edd2:	429a      	cmp	r2, r3
 800edd4:	d201      	bcs.n	800edda <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800edd6:	2303      	movs	r3, #3
 800edd8:	e01c      	b.n	800ee14 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800edda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800edde:	3301      	adds	r3, #1
 800ede0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ede4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ede8:	2b01      	cmp	r3, #1
 800edea:	d805      	bhi.n	800edf8 <USBH_ParseCfgDesc+0x1d4>
 800edec:	6a3b      	ldr	r3, [r7, #32]
 800edee:	885a      	ldrh	r2, [r3, #2]
 800edf0:	8afb      	ldrh	r3, [r7, #22]
 800edf2:	429a      	cmp	r2, r3
 800edf4:	f63f af70 	bhi.w	800ecd8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800edf8:	6a3b      	ldr	r3, [r7, #32]
 800edfa:	791b      	ldrb	r3, [r3, #4]
 800edfc:	2b02      	cmp	r3, #2
 800edfe:	bf28      	it	cs
 800ee00:	2302      	movcs	r3, #2
 800ee02:	b2db      	uxtb	r3, r3
 800ee04:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d201      	bcs.n	800ee10 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800ee0c:	2303      	movs	r3, #3
 800ee0e:	e001      	b.n	800ee14 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800ee10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ee14:	4618      	mov	r0, r3
 800ee16:	3730      	adds	r7, #48	@ 0x30
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	bd80      	pop	{r7, pc}

0800ee1c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800ee1c:	b480      	push	{r7}
 800ee1e:	b083      	sub	sp, #12
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
 800ee24:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	781a      	ldrb	r2, [r3, #0]
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	785a      	ldrb	r2, [r3, #1]
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	789a      	ldrb	r2, [r3, #2]
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	78da      	ldrb	r2, [r3, #3]
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	791a      	ldrb	r2, [r3, #4]
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	795a      	ldrb	r2, [r3, #5]
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	799a      	ldrb	r2, [r3, #6]
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	79da      	ldrb	r2, [r3, #7]
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	7a1a      	ldrb	r2, [r3, #8]
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	721a      	strb	r2, [r3, #8]
}
 800ee6e:	bf00      	nop
 800ee70:	370c      	adds	r7, #12
 800ee72:	46bd      	mov	sp, r7
 800ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee78:	4770      	bx	lr

0800ee7a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800ee7a:	b480      	push	{r7}
 800ee7c:	b087      	sub	sp, #28
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	60f8      	str	r0, [r7, #12]
 800ee82:	60b9      	str	r1, [r7, #8]
 800ee84:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800ee86:	2300      	movs	r3, #0
 800ee88:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	781a      	ldrb	r2, [r3, #0]
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	785a      	ldrb	r2, [r3, #1]
 800ee96:	68bb      	ldr	r3, [r7, #8]
 800ee98:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	789a      	ldrb	r2, [r3, #2]
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	78da      	ldrb	r2, [r3, #3]
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	3304      	adds	r3, #4
 800eeae:	781b      	ldrb	r3, [r3, #0]
 800eeb0:	461a      	mov	r2, r3
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	3305      	adds	r3, #5
 800eeb6:	781b      	ldrb	r3, [r3, #0]
 800eeb8:	021b      	lsls	r3, r3, #8
 800eeba:	b29b      	uxth	r3, r3
 800eebc:	4313      	orrs	r3, r2
 800eebe:	b29a      	uxth	r2, r3
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	799a      	ldrb	r2, [r3, #6]
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800eecc:	68bb      	ldr	r3, [r7, #8]
 800eece:	889b      	ldrh	r3, [r3, #4]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d009      	beq.n	800eee8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800eed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eedc:	d804      	bhi.n	800eee8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800eee2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eee6:	d901      	bls.n	800eeec <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800eee8:	2303      	movs	r3, #3
 800eeea:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d136      	bne.n	800ef64 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800eef6:	68bb      	ldr	r3, [r7, #8]
 800eef8:	78db      	ldrb	r3, [r3, #3]
 800eefa:	f003 0303 	and.w	r3, r3, #3
 800eefe:	2b02      	cmp	r3, #2
 800ef00:	d108      	bne.n	800ef14 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800ef02:	68bb      	ldr	r3, [r7, #8]
 800ef04:	889b      	ldrh	r3, [r3, #4]
 800ef06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef0a:	f240 8097 	bls.w	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ef0e:	2303      	movs	r3, #3
 800ef10:	75fb      	strb	r3, [r7, #23]
 800ef12:	e093      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	78db      	ldrb	r3, [r3, #3]
 800ef18:	f003 0303 	and.w	r3, r3, #3
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d107      	bne.n	800ef30 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	889b      	ldrh	r3, [r3, #4]
 800ef24:	2b40      	cmp	r3, #64	@ 0x40
 800ef26:	f240 8089 	bls.w	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ef2a:	2303      	movs	r3, #3
 800ef2c:	75fb      	strb	r3, [r7, #23]
 800ef2e:	e085      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	78db      	ldrb	r3, [r3, #3]
 800ef34:	f003 0303 	and.w	r3, r3, #3
 800ef38:	2b01      	cmp	r3, #1
 800ef3a:	d005      	beq.n	800ef48 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	78db      	ldrb	r3, [r3, #3]
 800ef40:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ef44:	2b03      	cmp	r3, #3
 800ef46:	d10a      	bne.n	800ef5e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	799b      	ldrb	r3, [r3, #6]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d003      	beq.n	800ef58 <USBH_ParseEPDesc+0xde>
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	799b      	ldrb	r3, [r3, #6]
 800ef54:	2b10      	cmp	r3, #16
 800ef56:	d970      	bls.n	800f03a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ef58:	2303      	movs	r3, #3
 800ef5a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ef5c:	e06d      	b.n	800f03a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ef5e:	2303      	movs	r3, #3
 800ef60:	75fb      	strb	r3, [r7, #23]
 800ef62:	e06b      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ef6a:	2b01      	cmp	r3, #1
 800ef6c:	d13c      	bne.n	800efe8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ef6e:	68bb      	ldr	r3, [r7, #8]
 800ef70:	78db      	ldrb	r3, [r3, #3]
 800ef72:	f003 0303 	and.w	r3, r3, #3
 800ef76:	2b02      	cmp	r3, #2
 800ef78:	d005      	beq.n	800ef86 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	78db      	ldrb	r3, [r3, #3]
 800ef7e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d106      	bne.n	800ef94 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	889b      	ldrh	r3, [r3, #4]
 800ef8a:	2b40      	cmp	r3, #64	@ 0x40
 800ef8c:	d956      	bls.n	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ef8e:	2303      	movs	r3, #3
 800ef90:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ef92:	e053      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	78db      	ldrb	r3, [r3, #3]
 800ef98:	f003 0303 	and.w	r3, r3, #3
 800ef9c:	2b01      	cmp	r3, #1
 800ef9e:	d10e      	bne.n	800efbe <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	799b      	ldrb	r3, [r3, #6]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d007      	beq.n	800efb8 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800efac:	2b10      	cmp	r3, #16
 800efae:	d803      	bhi.n	800efb8 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800efb0:	68bb      	ldr	r3, [r7, #8]
 800efb2:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800efb4:	2b40      	cmp	r3, #64	@ 0x40
 800efb6:	d941      	bls.n	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800efb8:	2303      	movs	r3, #3
 800efba:	75fb      	strb	r3, [r7, #23]
 800efbc:	e03e      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800efbe:	68bb      	ldr	r3, [r7, #8]
 800efc0:	78db      	ldrb	r3, [r3, #3]
 800efc2:	f003 0303 	and.w	r3, r3, #3
 800efc6:	2b03      	cmp	r3, #3
 800efc8:	d10b      	bne.n	800efe2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	799b      	ldrb	r3, [r3, #6]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d004      	beq.n	800efdc <USBH_ParseEPDesc+0x162>
 800efd2:	68bb      	ldr	r3, [r7, #8]
 800efd4:	889b      	ldrh	r3, [r3, #4]
 800efd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800efda:	d32f      	bcc.n	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800efdc:	2303      	movs	r3, #3
 800efde:	75fb      	strb	r3, [r7, #23]
 800efe0:	e02c      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800efe2:	2303      	movs	r3, #3
 800efe4:	75fb      	strb	r3, [r7, #23]
 800efe6:	e029      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800efee:	2b02      	cmp	r3, #2
 800eff0:	d120      	bne.n	800f034 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	78db      	ldrb	r3, [r3, #3]
 800eff6:	f003 0303 	and.w	r3, r3, #3
 800effa:	2b00      	cmp	r3, #0
 800effc:	d106      	bne.n	800f00c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	889b      	ldrh	r3, [r3, #4]
 800f002:	2b08      	cmp	r3, #8
 800f004:	d01a      	beq.n	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800f006:	2303      	movs	r3, #3
 800f008:	75fb      	strb	r3, [r7, #23]
 800f00a:	e017      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800f00c:	68bb      	ldr	r3, [r7, #8]
 800f00e:	78db      	ldrb	r3, [r3, #3]
 800f010:	f003 0303 	and.w	r3, r3, #3
 800f014:	2b03      	cmp	r3, #3
 800f016:	d10a      	bne.n	800f02e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800f018:	68bb      	ldr	r3, [r7, #8]
 800f01a:	799b      	ldrb	r3, [r3, #6]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d003      	beq.n	800f028 <USBH_ParseEPDesc+0x1ae>
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	889b      	ldrh	r3, [r3, #4]
 800f024:	2b08      	cmp	r3, #8
 800f026:	d909      	bls.n	800f03c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800f028:	2303      	movs	r3, #3
 800f02a:	75fb      	strb	r3, [r7, #23]
 800f02c:	e006      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800f02e:	2303      	movs	r3, #3
 800f030:	75fb      	strb	r3, [r7, #23]
 800f032:	e003      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800f034:	2303      	movs	r3, #3
 800f036:	75fb      	strb	r3, [r7, #23]
 800f038:	e000      	b.n	800f03c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800f03a:	bf00      	nop
  }

  return status;
 800f03c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f03e:	4618      	mov	r0, r3
 800f040:	371c      	adds	r7, #28
 800f042:	46bd      	mov	sp, r7
 800f044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f048:	4770      	bx	lr

0800f04a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800f04a:	b480      	push	{r7}
 800f04c:	b087      	sub	sp, #28
 800f04e:	af00      	add	r7, sp, #0
 800f050:	60f8      	str	r0, [r7, #12]
 800f052:	60b9      	str	r1, [r7, #8]
 800f054:	4613      	mov	r3, r2
 800f056:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	3301      	adds	r3, #1
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	2b03      	cmp	r3, #3
 800f060:	d120      	bne.n	800f0a4 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	781b      	ldrb	r3, [r3, #0]
 800f066:	1e9a      	subs	r2, r3, #2
 800f068:	88fb      	ldrh	r3, [r7, #6]
 800f06a:	4293      	cmp	r3, r2
 800f06c:	bf28      	it	cs
 800f06e:	4613      	movcs	r3, r2
 800f070:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	3302      	adds	r3, #2
 800f076:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800f078:	2300      	movs	r3, #0
 800f07a:	82fb      	strh	r3, [r7, #22]
 800f07c:	e00b      	b.n	800f096 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800f07e:	8afb      	ldrh	r3, [r7, #22]
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	4413      	add	r3, r2
 800f084:	781a      	ldrb	r2, [r3, #0]
 800f086:	68bb      	ldr	r3, [r7, #8]
 800f088:	701a      	strb	r2, [r3, #0]
      pdest++;
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	3301      	adds	r3, #1
 800f08e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800f090:	8afb      	ldrh	r3, [r7, #22]
 800f092:	3302      	adds	r3, #2
 800f094:	82fb      	strh	r3, [r7, #22]
 800f096:	8afa      	ldrh	r2, [r7, #22]
 800f098:	8abb      	ldrh	r3, [r7, #20]
 800f09a:	429a      	cmp	r2, r3
 800f09c:	d3ef      	bcc.n	800f07e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	701a      	strb	r2, [r3, #0]
  }
}
 800f0a4:	bf00      	nop
 800f0a6:	371c      	adds	r7, #28
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ae:	4770      	bx	lr

0800f0b0 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f0b0:	b480      	push	{r7}
 800f0b2:	b085      	sub	sp, #20
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	6078      	str	r0, [r7, #4]
 800f0b8:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	881b      	ldrh	r3, [r3, #0]
 800f0be:	687a      	ldr	r2, [r7, #4]
 800f0c0:	7812      	ldrb	r2, [r2, #0]
 800f0c2:	4413      	add	r3, r2
 800f0c4:	b29a      	uxth	r2, r3
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	781b      	ldrb	r3, [r3, #0]
 800f0ce:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	4413      	add	r3, r2
 800f0d4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f0d6:	68fb      	ldr	r3, [r7, #12]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3714      	adds	r7, #20
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e2:	4770      	bx	lr

0800f0e4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b086      	sub	sp, #24
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	60f8      	str	r0, [r7, #12]
 800f0ec:	60b9      	str	r1, [r7, #8]
 800f0ee:	4613      	mov	r3, r2
 800f0f0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800f0f2:	2301      	movs	r3, #1
 800f0f4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	789b      	ldrb	r3, [r3, #2]
 800f0fa:	2b01      	cmp	r3, #1
 800f0fc:	d002      	beq.n	800f104 <USBH_CtlReq+0x20>
 800f0fe:	2b02      	cmp	r3, #2
 800f100:	d00f      	beq.n	800f122 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800f102:	e027      	b.n	800f154 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	68ba      	ldr	r2, [r7, #8]
 800f108:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	88fa      	ldrh	r2, [r7, #6]
 800f10e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	2201      	movs	r2, #1
 800f114:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	2202      	movs	r2, #2
 800f11a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800f11c:	2301      	movs	r3, #1
 800f11e:	75fb      	strb	r3, [r7, #23]
      break;
 800f120:	e018      	b.n	800f154 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800f122:	68f8      	ldr	r0, [r7, #12]
 800f124:	f000 f81c 	bl	800f160 <USBH_HandleControl>
 800f128:	4603      	mov	r3, r0
 800f12a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800f12c:	7dfb      	ldrb	r3, [r7, #23]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d002      	beq.n	800f138 <USBH_CtlReq+0x54>
 800f132:	7dfb      	ldrb	r3, [r7, #23]
 800f134:	2b03      	cmp	r3, #3
 800f136:	d106      	bne.n	800f146 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	2201      	movs	r2, #1
 800f13c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	2200      	movs	r2, #0
 800f142:	761a      	strb	r2, [r3, #24]
      break;
 800f144:	e005      	b.n	800f152 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800f146:	7dfb      	ldrb	r3, [r7, #23]
 800f148:	2b02      	cmp	r3, #2
 800f14a:	d102      	bne.n	800f152 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	2201      	movs	r2, #1
 800f150:	709a      	strb	r2, [r3, #2]
      break;
 800f152:	bf00      	nop
  }
  return status;
 800f154:	7dfb      	ldrb	r3, [r7, #23]
}
 800f156:	4618      	mov	r0, r3
 800f158:	3718      	adds	r7, #24
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bd80      	pop	{r7, pc}
	...

0800f160 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b086      	sub	sp, #24
 800f164:	af02      	add	r7, sp, #8
 800f166:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800f168:	2301      	movs	r3, #1
 800f16a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f16c:	2300      	movs	r3, #0
 800f16e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	7e1b      	ldrb	r3, [r3, #24]
 800f174:	3b01      	subs	r3, #1
 800f176:	2b0a      	cmp	r3, #10
 800f178:	f200 8157 	bhi.w	800f42a <USBH_HandleControl+0x2ca>
 800f17c:	a201      	add	r2, pc, #4	@ (adr r2, 800f184 <USBH_HandleControl+0x24>)
 800f17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f182:	bf00      	nop
 800f184:	0800f1b1 	.word	0x0800f1b1
 800f188:	0800f1cb 	.word	0x0800f1cb
 800f18c:	0800f235 	.word	0x0800f235
 800f190:	0800f25b 	.word	0x0800f25b
 800f194:	0800f295 	.word	0x0800f295
 800f198:	0800f2bf 	.word	0x0800f2bf
 800f19c:	0800f311 	.word	0x0800f311
 800f1a0:	0800f333 	.word	0x0800f333
 800f1a4:	0800f36f 	.word	0x0800f36f
 800f1a8:	0800f395 	.word	0x0800f395
 800f1ac:	0800f3d3 	.word	0x0800f3d3
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f103 0110 	add.w	r1, r3, #16
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	795b      	ldrb	r3, [r3, #5]
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f000 f945 	bl	800f44c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2202      	movs	r2, #2
 800f1c6:	761a      	strb	r2, [r3, #24]
      break;
 800f1c8:	e13a      	b.n	800f440 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	795b      	ldrb	r3, [r3, #5]
 800f1ce:	4619      	mov	r1, r3
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f000 fccd 	bl	800fb70 <USBH_LL_GetURBState>
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800f1da:	7bbb      	ldrb	r3, [r7, #14]
 800f1dc:	2b01      	cmp	r3, #1
 800f1de:	d11e      	bne.n	800f21e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	7c1b      	ldrb	r3, [r3, #16]
 800f1e4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f1e8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	8adb      	ldrh	r3, [r3, #22]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d00a      	beq.n	800f208 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800f1f2:	7b7b      	ldrb	r3, [r7, #13]
 800f1f4:	2b80      	cmp	r3, #128	@ 0x80
 800f1f6:	d103      	bne.n	800f200 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2203      	movs	r2, #3
 800f1fc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f1fe:	e116      	b.n	800f42e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2205      	movs	r2, #5
 800f204:	761a      	strb	r2, [r3, #24]
      break;
 800f206:	e112      	b.n	800f42e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800f208:	7b7b      	ldrb	r3, [r7, #13]
 800f20a:	2b80      	cmp	r3, #128	@ 0x80
 800f20c:	d103      	bne.n	800f216 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	2209      	movs	r2, #9
 800f212:	761a      	strb	r2, [r3, #24]
      break;
 800f214:	e10b      	b.n	800f42e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	2207      	movs	r2, #7
 800f21a:	761a      	strb	r2, [r3, #24]
      break;
 800f21c:	e107      	b.n	800f42e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800f21e:	7bbb      	ldrb	r3, [r7, #14]
 800f220:	2b04      	cmp	r3, #4
 800f222:	d003      	beq.n	800f22c <USBH_HandleControl+0xcc>
 800f224:	7bbb      	ldrb	r3, [r7, #14]
 800f226:	2b02      	cmp	r3, #2
 800f228:	f040 8101 	bne.w	800f42e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	220b      	movs	r2, #11
 800f230:	761a      	strb	r2, [r3, #24]
      break;
 800f232:	e0fc      	b.n	800f42e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f23a:	b29a      	uxth	r2, r3
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	6899      	ldr	r1, [r3, #8]
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	899a      	ldrh	r2, [r3, #12]
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	791b      	ldrb	r3, [r3, #4]
 800f24c:	6878      	ldr	r0, [r7, #4]
 800f24e:	f000 f93c 	bl	800f4ca <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	2204      	movs	r2, #4
 800f256:	761a      	strb	r2, [r3, #24]
      break;
 800f258:	e0f2      	b.n	800f440 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	791b      	ldrb	r3, [r3, #4]
 800f25e:	4619      	mov	r1, r3
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f000 fc85 	bl	800fb70 <USBH_LL_GetURBState>
 800f266:	4603      	mov	r3, r0
 800f268:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800f26a:	7bbb      	ldrb	r3, [r7, #14]
 800f26c:	2b01      	cmp	r3, #1
 800f26e:	d103      	bne.n	800f278 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	2209      	movs	r2, #9
 800f274:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f276:	e0dc      	b.n	800f432 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800f278:	7bbb      	ldrb	r3, [r7, #14]
 800f27a:	2b05      	cmp	r3, #5
 800f27c:	d102      	bne.n	800f284 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800f27e:	2303      	movs	r3, #3
 800f280:	73fb      	strb	r3, [r7, #15]
      break;
 800f282:	e0d6      	b.n	800f432 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800f284:	7bbb      	ldrb	r3, [r7, #14]
 800f286:	2b04      	cmp	r3, #4
 800f288:	f040 80d3 	bne.w	800f432 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	220b      	movs	r2, #11
 800f290:	761a      	strb	r2, [r3, #24]
      break;
 800f292:	e0ce      	b.n	800f432 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	6899      	ldr	r1, [r3, #8]
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	899a      	ldrh	r2, [r3, #12]
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	795b      	ldrb	r3, [r3, #5]
 800f2a0:	2001      	movs	r0, #1
 800f2a2:	9000      	str	r0, [sp, #0]
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f000 f8eb 	bl	800f480 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f2b0:	b29a      	uxth	r2, r3
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	2206      	movs	r2, #6
 800f2ba:	761a      	strb	r2, [r3, #24]
      break;
 800f2bc:	e0c0      	b.n	800f440 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	795b      	ldrb	r3, [r3, #5]
 800f2c2:	4619      	mov	r1, r3
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f000 fc53 	bl	800fb70 <USBH_LL_GetURBState>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f2ce:	7bbb      	ldrb	r3, [r7, #14]
 800f2d0:	2b01      	cmp	r3, #1
 800f2d2:	d103      	bne.n	800f2dc <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2207      	movs	r2, #7
 800f2d8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f2da:	e0ac      	b.n	800f436 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800f2dc:	7bbb      	ldrb	r3, [r7, #14]
 800f2de:	2b05      	cmp	r3, #5
 800f2e0:	d105      	bne.n	800f2ee <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	220c      	movs	r2, #12
 800f2e6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800f2e8:	2303      	movs	r3, #3
 800f2ea:	73fb      	strb	r3, [r7, #15]
      break;
 800f2ec:	e0a3      	b.n	800f436 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f2ee:	7bbb      	ldrb	r3, [r7, #14]
 800f2f0:	2b02      	cmp	r3, #2
 800f2f2:	d103      	bne.n	800f2fc <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2205      	movs	r2, #5
 800f2f8:	761a      	strb	r2, [r3, #24]
      break;
 800f2fa:	e09c      	b.n	800f436 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800f2fc:	7bbb      	ldrb	r3, [r7, #14]
 800f2fe:	2b04      	cmp	r3, #4
 800f300:	f040 8099 	bne.w	800f436 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	220b      	movs	r2, #11
 800f308:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800f30a:	2302      	movs	r3, #2
 800f30c:	73fb      	strb	r3, [r7, #15]
      break;
 800f30e:	e092      	b.n	800f436 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	791b      	ldrb	r3, [r3, #4]
 800f314:	2200      	movs	r2, #0
 800f316:	2100      	movs	r1, #0
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f000 f8d6 	bl	800f4ca <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f324:	b29a      	uxth	r2, r3
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	2208      	movs	r2, #8
 800f32e:	761a      	strb	r2, [r3, #24]

      break;
 800f330:	e086      	b.n	800f440 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	791b      	ldrb	r3, [r3, #4]
 800f336:	4619      	mov	r1, r3
 800f338:	6878      	ldr	r0, [r7, #4]
 800f33a:	f000 fc19 	bl	800fb70 <USBH_LL_GetURBState>
 800f33e:	4603      	mov	r3, r0
 800f340:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f342:	7bbb      	ldrb	r3, [r7, #14]
 800f344:	2b01      	cmp	r3, #1
 800f346:	d105      	bne.n	800f354 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	220d      	movs	r2, #13
 800f34c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800f34e:	2300      	movs	r3, #0
 800f350:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f352:	e072      	b.n	800f43a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800f354:	7bbb      	ldrb	r3, [r7, #14]
 800f356:	2b04      	cmp	r3, #4
 800f358:	d103      	bne.n	800f362 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	220b      	movs	r2, #11
 800f35e:	761a      	strb	r2, [r3, #24]
      break;
 800f360:	e06b      	b.n	800f43a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800f362:	7bbb      	ldrb	r3, [r7, #14]
 800f364:	2b05      	cmp	r3, #5
 800f366:	d168      	bne.n	800f43a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800f368:	2303      	movs	r3, #3
 800f36a:	73fb      	strb	r3, [r7, #15]
      break;
 800f36c:	e065      	b.n	800f43a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	795b      	ldrb	r3, [r3, #5]
 800f372:	2201      	movs	r2, #1
 800f374:	9200      	str	r2, [sp, #0]
 800f376:	2200      	movs	r2, #0
 800f378:	2100      	movs	r1, #0
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f000 f880 	bl	800f480 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f386:	b29a      	uxth	r2, r3
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	220a      	movs	r2, #10
 800f390:	761a      	strb	r2, [r3, #24]
      break;
 800f392:	e055      	b.n	800f440 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	795b      	ldrb	r3, [r3, #5]
 800f398:	4619      	mov	r1, r3
 800f39a:	6878      	ldr	r0, [r7, #4]
 800f39c:	f000 fbe8 	bl	800fb70 <USBH_LL_GetURBState>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800f3a4:	7bbb      	ldrb	r3, [r7, #14]
 800f3a6:	2b01      	cmp	r3, #1
 800f3a8:	d105      	bne.n	800f3b6 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	220d      	movs	r2, #13
 800f3b2:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f3b4:	e043      	b.n	800f43e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f3b6:	7bbb      	ldrb	r3, [r7, #14]
 800f3b8:	2b02      	cmp	r3, #2
 800f3ba:	d103      	bne.n	800f3c4 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2209      	movs	r2, #9
 800f3c0:	761a      	strb	r2, [r3, #24]
      break;
 800f3c2:	e03c      	b.n	800f43e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800f3c4:	7bbb      	ldrb	r3, [r7, #14]
 800f3c6:	2b04      	cmp	r3, #4
 800f3c8:	d139      	bne.n	800f43e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	220b      	movs	r2, #11
 800f3ce:	761a      	strb	r2, [r3, #24]
      break;
 800f3d0:	e035      	b.n	800f43e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	7e5b      	ldrb	r3, [r3, #25]
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	b2da      	uxtb	r2, r3
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	765a      	strb	r2, [r3, #25]
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	7e5b      	ldrb	r3, [r3, #25]
 800f3e2:	2b02      	cmp	r3, #2
 800f3e4:	d806      	bhi.n	800f3f4 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	2201      	movs	r2, #1
 800f3ea:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	2201      	movs	r2, #1
 800f3f0:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800f3f2:	e025      	b.n	800f440 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800f3fa:	2106      	movs	r1, #6
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2200      	movs	r2, #0
 800f404:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	795b      	ldrb	r3, [r3, #5]
 800f40a:	4619      	mov	r1, r3
 800f40c:	6878      	ldr	r0, [r7, #4]
 800f40e:	f000 f90d 	bl	800f62c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	791b      	ldrb	r3, [r3, #4]
 800f416:	4619      	mov	r1, r3
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f000 f907 	bl	800f62c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	2200      	movs	r2, #0
 800f422:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800f424:	2302      	movs	r3, #2
 800f426:	73fb      	strb	r3, [r7, #15]
      break;
 800f428:	e00a      	b.n	800f440 <USBH_HandleControl+0x2e0>

    default:
      break;
 800f42a:	bf00      	nop
 800f42c:	e008      	b.n	800f440 <USBH_HandleControl+0x2e0>
      break;
 800f42e:	bf00      	nop
 800f430:	e006      	b.n	800f440 <USBH_HandleControl+0x2e0>
      break;
 800f432:	bf00      	nop
 800f434:	e004      	b.n	800f440 <USBH_HandleControl+0x2e0>
      break;
 800f436:	bf00      	nop
 800f438:	e002      	b.n	800f440 <USBH_HandleControl+0x2e0>
      break;
 800f43a:	bf00      	nop
 800f43c:	e000      	b.n	800f440 <USBH_HandleControl+0x2e0>
      break;
 800f43e:	bf00      	nop
  }

  return status;
 800f440:	7bfb      	ldrb	r3, [r7, #15]
}
 800f442:	4618      	mov	r0, r3
 800f444:	3710      	adds	r7, #16
 800f446:	46bd      	mov	sp, r7
 800f448:	bd80      	pop	{r7, pc}
 800f44a:	bf00      	nop

0800f44c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b088      	sub	sp, #32
 800f450:	af04      	add	r7, sp, #16
 800f452:	60f8      	str	r0, [r7, #12]
 800f454:	60b9      	str	r1, [r7, #8]
 800f456:	4613      	mov	r3, r2
 800f458:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f45a:	79f9      	ldrb	r1, [r7, #7]
 800f45c:	2300      	movs	r3, #0
 800f45e:	9303      	str	r3, [sp, #12]
 800f460:	2308      	movs	r3, #8
 800f462:	9302      	str	r3, [sp, #8]
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	9301      	str	r3, [sp, #4]
 800f468:	2300      	movs	r3, #0
 800f46a:	9300      	str	r3, [sp, #0]
 800f46c:	2300      	movs	r3, #0
 800f46e:	2200      	movs	r2, #0
 800f470:	68f8      	ldr	r0, [r7, #12]
 800f472:	f000 fb4c 	bl	800fb0e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800f476:	2300      	movs	r3, #0
}
 800f478:	4618      	mov	r0, r3
 800f47a:	3710      	adds	r7, #16
 800f47c:	46bd      	mov	sp, r7
 800f47e:	bd80      	pop	{r7, pc}

0800f480 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b088      	sub	sp, #32
 800f484:	af04      	add	r7, sp, #16
 800f486:	60f8      	str	r0, [r7, #12]
 800f488:	60b9      	str	r1, [r7, #8]
 800f48a:	4611      	mov	r1, r2
 800f48c:	461a      	mov	r2, r3
 800f48e:	460b      	mov	r3, r1
 800f490:	80fb      	strh	r3, [r7, #6]
 800f492:	4613      	mov	r3, r2
 800f494:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d001      	beq.n	800f4a4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f4a4:	7979      	ldrb	r1, [r7, #5]
 800f4a6:	7e3b      	ldrb	r3, [r7, #24]
 800f4a8:	9303      	str	r3, [sp, #12]
 800f4aa:	88fb      	ldrh	r3, [r7, #6]
 800f4ac:	9302      	str	r3, [sp, #8]
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	9301      	str	r3, [sp, #4]
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	9300      	str	r3, [sp, #0]
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	68f8      	ldr	r0, [r7, #12]
 800f4bc:	f000 fb27 	bl	800fb0e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800f4c0:	2300      	movs	r3, #0
}
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	3710      	adds	r7, #16
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}

0800f4ca <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800f4ca:	b580      	push	{r7, lr}
 800f4cc:	b088      	sub	sp, #32
 800f4ce:	af04      	add	r7, sp, #16
 800f4d0:	60f8      	str	r0, [r7, #12]
 800f4d2:	60b9      	str	r1, [r7, #8]
 800f4d4:	4611      	mov	r1, r2
 800f4d6:	461a      	mov	r2, r3
 800f4d8:	460b      	mov	r3, r1
 800f4da:	80fb      	strh	r3, [r7, #6]
 800f4dc:	4613      	mov	r3, r2
 800f4de:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f4e0:	7979      	ldrb	r1, [r7, #5]
 800f4e2:	2300      	movs	r3, #0
 800f4e4:	9303      	str	r3, [sp, #12]
 800f4e6:	88fb      	ldrh	r3, [r7, #6]
 800f4e8:	9302      	str	r3, [sp, #8]
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	9301      	str	r3, [sp, #4]
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	9300      	str	r3, [sp, #0]
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	2201      	movs	r2, #1
 800f4f6:	68f8      	ldr	r0, [r7, #12]
 800f4f8:	f000 fb09 	bl	800fb0e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800f4fc:	2300      	movs	r3, #0

}
 800f4fe:	4618      	mov	r0, r3
 800f500:	3710      	adds	r7, #16
 800f502:	46bd      	mov	sp, r7
 800f504:	bd80      	pop	{r7, pc}

0800f506 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800f506:	b580      	push	{r7, lr}
 800f508:	b088      	sub	sp, #32
 800f50a:	af04      	add	r7, sp, #16
 800f50c:	60f8      	str	r0, [r7, #12]
 800f50e:	60b9      	str	r1, [r7, #8]
 800f510:	4611      	mov	r1, r2
 800f512:	461a      	mov	r2, r3
 800f514:	460b      	mov	r3, r1
 800f516:	80fb      	strh	r3, [r7, #6]
 800f518:	4613      	mov	r3, r2
 800f51a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f522:	2b00      	cmp	r3, #0
 800f524:	d001      	beq.n	800f52a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800f526:	2300      	movs	r3, #0
 800f528:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f52a:	7979      	ldrb	r1, [r7, #5]
 800f52c:	7e3b      	ldrb	r3, [r7, #24]
 800f52e:	9303      	str	r3, [sp, #12]
 800f530:	88fb      	ldrh	r3, [r7, #6]
 800f532:	9302      	str	r3, [sp, #8]
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	9301      	str	r3, [sp, #4]
 800f538:	2301      	movs	r3, #1
 800f53a:	9300      	str	r3, [sp, #0]
 800f53c:	2302      	movs	r3, #2
 800f53e:	2200      	movs	r2, #0
 800f540:	68f8      	ldr	r0, [r7, #12]
 800f542:	f000 fae4 	bl	800fb0e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800f546:	2300      	movs	r3, #0
}
 800f548:	4618      	mov	r0, r3
 800f54a:	3710      	adds	r7, #16
 800f54c:	46bd      	mov	sp, r7
 800f54e:	bd80      	pop	{r7, pc}

0800f550 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b088      	sub	sp, #32
 800f554:	af04      	add	r7, sp, #16
 800f556:	60f8      	str	r0, [r7, #12]
 800f558:	60b9      	str	r1, [r7, #8]
 800f55a:	4611      	mov	r1, r2
 800f55c:	461a      	mov	r2, r3
 800f55e:	460b      	mov	r3, r1
 800f560:	80fb      	strh	r3, [r7, #6]
 800f562:	4613      	mov	r3, r2
 800f564:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f566:	7979      	ldrb	r1, [r7, #5]
 800f568:	2300      	movs	r3, #0
 800f56a:	9303      	str	r3, [sp, #12]
 800f56c:	88fb      	ldrh	r3, [r7, #6]
 800f56e:	9302      	str	r3, [sp, #8]
 800f570:	68bb      	ldr	r3, [r7, #8]
 800f572:	9301      	str	r3, [sp, #4]
 800f574:	2301      	movs	r3, #1
 800f576:	9300      	str	r3, [sp, #0]
 800f578:	2302      	movs	r3, #2
 800f57a:	2201      	movs	r2, #1
 800f57c:	68f8      	ldr	r0, [r7, #12]
 800f57e:	f000 fac6 	bl	800fb0e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800f582:	2300      	movs	r3, #0
}
 800f584:	4618      	mov	r0, r3
 800f586:	3710      	adds	r7, #16
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}

0800f58c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b086      	sub	sp, #24
 800f590:	af04      	add	r7, sp, #16
 800f592:	6078      	str	r0, [r7, #4]
 800f594:	4608      	mov	r0, r1
 800f596:	4611      	mov	r1, r2
 800f598:	461a      	mov	r2, r3
 800f59a:	4603      	mov	r3, r0
 800f59c:	70fb      	strb	r3, [r7, #3]
 800f59e:	460b      	mov	r3, r1
 800f5a0:	70bb      	strb	r3, [r7, #2]
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f5a6:	7878      	ldrb	r0, [r7, #1]
 800f5a8:	78ba      	ldrb	r2, [r7, #2]
 800f5aa:	78f9      	ldrb	r1, [r7, #3]
 800f5ac:	8b3b      	ldrh	r3, [r7, #24]
 800f5ae:	9302      	str	r3, [sp, #8]
 800f5b0:	7d3b      	ldrb	r3, [r7, #20]
 800f5b2:	9301      	str	r3, [sp, #4]
 800f5b4:	7c3b      	ldrb	r3, [r7, #16]
 800f5b6:	9300      	str	r3, [sp, #0]
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f000 fa59 	bl	800fa72 <USBH_LL_OpenPipe>

  return USBH_OK;
 800f5c0:	2300      	movs	r3, #0
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3708      	adds	r7, #8
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}

0800f5ca <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f5ca:	b580      	push	{r7, lr}
 800f5cc:	b082      	sub	sp, #8
 800f5ce:	af00      	add	r7, sp, #0
 800f5d0:	6078      	str	r0, [r7, #4]
 800f5d2:	460b      	mov	r3, r1
 800f5d4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800f5d6:	78fb      	ldrb	r3, [r7, #3]
 800f5d8:	4619      	mov	r1, r3
 800f5da:	6878      	ldr	r0, [r7, #4]
 800f5dc:	f000 fa78 	bl	800fad0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800f5e0:	2300      	movs	r3, #0
}
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	3708      	adds	r7, #8
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}

0800f5ea <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f5ea:	b580      	push	{r7, lr}
 800f5ec:	b084      	sub	sp, #16
 800f5ee:	af00      	add	r7, sp, #0
 800f5f0:	6078      	str	r0, [r7, #4]
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	f000 f836 	bl	800f668 <USBH_GetFreePipe>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f600:	89fb      	ldrh	r3, [r7, #14]
 800f602:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f606:	4293      	cmp	r3, r2
 800f608:	d00a      	beq.n	800f620 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800f60a:	78fa      	ldrb	r2, [r7, #3]
 800f60c:	89fb      	ldrh	r3, [r7, #14]
 800f60e:	f003 030f 	and.w	r3, r3, #15
 800f612:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f616:	6879      	ldr	r1, [r7, #4]
 800f618:	33e0      	adds	r3, #224	@ 0xe0
 800f61a:	009b      	lsls	r3, r3, #2
 800f61c:	440b      	add	r3, r1
 800f61e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f620:	89fb      	ldrh	r3, [r7, #14]
 800f622:	b2db      	uxtb	r3, r3
}
 800f624:	4618      	mov	r0, r3
 800f626:	3710      	adds	r7, #16
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f62c:	b480      	push	{r7}
 800f62e:	b083      	sub	sp, #12
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
 800f634:	460b      	mov	r3, r1
 800f636:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800f638:	78fb      	ldrb	r3, [r7, #3]
 800f63a:	2b0f      	cmp	r3, #15
 800f63c:	d80d      	bhi.n	800f65a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f63e:	78fb      	ldrb	r3, [r7, #3]
 800f640:	687a      	ldr	r2, [r7, #4]
 800f642:	33e0      	adds	r3, #224	@ 0xe0
 800f644:	009b      	lsls	r3, r3, #2
 800f646:	4413      	add	r3, r2
 800f648:	685a      	ldr	r2, [r3, #4]
 800f64a:	78fb      	ldrb	r3, [r7, #3]
 800f64c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f650:	6879      	ldr	r1, [r7, #4]
 800f652:	33e0      	adds	r3, #224	@ 0xe0
 800f654:	009b      	lsls	r3, r3, #2
 800f656:	440b      	add	r3, r1
 800f658:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f65a:	2300      	movs	r3, #0
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	370c      	adds	r7, #12
 800f660:	46bd      	mov	sp, r7
 800f662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f666:	4770      	bx	lr

0800f668 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f668:	b480      	push	{r7}
 800f66a:	b085      	sub	sp, #20
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f670:	2300      	movs	r3, #0
 800f672:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800f674:	2300      	movs	r3, #0
 800f676:	73fb      	strb	r3, [r7, #15]
 800f678:	e00f      	b.n	800f69a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f67a:	7bfb      	ldrb	r3, [r7, #15]
 800f67c:	687a      	ldr	r2, [r7, #4]
 800f67e:	33e0      	adds	r3, #224	@ 0xe0
 800f680:	009b      	lsls	r3, r3, #2
 800f682:	4413      	add	r3, r2
 800f684:	685b      	ldr	r3, [r3, #4]
 800f686:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d102      	bne.n	800f694 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f68e:	7bfb      	ldrb	r3, [r7, #15]
 800f690:	b29b      	uxth	r3, r3
 800f692:	e007      	b.n	800f6a4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800f694:	7bfb      	ldrb	r3, [r7, #15]
 800f696:	3301      	adds	r3, #1
 800f698:	73fb      	strb	r3, [r7, #15]
 800f69a:	7bfb      	ldrb	r3, [r7, #15]
 800f69c:	2b0f      	cmp	r3, #15
 800f69e:	d9ec      	bls.n	800f67a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f6a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	3714      	adds	r7, #20
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ae:	4770      	bx	lr

0800f6b0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800f6b4:	2200      	movs	r2, #0
 800f6b6:	490e      	ldr	r1, [pc, #56]	@ (800f6f0 <MX_USB_HOST_Init+0x40>)
 800f6b8:	480e      	ldr	r0, [pc, #56]	@ (800f6f4 <MX_USB_HOST_Init+0x44>)
 800f6ba:	f7fe fb0f 	bl	800dcdc <USBH_Init>
 800f6be:	4603      	mov	r3, r0
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d001      	beq.n	800f6c8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f6c4:	f7f2 ff78 	bl	80025b8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800f6c8:	490b      	ldr	r1, [pc, #44]	@ (800f6f8 <MX_USB_HOST_Init+0x48>)
 800f6ca:	480a      	ldr	r0, [pc, #40]	@ (800f6f4 <MX_USB_HOST_Init+0x44>)
 800f6cc:	f7fe fbb1 	bl	800de32 <USBH_RegisterClass>
 800f6d0:	4603      	mov	r3, r0
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d001      	beq.n	800f6da <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f6d6:	f7f2 ff6f 	bl	80025b8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800f6da:	4806      	ldr	r0, [pc, #24]	@ (800f6f4 <MX_USB_HOST_Init+0x44>)
 800f6dc:	f7fe fc35 	bl	800df4a <USBH_Start>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d001      	beq.n	800f6ea <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f6e6:	f7f2 ff67 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f6ea:	bf00      	nop
 800f6ec:	bd80      	pop	{r7, pc}
 800f6ee:	bf00      	nop
 800f6f0:	0800f711 	.word	0x0800f711
 800f6f4:	20006ae8 	.word	0x20006ae8
 800f6f8:	20000060 	.word	0x20000060

0800f6fc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 800f700:	4802      	ldr	r0, [pc, #8]	@ (800f70c <MX_USB_HOST_Process+0x10>)
 800f702:	f7fe fc33 	bl	800df6c <USBH_Process>
}
 800f706:	bf00      	nop
 800f708:	bd80      	pop	{r7, pc}
 800f70a:	bf00      	nop
 800f70c:	20006ae8 	.word	0x20006ae8

0800f710 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f710:	b480      	push	{r7}
 800f712:	b083      	sub	sp, #12
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
 800f718:	460b      	mov	r3, r1
 800f71a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f71c:	78fb      	ldrb	r3, [r7, #3]
 800f71e:	3b01      	subs	r3, #1
 800f720:	2b04      	cmp	r3, #4
 800f722:	d819      	bhi.n	800f758 <USBH_UserProcess+0x48>
 800f724:	a201      	add	r2, pc, #4	@ (adr r2, 800f72c <USBH_UserProcess+0x1c>)
 800f726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f72a:	bf00      	nop
 800f72c:	0800f759 	.word	0x0800f759
 800f730:	0800f749 	.word	0x0800f749
 800f734:	0800f759 	.word	0x0800f759
 800f738:	0800f751 	.word	0x0800f751
 800f73c:	0800f741 	.word	0x0800f741
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f740:	4b09      	ldr	r3, [pc, #36]	@ (800f768 <USBH_UserProcess+0x58>)
 800f742:	2203      	movs	r2, #3
 800f744:	701a      	strb	r2, [r3, #0]
  break;
 800f746:	e008      	b.n	800f75a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f748:	4b07      	ldr	r3, [pc, #28]	@ (800f768 <USBH_UserProcess+0x58>)
 800f74a:	2202      	movs	r2, #2
 800f74c:	701a      	strb	r2, [r3, #0]
  break;
 800f74e:	e004      	b.n	800f75a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f750:	4b05      	ldr	r3, [pc, #20]	@ (800f768 <USBH_UserProcess+0x58>)
 800f752:	2201      	movs	r2, #1
 800f754:	701a      	strb	r2, [r3, #0]
  break;
 800f756:	e000      	b.n	800f75a <USBH_UserProcess+0x4a>

  default:
  break;
 800f758:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f75a:	bf00      	nop
 800f75c:	370c      	adds	r7, #12
 800f75e:	46bd      	mov	sp, r7
 800f760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f764:	4770      	bx	lr
 800f766:	bf00      	nop
 800f768:	20006ec0 	.word	0x20006ec0

0800f76c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b08a      	sub	sp, #40	@ 0x28
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f774:	f107 0314 	add.w	r3, r7, #20
 800f778:	2200      	movs	r2, #0
 800f77a:	601a      	str	r2, [r3, #0]
 800f77c:	605a      	str	r2, [r3, #4]
 800f77e:	609a      	str	r2, [r3, #8]
 800f780:	60da      	str	r2, [r3, #12]
 800f782:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4a24      	ldr	r2, [pc, #144]	@ (800f81c <HAL_HCD_MspInit+0xb0>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d141      	bne.n	800f812 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f78e:	2300      	movs	r3, #0
 800f790:	613b      	str	r3, [r7, #16]
 800f792:	4b23      	ldr	r3, [pc, #140]	@ (800f820 <HAL_HCD_MspInit+0xb4>)
 800f794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f796:	4a22      	ldr	r2, [pc, #136]	@ (800f820 <HAL_HCD_MspInit+0xb4>)
 800f798:	f043 0302 	orr.w	r3, r3, #2
 800f79c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f79e:	4b20      	ldr	r3, [pc, #128]	@ (800f820 <HAL_HCD_MspInit+0xb4>)
 800f7a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7a2:	f003 0302 	and.w	r3, r3, #2
 800f7a6:	613b      	str	r3, [r7, #16]
 800f7a8:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800f7aa:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800f7ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f7b0:	2302      	movs	r3, #2
 800f7b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800f7bc:	230c      	movs	r3, #12
 800f7be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f7c0:	f107 0314 	add.w	r3, r7, #20
 800f7c4:	4619      	mov	r1, r3
 800f7c6:	4817      	ldr	r0, [pc, #92]	@ (800f824 <HAL_HCD_MspInit+0xb8>)
 800f7c8:	f7f3 ff48 	bl	800365c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800f7cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f7d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800f7da:	f107 0314 	add.w	r3, r7, #20
 800f7de:	4619      	mov	r1, r3
 800f7e0:	4810      	ldr	r0, [pc, #64]	@ (800f824 <HAL_HCD_MspInit+0xb8>)
 800f7e2:	f7f3 ff3b 	bl	800365c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	60fb      	str	r3, [r7, #12]
 800f7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800f820 <HAL_HCD_MspInit+0xb4>)
 800f7ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7ee:	4a0c      	ldr	r2, [pc, #48]	@ (800f820 <HAL_HCD_MspInit+0xb4>)
 800f7f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f7f4:	6313      	str	r3, [r2, #48]	@ 0x30
 800f7f6:	4b0a      	ldr	r3, [pc, #40]	@ (800f820 <HAL_HCD_MspInit+0xb4>)
 800f7f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f7fe:	60fb      	str	r3, [r7, #12]
 800f800:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800f802:	2200      	movs	r2, #0
 800f804:	2100      	movs	r1, #0
 800f806:	204d      	movs	r0, #77	@ 0x4d
 800f808:	f7f3 fb5c 	bl	8002ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800f80c:	204d      	movs	r0, #77	@ 0x4d
 800f80e:	f7f3 fb75 	bl	8002efc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800f812:	bf00      	nop
 800f814:	3728      	adds	r7, #40	@ 0x28
 800f816:	46bd      	mov	sp, r7
 800f818:	bd80      	pop	{r7, pc}
 800f81a:	bf00      	nop
 800f81c:	40040000 	.word	0x40040000
 800f820:	40023800 	.word	0x40023800
 800f824:	40020400 	.word	0x40020400

0800f828 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b082      	sub	sp, #8
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f836:	4618      	mov	r0, r3
 800f838:	f7fe ff71 	bl	800e71e <USBH_LL_IncTimer>
}
 800f83c:	bf00      	nop
 800f83e:	3708      	adds	r7, #8
 800f840:	46bd      	mov	sp, r7
 800f842:	bd80      	pop	{r7, pc}

0800f844 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b082      	sub	sp, #8
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f852:	4618      	mov	r0, r3
 800f854:	f7fe ffad 	bl	800e7b2 <USBH_LL_Connect>
}
 800f858:	bf00      	nop
 800f85a:	3708      	adds	r7, #8
 800f85c:	46bd      	mov	sp, r7
 800f85e:	bd80      	pop	{r7, pc}

0800f860 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b082      	sub	sp, #8
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f86e:	4618      	mov	r0, r3
 800f870:	f7fe ffb6 	bl	800e7e0 <USBH_LL_Disconnect>
}
 800f874:	bf00      	nop
 800f876:	3708      	adds	r7, #8
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}

0800f87c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f87c:	b480      	push	{r7}
 800f87e:	b083      	sub	sp, #12
 800f880:	af00      	add	r7, sp, #0
 800f882:	6078      	str	r0, [r7, #4]
 800f884:	460b      	mov	r3, r1
 800f886:	70fb      	strb	r3, [r7, #3]
 800f888:	4613      	mov	r3, r2
 800f88a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800f88c:	bf00      	nop
 800f88e:	370c      	adds	r7, #12
 800f890:	46bd      	mov	sp, r7
 800f892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f896:	4770      	bx	lr

0800f898 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b082      	sub	sp, #8
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	f7fe ff63 	bl	800e772 <USBH_LL_PortEnabled>
}
 800f8ac:	bf00      	nop
 800f8ae:	3708      	adds	r7, #8
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	bd80      	pop	{r7, pc}

0800f8b4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f8b4:	b580      	push	{r7, lr}
 800f8b6:	b082      	sub	sp, #8
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f7fe ff63 	bl	800e78e <USBH_LL_PortDisabled>
}
 800f8c8:	bf00      	nop
 800f8ca:	3708      	adds	r7, #8
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	bd80      	pop	{r7, pc}

0800f8d0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800f8d0:	b580      	push	{r7, lr}
 800f8d2:	b082      	sub	sp, #8
 800f8d4:	af00      	add	r7, sp, #0
 800f8d6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d132      	bne.n	800f948 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800f8e2:	4a1c      	ldr	r2, [pc, #112]	@ (800f954 <USBH_LL_Init+0x84>)
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	4a19      	ldr	r2, [pc, #100]	@ (800f954 <USBH_LL_Init+0x84>)
 800f8ee:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800f8f2:	4b18      	ldr	r3, [pc, #96]	@ (800f954 <USBH_LL_Init+0x84>)
 800f8f4:	4a18      	ldr	r2, [pc, #96]	@ (800f958 <USBH_LL_Init+0x88>)
 800f8f6:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800f8f8:	4b16      	ldr	r3, [pc, #88]	@ (800f954 <USBH_LL_Init+0x84>)
 800f8fa:	220c      	movs	r2, #12
 800f8fc:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800f8fe:	4b15      	ldr	r3, [pc, #84]	@ (800f954 <USBH_LL_Init+0x84>)
 800f900:	2201      	movs	r2, #1
 800f902:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800f904:	4b13      	ldr	r3, [pc, #76]	@ (800f954 <USBH_LL_Init+0x84>)
 800f906:	2200      	movs	r2, #0
 800f908:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800f90a:	4b12      	ldr	r3, [pc, #72]	@ (800f954 <USBH_LL_Init+0x84>)
 800f90c:	2202      	movs	r2, #2
 800f90e:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800f910:	4b10      	ldr	r3, [pc, #64]	@ (800f954 <USBH_LL_Init+0x84>)
 800f912:	2200      	movs	r2, #0
 800f914:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800f916:	4b0f      	ldr	r3, [pc, #60]	@ (800f954 <USBH_LL_Init+0x84>)
 800f918:	2200      	movs	r2, #0
 800f91a:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800f91c:	4b0d      	ldr	r3, [pc, #52]	@ (800f954 <USBH_LL_Init+0x84>)
 800f91e:	2200      	movs	r2, #0
 800f920:	739a      	strb	r2, [r3, #14]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800f922:	4b0c      	ldr	r3, [pc, #48]	@ (800f954 <USBH_LL_Init+0x84>)
 800f924:	2200      	movs	r2, #0
 800f926:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800f928:	480a      	ldr	r0, [pc, #40]	@ (800f954 <USBH_LL_Init+0x84>)
 800f92a:	f7f4 f85c 	bl	80039e6 <HAL_HCD_Init>
 800f92e:	4603      	mov	r3, r0
 800f930:	2b00      	cmp	r3, #0
 800f932:	d001      	beq.n	800f938 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800f934:	f7f2 fe40 	bl	80025b8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800f938:	4806      	ldr	r0, [pc, #24]	@ (800f954 <USBH_LL_Init+0x84>)
 800f93a:	f7f4 fcbd 	bl	80042b8 <HAL_HCD_GetCurrentFrame>
 800f93e:	4603      	mov	r3, r0
 800f940:	4619      	mov	r1, r3
 800f942:	6878      	ldr	r0, [r7, #4]
 800f944:	f7fe fedc 	bl	800e700 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800f948:	2300      	movs	r3, #0
}
 800f94a:	4618      	mov	r0, r3
 800f94c:	3708      	adds	r7, #8
 800f94e:	46bd      	mov	sp, r7
 800f950:	bd80      	pop	{r7, pc}
 800f952:	bf00      	nop
 800f954:	20006ec4 	.word	0x20006ec4
 800f958:	40040000 	.word	0x40040000

0800f95c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b084      	sub	sp, #16
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f964:	2300      	movs	r3, #0
 800f966:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f968:	2300      	movs	r3, #0
 800f96a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f972:	4618      	mov	r0, r3
 800f974:	f7f4 fc28 	bl	80041c8 <HAL_HCD_Start>
 800f978:	4603      	mov	r3, r0
 800f97a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f97c:	7bfb      	ldrb	r3, [r7, #15]
 800f97e:	4618      	mov	r0, r3
 800f980:	f000 f95e 	bl	800fc40 <USBH_Get_USB_Status>
 800f984:	4603      	mov	r3, r0
 800f986:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f988:	7bbb      	ldrb	r3, [r7, #14]
}
 800f98a:	4618      	mov	r0, r3
 800f98c:	3710      	adds	r7, #16
 800f98e:	46bd      	mov	sp, r7
 800f990:	bd80      	pop	{r7, pc}

0800f992 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f992:	b580      	push	{r7, lr}
 800f994:	b084      	sub	sp, #16
 800f996:	af00      	add	r7, sp, #0
 800f998:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f99a:	2300      	movs	r3, #0
 800f99c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f7f4 fc30 	bl	800420e <HAL_HCD_Stop>
 800f9ae:	4603      	mov	r3, r0
 800f9b0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f9b2:	7bfb      	ldrb	r3, [r7, #15]
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f000 f943 	bl	800fc40 <USBH_Get_USB_Status>
 800f9ba:	4603      	mov	r3, r0
 800f9bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f9be:	7bbb      	ldrb	r3, [r7, #14]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3710      	adds	r7, #16
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f9d0:	2301      	movs	r3, #1
 800f9d2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f7f4 fc7a 	bl	80042d4 <HAL_HCD_GetCurrentSpeed>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	2b02      	cmp	r3, #2
 800f9e4:	d00c      	beq.n	800fa00 <USBH_LL_GetSpeed+0x38>
 800f9e6:	2b02      	cmp	r3, #2
 800f9e8:	d80d      	bhi.n	800fa06 <USBH_LL_GetSpeed+0x3e>
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d002      	beq.n	800f9f4 <USBH_LL_GetSpeed+0x2c>
 800f9ee:	2b01      	cmp	r3, #1
 800f9f0:	d003      	beq.n	800f9fa <USBH_LL_GetSpeed+0x32>
 800f9f2:	e008      	b.n	800fa06 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	73fb      	strb	r3, [r7, #15]
    break;
 800f9f8:	e008      	b.n	800fa0c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	73fb      	strb	r3, [r7, #15]
    break;
 800f9fe:	e005      	b.n	800fa0c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800fa00:	2302      	movs	r3, #2
 800fa02:	73fb      	strb	r3, [r7, #15]
    break;
 800fa04:	e002      	b.n	800fa0c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800fa06:	2301      	movs	r3, #1
 800fa08:	73fb      	strb	r3, [r7, #15]
    break;
 800fa0a:	bf00      	nop
  }
  return  speed;
 800fa0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3710      	adds	r7, #16
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}

0800fa16 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800fa16:	b580      	push	{r7, lr}
 800fa18:	b084      	sub	sp, #16
 800fa1a:	af00      	add	r7, sp, #0
 800fa1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fa22:	2300      	movs	r3, #0
 800fa24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f7f4 fc0b 	bl	8004248 <HAL_HCD_ResetPort>
 800fa32:	4603      	mov	r3, r0
 800fa34:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fa36:	7bfb      	ldrb	r3, [r7, #15]
 800fa38:	4618      	mov	r0, r3
 800fa3a:	f000 f901 	bl	800fc40 <USBH_Get_USB_Status>
 800fa3e:	4603      	mov	r3, r0
 800fa40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa42:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa44:	4618      	mov	r0, r3
 800fa46:	3710      	adds	r7, #16
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	bd80      	pop	{r7, pc}

0800fa4c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b082      	sub	sp, #8
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
 800fa54:	460b      	mov	r3, r1
 800fa56:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fa5e:	78fa      	ldrb	r2, [r7, #3]
 800fa60:	4611      	mov	r1, r2
 800fa62:	4618      	mov	r0, r3
 800fa64:	f7f4 fc13 	bl	800428e <HAL_HCD_HC_GetXferCount>
 800fa68:	4603      	mov	r3, r0
}
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	3708      	adds	r7, #8
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	bd80      	pop	{r7, pc}

0800fa72 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800fa72:	b590      	push	{r4, r7, lr}
 800fa74:	b089      	sub	sp, #36	@ 0x24
 800fa76:	af04      	add	r7, sp, #16
 800fa78:	6078      	str	r0, [r7, #4]
 800fa7a:	4608      	mov	r0, r1
 800fa7c:	4611      	mov	r1, r2
 800fa7e:	461a      	mov	r2, r3
 800fa80:	4603      	mov	r3, r0
 800fa82:	70fb      	strb	r3, [r7, #3]
 800fa84:	460b      	mov	r3, r1
 800fa86:	70bb      	strb	r3, [r7, #2]
 800fa88:	4613      	mov	r3, r2
 800fa8a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fa90:	2300      	movs	r3, #0
 800fa92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800fa9a:	787c      	ldrb	r4, [r7, #1]
 800fa9c:	78ba      	ldrb	r2, [r7, #2]
 800fa9e:	78f9      	ldrb	r1, [r7, #3]
 800faa0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800faa2:	9302      	str	r3, [sp, #8]
 800faa4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800faa8:	9301      	str	r3, [sp, #4]
 800faaa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800faae:	9300      	str	r3, [sp, #0]
 800fab0:	4623      	mov	r3, r4
 800fab2:	f7f3 ffff 	bl	8003ab4 <HAL_HCD_HC_Init>
 800fab6:	4603      	mov	r3, r0
 800fab8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800faba:	7bfb      	ldrb	r3, [r7, #15]
 800fabc:	4618      	mov	r0, r3
 800fabe:	f000 f8bf 	bl	800fc40 <USBH_Get_USB_Status>
 800fac2:	4603      	mov	r3, r0
 800fac4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fac6:	7bbb      	ldrb	r3, [r7, #14]
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3714      	adds	r7, #20
 800facc:	46bd      	mov	sp, r7
 800face:	bd90      	pop	{r4, r7, pc}

0800fad0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b084      	sub	sp, #16
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
 800fad8:	460b      	mov	r3, r1
 800fada:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fadc:	2300      	movs	r3, #0
 800fade:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fae0:	2300      	movs	r3, #0
 800fae2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800faea:	78fa      	ldrb	r2, [r7, #3]
 800faec:	4611      	mov	r1, r2
 800faee:	4618      	mov	r0, r3
 800faf0:	f7f4 f898 	bl	8003c24 <HAL_HCD_HC_Halt>
 800faf4:	4603      	mov	r3, r0
 800faf6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800faf8:	7bfb      	ldrb	r3, [r7, #15]
 800fafa:	4618      	mov	r0, r3
 800fafc:	f000 f8a0 	bl	800fc40 <USBH_Get_USB_Status>
 800fb00:	4603      	mov	r3, r0
 800fb02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb04:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb06:	4618      	mov	r0, r3
 800fb08:	3710      	adds	r7, #16
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	bd80      	pop	{r7, pc}

0800fb0e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800fb0e:	b590      	push	{r4, r7, lr}
 800fb10:	b089      	sub	sp, #36	@ 0x24
 800fb12:	af04      	add	r7, sp, #16
 800fb14:	6078      	str	r0, [r7, #4]
 800fb16:	4608      	mov	r0, r1
 800fb18:	4611      	mov	r1, r2
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	70fb      	strb	r3, [r7, #3]
 800fb20:	460b      	mov	r3, r1
 800fb22:	70bb      	strb	r3, [r7, #2]
 800fb24:	4613      	mov	r3, r2
 800fb26:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb28:	2300      	movs	r3, #0
 800fb2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800fb36:	787c      	ldrb	r4, [r7, #1]
 800fb38:	78ba      	ldrb	r2, [r7, #2]
 800fb3a:	78f9      	ldrb	r1, [r7, #3]
 800fb3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800fb40:	9303      	str	r3, [sp, #12]
 800fb42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800fb44:	9302      	str	r3, [sp, #8]
 800fb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb48:	9301      	str	r3, [sp, #4]
 800fb4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fb4e:	9300      	str	r3, [sp, #0]
 800fb50:	4623      	mov	r3, r4
 800fb52:	f7f4 f88b 	bl	8003c6c <HAL_HCD_HC_SubmitRequest>
 800fb56:	4603      	mov	r3, r0
 800fb58:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800fb5a:	7bfb      	ldrb	r3, [r7, #15]
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f000 f86f 	bl	800fc40 <USBH_Get_USB_Status>
 800fb62:	4603      	mov	r3, r0
 800fb64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb66:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	3714      	adds	r7, #20
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd90      	pop	{r4, r7, pc}

0800fb70 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b082      	sub	sp, #8
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
 800fb78:	460b      	mov	r3, r1
 800fb7a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fb82:	78fa      	ldrb	r2, [r7, #3]
 800fb84:	4611      	mov	r1, r2
 800fb86:	4618      	mov	r0, r3
 800fb88:	f7f4 fb6c 	bl	8004264 <HAL_HCD_HC_GetURBState>
 800fb8c:	4603      	mov	r3, r0
}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	3708      	adds	r7, #8
 800fb92:	46bd      	mov	sp, r7
 800fb94:	bd80      	pop	{r7, pc}

0800fb96 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800fb96:	b580      	push	{r7, lr}
 800fb98:	b082      	sub	sp, #8
 800fb9a:	af00      	add	r7, sp, #0
 800fb9c:	6078      	str	r0, [r7, #4]
 800fb9e:	460b      	mov	r3, r1
 800fba0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d103      	bne.n	800fbb4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800fbac:	78fb      	ldrb	r3, [r7, #3]
 800fbae:	4618      	mov	r0, r3
 800fbb0:	f000 f872 	bl	800fc98 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800fbb4:	20c8      	movs	r0, #200	@ 0xc8
 800fbb6:	f7f3 f885 	bl	8002cc4 <HAL_Delay>
  return USBH_OK;
 800fbba:	2300      	movs	r3, #0
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	3708      	adds	r7, #8
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	bd80      	pop	{r7, pc}

0800fbc4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800fbc4:	b480      	push	{r7}
 800fbc6:	b085      	sub	sp, #20
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	6078      	str	r0, [r7, #4]
 800fbcc:	460b      	mov	r3, r1
 800fbce:	70fb      	strb	r3, [r7, #3]
 800fbd0:	4613      	mov	r3, r2
 800fbd2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fbda:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800fbdc:	78fa      	ldrb	r2, [r7, #3]
 800fbde:	68f9      	ldr	r1, [r7, #12]
 800fbe0:	4613      	mov	r3, r2
 800fbe2:	011b      	lsls	r3, r3, #4
 800fbe4:	1a9b      	subs	r3, r3, r2
 800fbe6:	009b      	lsls	r3, r3, #2
 800fbe8:	440b      	add	r3, r1
 800fbea:	3317      	adds	r3, #23
 800fbec:	781b      	ldrb	r3, [r3, #0]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d00a      	beq.n	800fc08 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800fbf2:	78fa      	ldrb	r2, [r7, #3]
 800fbf4:	68f9      	ldr	r1, [r7, #12]
 800fbf6:	4613      	mov	r3, r2
 800fbf8:	011b      	lsls	r3, r3, #4
 800fbfa:	1a9b      	subs	r3, r3, r2
 800fbfc:	009b      	lsls	r3, r3, #2
 800fbfe:	440b      	add	r3, r1
 800fc00:	333c      	adds	r3, #60	@ 0x3c
 800fc02:	78ba      	ldrb	r2, [r7, #2]
 800fc04:	701a      	strb	r2, [r3, #0]
 800fc06:	e009      	b.n	800fc1c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800fc08:	78fa      	ldrb	r2, [r7, #3]
 800fc0a:	68f9      	ldr	r1, [r7, #12]
 800fc0c:	4613      	mov	r3, r2
 800fc0e:	011b      	lsls	r3, r3, #4
 800fc10:	1a9b      	subs	r3, r3, r2
 800fc12:	009b      	lsls	r3, r3, #2
 800fc14:	440b      	add	r3, r1
 800fc16:	333d      	adds	r3, #61	@ 0x3d
 800fc18:	78ba      	ldrb	r2, [r7, #2]
 800fc1a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800fc1c:	2300      	movs	r3, #0
}
 800fc1e:	4618      	mov	r0, r3
 800fc20:	3714      	adds	r7, #20
 800fc22:	46bd      	mov	sp, r7
 800fc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc28:	4770      	bx	lr

0800fc2a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800fc2a:	b580      	push	{r7, lr}
 800fc2c:	b082      	sub	sp, #8
 800fc2e:	af00      	add	r7, sp, #0
 800fc30:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800fc32:	6878      	ldr	r0, [r7, #4]
 800fc34:	f7f3 f846 	bl	8002cc4 <HAL_Delay>
}
 800fc38:	bf00      	nop
 800fc3a:	3708      	adds	r7, #8
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}

0800fc40 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fc40:	b480      	push	{r7}
 800fc42:	b085      	sub	sp, #20
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	4603      	mov	r3, r0
 800fc48:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fc4e:	79fb      	ldrb	r3, [r7, #7]
 800fc50:	2b03      	cmp	r3, #3
 800fc52:	d817      	bhi.n	800fc84 <USBH_Get_USB_Status+0x44>
 800fc54:	a201      	add	r2, pc, #4	@ (adr r2, 800fc5c <USBH_Get_USB_Status+0x1c>)
 800fc56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc5a:	bf00      	nop
 800fc5c:	0800fc6d 	.word	0x0800fc6d
 800fc60:	0800fc73 	.word	0x0800fc73
 800fc64:	0800fc79 	.word	0x0800fc79
 800fc68:	0800fc7f 	.word	0x0800fc7f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	73fb      	strb	r3, [r7, #15]
    break;
 800fc70:	e00b      	b.n	800fc8a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800fc72:	2302      	movs	r3, #2
 800fc74:	73fb      	strb	r3, [r7, #15]
    break;
 800fc76:	e008      	b.n	800fc8a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800fc78:	2301      	movs	r3, #1
 800fc7a:	73fb      	strb	r3, [r7, #15]
    break;
 800fc7c:	e005      	b.n	800fc8a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800fc7e:	2302      	movs	r3, #2
 800fc80:	73fb      	strb	r3, [r7, #15]
    break;
 800fc82:	e002      	b.n	800fc8a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800fc84:	2302      	movs	r3, #2
 800fc86:	73fb      	strb	r3, [r7, #15]
    break;
 800fc88:	bf00      	nop
  }
  return usb_status;
 800fc8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3714      	adds	r7, #20
 800fc90:	46bd      	mov	sp, r7
 800fc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc96:	4770      	bx	lr

0800fc98 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b084      	sub	sp, #16
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	4603      	mov	r3, r0
 800fca0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800fca2:	79fb      	ldrb	r3, [r7, #7]
 800fca4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800fca6:	79fb      	ldrb	r3, [r7, #7]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d102      	bne.n	800fcb2 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800fcac:	2301      	movs	r3, #1
 800fcae:	73fb      	strb	r3, [r7, #15]
 800fcb0:	e001      	b.n	800fcb6 <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800fcb6:	7bfb      	ldrb	r3, [r7, #15]
 800fcb8:	461a      	mov	r2, r3
 800fcba:	2110      	movs	r1, #16
 800fcbc:	4803      	ldr	r0, [pc, #12]	@ (800fccc <MX_DriverVbusHS+0x34>)
 800fcbe:	f7f3 fe79 	bl	80039b4 <HAL_GPIO_WritePin>
}
 800fcc2:	bf00      	nop
 800fcc4:	3710      	adds	r7, #16
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	bd80      	pop	{r7, pc}
 800fcca:	bf00      	nop
 800fccc:	40020800 	.word	0x40020800

0800fcd0 <OS_Init>:
/*****************************************************************************/
/*! O/S Specific initialization (initializes libpciaccess)
*     \return CIFX_NO_ERROR on success                                       */
/*****************************************************************************/
int32_t OS_Init(void)
{
 800fcd0:	b480      	push	{r7}
 800fcd2:	af00      	add	r7, sp, #0
  s_fOSInitDone = 1;
 800fcd4:	4b04      	ldr	r3, [pc, #16]	@ (800fce8 <OS_Init+0x18>)
 800fcd6:	2201      	movs	r2, #1
 800fcd8:	601a      	str	r2, [r3, #0]

  return CIFX_NO_ERROR;
 800fcda:	2300      	movs	r3, #0
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	46bd      	mov	sp, r7
 800fce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce4:	4770      	bx	lr
 800fce6:	bf00      	nop
 800fce8:	200072a8 	.word	0x200072a8

0800fcec <OS_Deinit>:

/*****************************************************************************/
/*! O/S Specific de-initialization (de-initializes libpciaccess)             */
/*****************************************************************************/
void OS_Deinit(void)
{
 800fcec:	b480      	push	{r7}
 800fcee:	af00      	add	r7, sp, #0
}
 800fcf0:	bf00      	nop
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf8:	4770      	bx	lr

0800fcfa <OS_Memalloc>:
/*! Memory allocation wrapper (standard malloc)
*     \param ulSize Size of block to allocate
*     \return NULL on failure                                                */
/*****************************************************************************/
void* OS_Memalloc(uint32_t ulSize)
{
 800fcfa:	b580      	push	{r7, lr}
 800fcfc:	b082      	sub	sp, #8
 800fcfe:	af00      	add	r7, sp, #0
 800fd00:	6078      	str	r0, [r7, #4]
  return malloc(ulSize);
 800fd02:	6878      	ldr	r0, [r7, #4]
 800fd04:	f00a fd96 	bl	801a834 <malloc>
 800fd08:	4603      	mov	r3, r0
}
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	3708      	adds	r7, #8
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	bd80      	pop	{r7, pc}

0800fd12 <OS_Memfree>:
/*****************************************************************************/
/*! Memory de-allocation wrapper (standard free)
*     \param pvMem  Block to free                                            */
/*****************************************************************************/
void OS_Memfree(void* pvMem)
{
 800fd12:	b580      	push	{r7, lr}
 800fd14:	b082      	sub	sp, #8
 800fd16:	af00      	add	r7, sp, #0
 800fd18:	6078      	str	r0, [r7, #4]
  free(pvMem);
 800fd1a:	6878      	ldr	r0, [r7, #4]
 800fd1c:	f00a fd92 	bl	801a844 <free>
}
 800fd20:	bf00      	nop
 800fd22:	3708      	adds	r7, #8
 800fd24:	46bd      	mov	sp, r7
 800fd26:	bd80      	pop	{r7, pc}

0800fd28 <OS_Memrealloc>:
*     \param pvMem      Block to resize
*     \param ulNewSize  New size of the block
*     \return NULL on error                                                  */
/*****************************************************************************/
void* OS_Memrealloc(void* pvMem, uint32_t ulNewSize)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b082      	sub	sp, #8
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
 800fd30:	6039      	str	r1, [r7, #0]
  return realloc(pvMem, ulNewSize);
 800fd32:	6839      	ldr	r1, [r7, #0]
 800fd34:	6878      	ldr	r0, [r7, #4]
 800fd36:	f00a fe3b 	bl	801a9b0 <realloc>
 800fd3a:	4603      	mov	r3, r0
}
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	3708      	adds	r7, #8
 800fd40:	46bd      	mov	sp, r7
 800fd42:	bd80      	pop	{r7, pc}

0800fd44 <OS_Memset>:
*     \param pvMem   Memory to set
*     \param bFill   Fill byte
*     \param ulSize  Size of the fill block                                  */
/*****************************************************************************/
void OS_Memset(void* pvMem, uint8_t bFill, uint32_t ulSize)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b084      	sub	sp, #16
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	60f8      	str	r0, [r7, #12]
 800fd4c:	460b      	mov	r3, r1
 800fd4e:	607a      	str	r2, [r7, #4]
 800fd50:	72fb      	strb	r3, [r7, #11]
  memset(pvMem, bFill, ulSize);
 800fd52:	7afb      	ldrb	r3, [r7, #11]
 800fd54:	687a      	ldr	r2, [r7, #4]
 800fd56:	4619      	mov	r1, r3
 800fd58:	68f8      	ldr	r0, [r7, #12]
 800fd5a:	f00b fd25 	bl	801b7a8 <memset>
}
 800fd5e:	bf00      	nop
 800fd60:	3710      	adds	r7, #16
 800fd62:	46bd      	mov	sp, r7
 800fd64:	bd80      	pop	{r7, pc}

0800fd66 <OS_Memcpy>:
*     \param pvDest  Destination pointer
*     \param pvSrc   Source pointer
*     \param ulSize  Size to copy                                            */
/*****************************************************************************/
void OS_Memcpy(void* pvDest, void* pvSrc, uint32_t ulSize)
{
 800fd66:	b580      	push	{r7, lr}
 800fd68:	b084      	sub	sp, #16
 800fd6a:	af00      	add	r7, sp, #0
 800fd6c:	60f8      	str	r0, [r7, #12]
 800fd6e:	60b9      	str	r1, [r7, #8]
 800fd70:	607a      	str	r2, [r7, #4]
  memcpy(pvDest, pvSrc, ulSize);
 800fd72:	687a      	ldr	r2, [r7, #4]
 800fd74:	68b9      	ldr	r1, [r7, #8]
 800fd76:	68f8      	ldr	r0, [r7, #12]
 800fd78:	f00b fdd9 	bl	801b92e <memcpy>
}
 800fd7c:	bf00      	nop
 800fd7e:	3710      	adds	r7, #16
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bd80      	pop	{r7, pc}

0800fd84 <OS_Memcmp>:
*     \param pvBuf2  Second compare buffer
*     \param ulSize  Size to compare
*     \return 0 if blocks are equal                                          */
/*****************************************************************************/
int OS_Memcmp(void* pvBuf1, void* pvBuf2, uint32_t ulSize)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b084      	sub	sp, #16
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	60f8      	str	r0, [r7, #12]
 800fd8c:	60b9      	str	r1, [r7, #8]
 800fd8e:	607a      	str	r2, [r7, #4]
  return memcmp(pvBuf1, pvBuf2, ulSize);
 800fd90:	687a      	ldr	r2, [r7, #4]
 800fd92:	68b9      	ldr	r1, [r7, #8]
 800fd94:	68f8      	ldr	r0, [r7, #12]
 800fd96:	f00b fcdd 	bl	801b754 <memcmp>
 800fd9a:	4603      	mov	r3, r0
}
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	3710      	adds	r7, #16
 800fda0:	46bd      	mov	sp, r7
 800fda2:	bd80      	pop	{r7, pc}

0800fda4 <OS_Memmove>:
*     \param pvDest  Destination buffer
*     \param pvSrc   Source buffer
*     \param ulSize  Size to move                                            */
/*****************************************************************************/
void OS_Memmove(void* pvDest, void* pvSrc, uint32_t ulSize)
{
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b084      	sub	sp, #16
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	60f8      	str	r0, [r7, #12]
 800fdac:	60b9      	str	r1, [r7, #8]
 800fdae:	607a      	str	r2, [r7, #4]
  memmove(pvDest, pvSrc, ulSize);
 800fdb0:	687a      	ldr	r2, [r7, #4]
 800fdb2:	68b9      	ldr	r1, [r7, #8]
 800fdb4:	68f8      	ldr	r0, [r7, #12]
 800fdb6:	f00b fcdd 	bl	801b774 <memmove>
}
 800fdba:	bf00      	nop
 800fdbc:	3710      	adds	r7, #16
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	bd80      	pop	{r7, pc}

0800fdc2 <OS_ReadPCIConfig>:
/*! Read PCI configuration area of specified card
*     \param pvOSDependent OS Dependent parameter to identify card
*     \return Pointer to configuration data (passed to WritePCIConfig)       */
/*****************************************************************************/
void* OS_ReadPCIConfig(void* pvOSDependent)
{
 800fdc2:	b480      	push	{r7}
 800fdc4:	b083      	sub	sp, #12
 800fdc6:	af00      	add	r7, sp, #0
 800fdc8:	6078      	str	r0, [r7, #4]
  UNREFERENCED_PARAMETER(pvOSDependent);
  return NULL;
 800fdca:	2300      	movs	r3, #0
}
 800fdcc:	4618      	mov	r0, r3
 800fdce:	370c      	adds	r7, #12
 800fdd0:	46bd      	mov	sp, r7
 800fdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd6:	4770      	bx	lr

0800fdd8 <OS_WritePCIConfig>:
/*! Restore PCI configuration
*     \param pvOSDependent OS Dependent parameter to identify card
*     \param pvPCIConfig   Pointer returned from ReadPCIConfig               */
/*****************************************************************************/
void OS_WritePCIConfig(void* pvOSDependent, void* pvPCIConfig)
{
 800fdd8:	b480      	push	{r7}
 800fdda:	b083      	sub	sp, #12
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
 800fde0:	6039      	str	r1, [r7, #0]
  UNREFERENCED_PARAMETER(pvOSDependent);
  UNREFERENCED_PARAMETER(pvPCIConfig);
}
 800fde2:	bf00      	nop
 800fde4:	370c      	adds	r7, #12
 800fde6:	46bd      	mov	sp, r7
 800fde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdec:	4770      	bx	lr

0800fdee <OS_EnableInterrupts>:
/*****************************************************************************/
/*! Enable interrupts on the given device
*     \param pvOSDependent Pointer to internal device structure              */
/*****************************************************************************/
void OS_EnableInterrupts(void* pvOSDependent)
{
 800fdee:	b480      	push	{r7}
 800fdf0:	b083      	sub	sp, #12
 800fdf2:	af00      	add	r7, sp, #0
 800fdf4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800fdf6:	b662      	cpsie	i
}
 800fdf8:	bf00      	nop
	__enable_irq();
}
 800fdfa:	bf00      	nop
 800fdfc:	370c      	adds	r7, #12
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe04:	4770      	bx	lr

0800fe06 <OS_FileOpen>:
*     \param szFilename   File to open (including path)
*     \param pulFileSize  Returned size of the file in bytes
*     \return Handle to the file, NULL on failure                            */
/*****************************************************************************/
void* OS_FileOpen(char* szFile, uint32_t* pulFileLen)
{
 800fe06:	b480      	push	{r7}
 800fe08:	b083      	sub	sp, #12
 800fe0a:	af00      	add	r7, sp, #0
 800fe0c:	6078      	str	r0, [r7, #4]
 800fe0e:	6039      	str	r1, [r7, #0]
  UNREFERENCED_PARAMETER(szFile);
  UNREFERENCED_PARAMETER(pulFileLen);
  return NULL;
 800fe10:	2300      	movs	r3, #0
}
 800fe12:	4618      	mov	r0, r3
 800fe14:	370c      	adds	r7, #12
 800fe16:	46bd      	mov	sp, r7
 800fe18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1c:	4770      	bx	lr

0800fe1e <OS_FileRead>:
*     \param ulSize    Size to read
*     \param pvBuffer  Buffer to read data into
*     \return number of bytes read                                           */
/*****************************************************************************/
uint32_t OS_FileRead(void* pvFile, uint32_t ulOffset, uint32_t ulSize, void* pvBuffer)
{
 800fe1e:	b480      	push	{r7}
 800fe20:	b085      	sub	sp, #20
 800fe22:	af00      	add	r7, sp, #0
 800fe24:	60f8      	str	r0, [r7, #12]
 800fe26:	60b9      	str	r1, [r7, #8]
 800fe28:	607a      	str	r2, [r7, #4]
 800fe2a:	603b      	str	r3, [r7, #0]
  UNREFERENCED_PARAMETER(pvFile);
  UNREFERENCED_PARAMETER(ulOffset);
  UNREFERENCED_PARAMETER(ulSize);
  UNREFERENCED_PARAMETER(pvBuffer);
  return 0;
 800fe2c:	2300      	movs	r3, #0
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	3714      	adds	r7, #20
 800fe32:	46bd      	mov	sp, r7
 800fe34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe38:	4770      	bx	lr

0800fe3a <OS_FileClose>:
/*****************************************************************************/
/*! Close open file
*     \param pvFile    Handle to the file (acquired by OS_FileOpen)          */
/*****************************************************************************/
void OS_FileClose(void* pvFile)
{
 800fe3a:	b480      	push	{r7}
 800fe3c:	b083      	sub	sp, #12
 800fe3e:	af00      	add	r7, sp, #0
 800fe40:	6078      	str	r0, [r7, #4]
  UNREFERENCED_PARAMETER(pvFile);
}
 800fe42:	bf00      	nop
 800fe44:	370c      	adds	r7, #12
 800fe46:	46bd      	mov	sp, r7
 800fe48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4c:	4770      	bx	lr

0800fe4e <OS_GetMilliSecCounter>:
/*****************************************************************************/
/*! Get Millisecond counter value (used for timeout handling)
*     \return Counter value with a resolution of 1ms                         */
/*****************************************************************************/
uint32_t OS_GetMilliSecCounter(void)
{
 800fe4e:	b580      	push	{r7, lr}
 800fe50:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800fe52:	f7f2 ff2b 	bl	8002cac <HAL_GetTick>
 800fe56:	4603      	mov	r3, r0
}
 800fe58:	4618      	mov	r0, r3
 800fe5a:	bd80      	pop	{r7, pc}

0800fe5c <OS_Sleep>:
/*****************************************************************************/
/*! Sleep for the given time
*     \param ulSleepTimeMs Time in ms to sleep (0 will sleep for 50us)       */
/*****************************************************************************/
void OS_Sleep(uint32_t ulSleepTimeMs)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b084      	sub	sp, #16
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
	uint32_t ulStartTime   = 0;
 800fe64:	2300      	movs	r3, #0
 800fe66:	60fb      	str	r3, [r7, #12]
	uint32_t ulCurrentTime = 0;
 800fe68:	2300      	movs	r3, #0
 800fe6a:	60bb      	str	r3, [r7, #8]

	if (!s_fOSInitDone)
 800fe6c:	4b14      	ldr	r3, [pc, #80]	@ (800fec0 <OS_Sleep+0x64>)
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d021      	beq.n	800feb8 <OS_Sleep+0x5c>
		return;

	if (ulSleepTimeMs == 0)
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d107      	bne.n	800fe8a <OS_Sleep+0x2e>
	{
		if (g_pfnOSAL_Idle != NULL)
 800fe7a:	4b12      	ldr	r3, [pc, #72]	@ (800fec4 <OS_Sleep+0x68>)
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d01b      	beq.n	800feba <OS_Sleep+0x5e>
			g_pfnOSAL_Idle(); /* call idle time function, can be used by application*/
 800fe82:	4b10      	ldr	r3, [pc, #64]	@ (800fec4 <OS_Sleep+0x68>)
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	4798      	blx	r3
 800fe88:	e017      	b.n	800feba <OS_Sleep+0x5e>
	}
	else
	{
		ulStartTime = OS_GetMilliSecCounter();
 800fe8a:	f7ff ffe0 	bl	800fe4e <OS_GetMilliSecCounter>
 800fe8e:	60f8      	str	r0, [r7, #12]
		do
		{
			if (g_pfnOSAL_Idle != NULL)
 800fe90:	4b0c      	ldr	r3, [pc, #48]	@ (800fec4 <OS_Sleep+0x68>)
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d002      	beq.n	800fe9e <OS_Sleep+0x42>
				g_pfnOSAL_Idle();
 800fe98:	4b0a      	ldr	r3, [pc, #40]	@ (800fec4 <OS_Sleep+0x68>)
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	4798      	blx	r3
			HAL_Delay(1);
 800fe9e:	2001      	movs	r0, #1
 800fea0:	f7f2 ff10 	bl	8002cc4 <HAL_Delay>
			ulCurrentTime = OS_GetMilliSecCounter();
 800fea4:	f7ff ffd3 	bl	800fe4e <OS_GetMilliSecCounter>
 800fea8:	60b8      	str	r0, [r7, #8]
		}
		while ((ulCurrentTime - ulStartTime) < ulSleepTimeMs);
 800feaa:	68ba      	ldr	r2, [r7, #8]
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	1ad3      	subs	r3, r2, r3
 800feb0:	687a      	ldr	r2, [r7, #4]
 800feb2:	429a      	cmp	r2, r3
 800feb4:	d8ec      	bhi.n	800fe90 <OS_Sleep+0x34>
 800feb6:	e000      	b.n	800feba <OS_Sleep+0x5e>
		return;
 800feb8:	bf00      	nop
	}


}
 800feba:	3710      	adds	r7, #16
 800febc:	46bd      	mov	sp, r7
 800febe:	bd80      	pop	{r7, pc}
 800fec0:	200072a8 	.word	0x200072a8
 800fec4:	200072c0 	.word	0x200072c0

0800fec8 <OS_CreateLock>:
/*****************************************************************************/
/*! Create Lock (Usually same as mutex, but does not support timed waiting)
*     \return Handle to created lock                                         */
/*****************************************************************************/
void* OS_CreateLock(void)
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	af00      	add	r7, sp, #0
  return OS_CreateMutex();
 800fecc:	f000 f837 	bl	800ff3e <OS_CreateMutex>
 800fed0:	4603      	mov	r3, r0
}
 800fed2:	4618      	mov	r0, r3
 800fed4:	bd80      	pop	{r7, pc}
	...

0800fed8 <OS_EnterLock>:
/*****************************************************************************/
/*! Acquire a lock
*     \param pvLock Handle to lock                                           */
/*****************************************************************************/
void OS_EnterLock(void* pvLock)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b082      	sub	sp, #8
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(TIMx_IRQn); // disable IRQ at NVIC
 800fee0:	201d      	movs	r0, #29
 800fee2:	f7f3 f819 	bl	8002f18 <HAL_NVIC_DisableIRQ>
	s_ulIrqSemaphore++;
 800fee6:	4b04      	ldr	r3, [pc, #16]	@ (800fef8 <OS_EnterLock+0x20>)
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	3301      	adds	r3, #1
 800feec:	4a02      	ldr	r2, [pc, #8]	@ (800fef8 <OS_EnterLock+0x20>)
 800feee:	6013      	str	r3, [r2, #0]
}
 800fef0:	bf00      	nop
 800fef2:	3708      	adds	r7, #8
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}
 800fef8:	200072a4 	.word	0x200072a4

0800fefc <OS_LeaveLock>:
/*****************************************************************************/
/*! Release a lock
*     \param pvLock Handle to lock                                           */
/*****************************************************************************/
void OS_LeaveLock(void* pvLock)
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b082      	sub	sp, #8
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]
	  // Because the interupt should be disabled this is atomic
	  s_ulIrqSemaphore-=1;
 800ff04:	4b07      	ldr	r3, [pc, #28]	@ (800ff24 <OS_LeaveLock+0x28>)
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	3b01      	subs	r3, #1
 800ff0a:	4a06      	ldr	r2, [pc, #24]	@ (800ff24 <OS_LeaveLock+0x28>)
 800ff0c:	6013      	str	r3, [r2, #0]
	  if(s_ulIrqSemaphore == 0)
 800ff0e:	4b05      	ldr	r3, [pc, #20]	@ (800ff24 <OS_LeaveLock+0x28>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d102      	bne.n	800ff1c <OS_LeaveLock+0x20>
	  {
			HAL_NVIC_EnableIRQ(TIMx_IRQn); // enable IRQ at NVIC
 800ff16:	201d      	movs	r0, #29
 800ff18:	f7f2 fff0 	bl	8002efc <HAL_NVIC_EnableIRQ>
	  }
}
 800ff1c:	bf00      	nop
 800ff1e:	3708      	adds	r7, #8
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	200072a4 	.word	0x200072a4

0800ff28 <OS_DeleteLock>:
/*****************************************************************************/
/*! Delete a lock
*     \param pvLock Handle to lock                                           */
/*****************************************************************************/
void OS_DeleteLock(void* pvLock)
{
 800ff28:	b580      	push	{r7, lr}
 800ff2a:	b082      	sub	sp, #8
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	6078      	str	r0, [r7, #4]
  OS_DeleteMutex(pvLock);
 800ff30:	6878      	ldr	r0, [r7, #4]
 800ff32:	f000 f837 	bl	800ffa4 <OS_DeleteMutex>
}
 800ff36:	bf00      	nop
 800ff38:	3708      	adds	r7, #8
 800ff3a:	46bd      	mov	sp, r7
 800ff3c:	bd80      	pop	{r7, pc}

0800ff3e <OS_CreateMutex>:
/*****************************************************************************/
/*! Create mutex
*     \return Handle to new created mutex                                    */
/*****************************************************************************/
void* OS_CreateMutex(void)
{
 800ff3e:	b480      	push	{r7}
 800ff40:	af00      	add	r7, sp, #0
  return (void*)1;
 800ff42:	2301      	movs	r3, #1
}
 800ff44:	4618      	mov	r0, r3
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr
	...

0800ff50 <OS_WaitMutex>:
*     \param pvMutex   Handle to mutex
*     \param ulTimeout Timeout in ms to wait for mutex
*     \return !=0 if mutex was acquired                                      */
/*****************************************************************************/
int OS_WaitMutex(void* pvMutex, uint32_t ulTimeout)
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b082      	sub	sp, #8
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
 800ff58:	6039      	str	r1, [r7, #0]
	HAL_NVIC_DisableIRQ(TIMx_IRQn); // disable IRQ at NVIC
 800ff5a:	201d      	movs	r0, #29
 800ff5c:	f7f2 ffdc 	bl	8002f18 <HAL_NVIC_DisableIRQ>
	s_ulIrqSemaphore++;
 800ff60:	4b04      	ldr	r3, [pc, #16]	@ (800ff74 <OS_WaitMutex+0x24>)
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	3301      	adds	r3, #1
 800ff66:	4a03      	ldr	r2, [pc, #12]	@ (800ff74 <OS_WaitMutex+0x24>)
 800ff68:	6013      	str	r3, [r2, #0]

    UNREFERENCED_PARAMETER(pvMutex);
    UNREFERENCED_PARAMETER(ulTimeout);

  return 1;
 800ff6a:	2301      	movs	r3, #1
}
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	3708      	adds	r7, #8
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}
 800ff74:	200072a4 	.word	0x200072a4

0800ff78 <OS_ReleaseMutex>:
/*****************************************************************************/
/*! Release previously acquired mutex
*     \param pvMutex   Handle to mutex                                       */
/*****************************************************************************/
void OS_ReleaseMutex(void* pvMutex)
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	b082      	sub	sp, #8
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
	  s_ulIrqSemaphore-=1;
 800ff80:	4b07      	ldr	r3, [pc, #28]	@ (800ffa0 <OS_ReleaseMutex+0x28>)
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	3b01      	subs	r3, #1
 800ff86:	4a06      	ldr	r2, [pc, #24]	@ (800ffa0 <OS_ReleaseMutex+0x28>)
 800ff88:	6013      	str	r3, [r2, #0]
	  if(s_ulIrqSemaphore == 0)
 800ff8a:	4b05      	ldr	r3, [pc, #20]	@ (800ffa0 <OS_ReleaseMutex+0x28>)
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d102      	bne.n	800ff98 <OS_ReleaseMutex+0x20>
	  {
			HAL_NVIC_EnableIRQ(TIMx_IRQn); // enable IRQ at NVIC
 800ff92:	201d      	movs	r0, #29
 800ff94:	f7f2 ffb2 	bl	8002efc <HAL_NVIC_EnableIRQ>
	  }
}
 800ff98:	bf00      	nop
 800ff9a:	3708      	adds	r7, #8
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}
 800ffa0:	200072a4 	.word	0x200072a4

0800ffa4 <OS_DeleteMutex>:
/*****************************************************************************/
/*! Delete mutex
*     \param pvMutex   Handle to mutex                                       */
/*****************************************************************************/
void OS_DeleteMutex(void* pvMutex)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	b083      	sub	sp, #12
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	6078      	str	r0, [r7, #4]
  UNREFERENCED_PARAMETER(pvMutex);
}
 800ffac:	bf00      	nop
 800ffae:	370c      	adds	r7, #12
 800ffb0:	46bd      	mov	sp, r7
 800ffb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb6:	4770      	bx	lr

0800ffb8 <OS_CreateEvent>:
/*****************************************************************************/
/*! Create event
*     \return Handle to created event                                        */
/*****************************************************************************/
void* OS_CreateEvent(void)
{
 800ffb8:	b480      	push	{r7}
 800ffba:	b083      	sub	sp, #12
 800ffbc:	af00      	add	r7, sp, #0
	  uint32_t ulIndex;

	  /* first pass: search for an event entry that has never been used */
	  for (ulIndex = OSAL_MAX_EVENTS; ulIndex > 0; ulIndex--)
 800ffbe:	2310      	movs	r3, #16
 800ffc0:	607b      	str	r3, [r7, #4]
 800ffc2:	e00f      	b.n	800ffe4 <OS_CreateEvent+0x2c>
	  {
	    if (s_eOsalEvents[ulIndex] == EVENT_STATE_UNUSED)
 800ffc4:	4a19      	ldr	r2, [pc, #100]	@ (801002c <OS_CreateEvent+0x74>)
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	4413      	add	r3, r2
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	b2db      	uxtb	r3, r3
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d105      	bne.n	800ffde <OS_CreateEvent+0x26>
	    {
	      s_eOsalEvents[ulIndex] = EVENT_STATE_CLEAR;
 800ffd2:	4a16      	ldr	r2, [pc, #88]	@ (801002c <OS_CreateEvent+0x74>)
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	4413      	add	r3, r2
 800ffd8:	2201      	movs	r2, #1
 800ffda:	701a      	strb	r2, [r3, #0]
	      break;
 800ffdc:	e005      	b.n	800ffea <OS_CreateEvent+0x32>
	  for (ulIndex = OSAL_MAX_EVENTS; ulIndex > 0; ulIndex--)
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	3b01      	subs	r3, #1
 800ffe2:	607b      	str	r3, [r7, #4]
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d1ec      	bne.n	800ffc4 <OS_CreateEvent+0xc>
	    }
	  }
	  if (ulIndex == 0)
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d115      	bne.n	801001c <OS_CreateEvent+0x64>
	  { /* second pass: search for an event entry that has been used and released before */
	    for (ulIndex = OSAL_MAX_EVENTS; ulIndex > 0; ulIndex--)
 800fff0:	2310      	movs	r3, #16
 800fff2:	607b      	str	r3, [r7, #4]
 800fff4:	e00f      	b.n	8010016 <OS_CreateEvent+0x5e>
	    {
	      if (s_eOsalEvents[ulIndex] == EVENT_STATE_DELETED)
 800fff6:	4a0d      	ldr	r2, [pc, #52]	@ (801002c <OS_CreateEvent+0x74>)
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	4413      	add	r3, r2
 800fffc:	781b      	ldrb	r3, [r3, #0]
 800fffe:	b2db      	uxtb	r3, r3
 8010000:	2b03      	cmp	r3, #3
 8010002:	d105      	bne.n	8010010 <OS_CreateEvent+0x58>
	      {
	        s_eOsalEvents[ulIndex] = EVENT_STATE_CLEAR;
 8010004:	4a09      	ldr	r2, [pc, #36]	@ (801002c <OS_CreateEvent+0x74>)
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	4413      	add	r3, r2
 801000a:	2201      	movs	r2, #1
 801000c:	701a      	strb	r2, [r3, #0]
	        break;
 801000e:	e005      	b.n	801001c <OS_CreateEvent+0x64>
	    for (ulIndex = OSAL_MAX_EVENTS; ulIndex > 0; ulIndex--)
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	3b01      	subs	r3, #1
 8010014:	607b      	str	r3, [r7, #4]
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d1ec      	bne.n	800fff6 <OS_CreateEvent+0x3e>
	      }
	    }
	  }
	  return (void*)(ulIndex);
 801001c:	687b      	ldr	r3, [r7, #4]
}
 801001e:	4618      	mov	r0, r3
 8010020:	370c      	adds	r7, #12
 8010022:	46bd      	mov	sp, r7
 8010024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010028:	4770      	bx	lr
 801002a:	bf00      	nop
 801002c:	200072ac 	.word	0x200072ac

08010030 <OS_SetEvent>:
/*****************************************************************************/
/*! Signal event
*     \param pvEvent Handle to event                                         */
/*****************************************************************************/
void OS_SetEvent(void* pvEvent)
{
 8010030:	b480      	push	{r7}
 8010032:	b085      	sub	sp, #20
 8010034:	af00      	add	r7, sp, #0
 8010036:	6078      	str	r0, [r7, #4]
	  uint32_t ulIndex = (uint32_t) pvEvent;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	60fb      	str	r3, [r7, #12]

	  if (ulIndex <= OSAL_MAX_EVENTS)
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	2b10      	cmp	r3, #16
 8010040:	d80b      	bhi.n	801005a <OS_SetEvent+0x2a>
	  {
	    if (s_eOsalEvents[ulIndex] == EVENT_STATE_CLEAR)
 8010042:	4a09      	ldr	r2, [pc, #36]	@ (8010068 <OS_SetEvent+0x38>)
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	4413      	add	r3, r2
 8010048:	781b      	ldrb	r3, [r3, #0]
 801004a:	b2db      	uxtb	r3, r3
 801004c:	2b01      	cmp	r3, #1
 801004e:	d104      	bne.n	801005a <OS_SetEvent+0x2a>
	      s_eOsalEvents[ulIndex] = EVENT_STATE_SET;
 8010050:	4a05      	ldr	r2, [pc, #20]	@ (8010068 <OS_SetEvent+0x38>)
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	4413      	add	r3, r2
 8010056:	2202      	movs	r2, #2
 8010058:	701a      	strb	r2, [r3, #0]
	  }
}
 801005a:	bf00      	nop
 801005c:	3714      	adds	r7, #20
 801005e:	46bd      	mov	sp, r7
 8010060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010064:	4770      	bx	lr
 8010066:	bf00      	nop
 8010068:	200072ac 	.word	0x200072ac

0801006c <OS_DeleteEvent>:
/*****************************************************************************/
/*! Delete event
*     \param pvEvent Handle to event                                         */
/*****************************************************************************/
void OS_DeleteEvent(void* pvEvent)
{
 801006c:	b480      	push	{r7}
 801006e:	b085      	sub	sp, #20
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
	  uint32_t ulIndex = (uint32_t) pvEvent;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	60fb      	str	r3, [r7, #12]

	  if (ulIndex <= OSAL_MAX_EVENTS)
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	2b10      	cmp	r3, #16
 801007c:	d804      	bhi.n	8010088 <OS_DeleteEvent+0x1c>
	    s_eOsalEvents[ulIndex] = EVENT_STATE_DELETED;
 801007e:	4a05      	ldr	r2, [pc, #20]	@ (8010094 <OS_DeleteEvent+0x28>)
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	4413      	add	r3, r2
 8010084:	2203      	movs	r2, #3
 8010086:	701a      	strb	r2, [r3, #0]
}
 8010088:	bf00      	nop
 801008a:	3714      	adds	r7, #20
 801008c:	46bd      	mov	sp, r7
 801008e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010092:	4770      	bx	lr
 8010094:	200072ac 	.word	0x200072ac

08010098 <OS_WaitEvent>:
*     \param pvEvent   Handle to event
*     \param ulTimeout Timeout in ms to wait for event
*     \return CIFX_EVENT_SIGNALLED if event was set, CIFX_EVENT_TIMEOUT otherwise */
/*****************************************************************************/
uint32_t OS_WaitEvent(void* pvEvent, uint32_t ulTimeout)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b086      	sub	sp, #24
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
 80100a0:	6039      	str	r1, [r7, #0]
	  uint32_t    ulResult      = CIFX_NO_ERROR;
 80100a2:	2300      	movs	r3, #0
 80100a4:	617b      	str	r3, [r7, #20]
	  uint32_t    ulIndex       = (uint32_t) pvEvent;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	613b      	str	r3, [r7, #16]
	  uint32_t    ulStartTime   = 0;
 80100aa:	2300      	movs	r3, #0
 80100ac:	60fb      	str	r3, [r7, #12]
	  uint32_t    ulCurrentTime = 0;
 80100ae:	2300      	movs	r3, #0
 80100b0:	60bb      	str	r3, [r7, #8]

	  if (ulIndex > OSAL_MAX_EVENTS)
 80100b2:	693b      	ldr	r3, [r7, #16]
 80100b4:	2b10      	cmp	r3, #16
 80100b6:	d902      	bls.n	80100be <OS_WaitEvent+0x26>
	    ulResult = CIFX_INVALID_PARAMETER;
 80100b8:	4b1c      	ldr	r3, [pc, #112]	@ (801012c <OS_WaitEvent+0x94>)
 80100ba:	617b      	str	r3, [r7, #20]
 80100bc:	e030      	b.n	8010120 <OS_WaitEvent+0x88>
	  else
	  {
	    ulStartTime = OS_GetMilliSecCounter();
 80100be:	f7ff fec6 	bl	800fe4e <OS_GetMilliSecCounter>
 80100c2:	60f8      	str	r0, [r7, #12]
	    while (1)
	    {
	      if (s_eOsalEvents[ulIndex] == EVENT_STATE_SET)
 80100c4:	4a1a      	ldr	r2, [pc, #104]	@ (8010130 <OS_WaitEvent+0x98>)
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	4413      	add	r3, r2
 80100ca:	781b      	ldrb	r3, [r3, #0]
 80100cc:	b2db      	uxtb	r3, r3
 80100ce:	2b02      	cmp	r3, #2
 80100d0:	d105      	bne.n	80100de <OS_WaitEvent+0x46>
	      {
	        s_eOsalEvents[ulIndex] = EVENT_STATE_CLEAR;
 80100d2:	4a17      	ldr	r2, [pc, #92]	@ (8010130 <OS_WaitEvent+0x98>)
 80100d4:	693b      	ldr	r3, [r7, #16]
 80100d6:	4413      	add	r3, r2
 80100d8:	2201      	movs	r2, #1
 80100da:	701a      	strb	r2, [r3, #0]
	        break;
 80100dc:	e020      	b.n	8010120 <OS_WaitEvent+0x88>
	      }
	      if (s_eOsalEvents[ulIndex] < EVENT_STATE_CLEAR
 80100de:	4a14      	ldr	r2, [pc, #80]	@ (8010130 <OS_WaitEvent+0x98>)
 80100e0:	693b      	ldr	r3, [r7, #16]
 80100e2:	4413      	add	r3, r2
 80100e4:	781b      	ldrb	r3, [r3, #0]
 80100e6:	b2db      	uxtb	r3, r3
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d006      	beq.n	80100fa <OS_WaitEvent+0x62>
	      ||  s_eOsalEvents[ulIndex] > EVENT_STATE_SET)
 80100ec:	4a10      	ldr	r2, [pc, #64]	@ (8010130 <OS_WaitEvent+0x98>)
 80100ee:	693b      	ldr	r3, [r7, #16]
 80100f0:	4413      	add	r3, r2
 80100f2:	781b      	ldrb	r3, [r3, #0]
 80100f4:	b2db      	uxtb	r3, r3
 80100f6:	2b02      	cmp	r3, #2
 80100f8:	d902      	bls.n	8010100 <OS_WaitEvent+0x68>
	      {
	        ulResult = CIFX_INVALID_PARAMETER;
 80100fa:	4b0c      	ldr	r3, [pc, #48]	@ (801012c <OS_WaitEvent+0x94>)
 80100fc:	617b      	str	r3, [r7, #20]
	        break;
 80100fe:	e00f      	b.n	8010120 <OS_WaitEvent+0x88>
	      }
	      ulCurrentTime = OS_GetMilliSecCounter();
 8010100:	f7ff fea5 	bl	800fe4e <OS_GetMilliSecCounter>
 8010104:	60b8      	str	r0, [r7, #8]
	      if ((ulCurrentTime - ulStartTime) >= ulTimeout)
 8010106:	68ba      	ldr	r2, [r7, #8]
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	1ad3      	subs	r3, r2, r3
 801010c:	683a      	ldr	r2, [r7, #0]
 801010e:	429a      	cmp	r2, r3
 8010110:	d802      	bhi.n	8010118 <OS_WaitEvent+0x80>
	      {
	        ulResult = CIFX_EVENT_TIMEOUT;
 8010112:	2301      	movs	r3, #1
 8010114:	617b      	str	r3, [r7, #20]
	        break;
 8010116:	e003      	b.n	8010120 <OS_WaitEvent+0x88>
	      }
	      OS_Sleep(0);
 8010118:	2000      	movs	r0, #0
 801011a:	f7ff fe9f 	bl	800fe5c <OS_Sleep>
	      if (s_eOsalEvents[ulIndex] == EVENT_STATE_SET)
 801011e:	e7d1      	b.n	80100c4 <OS_WaitEvent+0x2c>
	    }
	  }
	  return (ulResult);
 8010120:	697b      	ldr	r3, [r7, #20]
}
 8010122:	4618      	mov	r0, r3
 8010124:	3718      	adds	r7, #24
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}
 801012a:	bf00      	nop
 801012c:	800a0005 	.word	0x800a0005
 8010130:	200072ac 	.word	0x200072ac

08010134 <OS_Strcmp>:
*     \param pszBuf1  String buffer 1
*     \param pszBuf2  String buffer 2
*     \return 0 if strings are equal                                         */
/*****************************************************************************/
int OS_Strcmp(const char* pszBuf1, const char* pszBuf2)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b082      	sub	sp, #8
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
 801013c:	6039      	str	r1, [r7, #0]
  return strcmp(pszBuf1, pszBuf2);
 801013e:	6839      	ldr	r1, [r7, #0]
 8010140:	6878      	ldr	r0, [r7, #4]
 8010142:	f7f0 f855 	bl	80001f0 <strcmp>
 8010146:	4603      	mov	r3, r0
}
 8010148:	4618      	mov	r0, r3
 801014a:	3708      	adds	r7, #8
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}

08010150 <OS_Strnicmp>:
*     \param pszBuf2  String buffer 2
*     \param ulLen    Maximum length to compare
*     \return 0 if strings are equal                                         */
/*****************************************************************************/
int OS_Strnicmp(const char* pszBuf1, const char* pszBuf2, uint32_t ulLen)
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b084      	sub	sp, #16
 8010154:	af00      	add	r7, sp, #0
 8010156:	60f8      	str	r0, [r7, #12]
 8010158:	60b9      	str	r1, [r7, #8]
 801015a:	607a      	str	r2, [r7, #4]
  return strncasecmp(pszBuf1, pszBuf2, ulLen);
 801015c:	687a      	ldr	r2, [r7, #4]
 801015e:	68b9      	ldr	r1, [r7, #8]
 8010160:	68f8      	ldr	r0, [r7, #12]
 8010162:	f00b fb29 	bl	801b7b8 <strncasecmp>
 8010166:	4603      	mov	r3, r0
}
 8010168:	4618      	mov	r0, r3
 801016a:	3710      	adds	r7, #16
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}

08010170 <OS_Strlen>:
/*! Get length of string
*     \param szText  Text buffer
*     \return Length of given string                                         */
/*****************************************************************************/
int OS_Strlen(const char* szText)
{
 8010170:	b580      	push	{r7, lr}
 8010172:	b082      	sub	sp, #8
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
  return strlen(szText);
 8010178:	6878      	ldr	r0, [r7, #4]
 801017a:	f7f0 f899 	bl	80002b0 <strlen>
 801017e:	4603      	mov	r3, r0
}
 8010180:	4618      	mov	r0, r3
 8010182:	3708      	adds	r7, #8
 8010184:	46bd      	mov	sp, r7
 8010186:	bd80      	pop	{r7, pc}

08010188 <OS_Strncpy>:
*     \param szSource Source string
*     \param ulLen    Maximum length to copy
*     \return Pointer to szDest                                              */
/*****************************************************************************/
char* OS_Strncpy(char* szDest, const char* szSource, uint32_t ulLen)
{
 8010188:	b580      	push	{r7, lr}
 801018a:	b084      	sub	sp, #16
 801018c:	af00      	add	r7, sp, #0
 801018e:	60f8      	str	r0, [r7, #12]
 8010190:	60b9      	str	r1, [r7, #8]
 8010192:	607a      	str	r2, [r7, #4]
  return strncpy(szDest, szSource, ulLen);
 8010194:	687a      	ldr	r2, [r7, #4]
 8010196:	68b9      	ldr	r1, [r7, #8]
 8010198:	68f8      	ldr	r0, [r7, #12]
 801019a:	f00b fb2d 	bl	801b7f8 <strncpy>
 801019e:	4603      	mov	r3, r0
}
 80101a0:	4618      	mov	r0, r3
 80101a2:	3710      	adds	r7, #16
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <OS_SpiInit>:
/*! Initialize SPI components
*   \param pvOSDependent OS Dependent parameter
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
long OS_SpiInit(void* pvOSDependent)
{
 80101a8:	b480      	push	{r7}
 80101aa:	b083      	sub	sp, #12
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
  /* initialize SPI device */
  return 0;
 80101b0:	2300      	movs	r3, #0
}
 80101b2:	4618      	mov	r0, r3
 80101b4:	370c      	adds	r7, #12
 80101b6:	46bd      	mov	sp, r7
 80101b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101bc:	4770      	bx	lr
	...

080101c0 <OS_SpiAssert>:
/*****************************************************************************/
/*! Assert chip select
*   \param pvOSDependent OS Dependent parameter to identify card             */
/*****************************************************************************/
void OS_SpiAssert(void* pvOSDependent)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b082      	sub	sp, #8
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80101c8:	2200      	movs	r2, #0
 80101ca:	2120      	movs	r1, #32
 80101cc:	4803      	ldr	r0, [pc, #12]	@ (80101dc <OS_SpiAssert+0x1c>)
 80101ce:	f7f3 fbf1 	bl	80039b4 <HAL_GPIO_WritePin>
}
 80101d2:	bf00      	nop
 80101d4:	3708      	adds	r7, #8
 80101d6:	46bd      	mov	sp, r7
 80101d8:	bd80      	pop	{r7, pc}
 80101da:	bf00      	nop
 80101dc:	40020000 	.word	0x40020000

080101e0 <OS_SpiDeassert>:
/*****************************************************************************/
/*! Deassert chip select
*   \param pvOSDependent OS Dependent parameter to identify card             */
/*****************************************************************************/
void OS_SpiDeassert(void* pvOSDependent)
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b082      	sub	sp, #8
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80101e8:	2201      	movs	r2, #1
 80101ea:	2120      	movs	r1, #32
 80101ec:	4803      	ldr	r0, [pc, #12]	@ (80101fc <OS_SpiDeassert+0x1c>)
 80101ee:	f7f3 fbe1 	bl	80039b4 <HAL_GPIO_WritePin>
}
 80101f2:	bf00      	nop
 80101f4:	3708      	adds	r7, #8
 80101f6:	46bd      	mov	sp, r7
 80101f8:	bd80      	pop	{r7, pc}
 80101fa:	bf00      	nop
 80101fc:	40020000 	.word	0x40020000

08010200 <OS_SpiLock>:
/*****************************************************************************/
/*! Lock the SPI bus
*   \param pvOSDependent OS Dependent parameter                              */
/*****************************************************************************/
void OS_SpiLock(void* pvOSDependent)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b082      	sub	sp, #8
 8010204:	af00      	add	r7, sp, #0
 8010206:	6078      	str	r0, [r7, #4]
  /* lock access to SPI device */
	HAL_NVIC_DisableIRQ(TIMx_IRQn); // disable IRQ at NVIC
 8010208:	201d      	movs	r0, #29
 801020a:	f7f2 fe85 	bl	8002f18 <HAL_NVIC_DisableIRQ>
}
 801020e:	bf00      	nop
 8010210:	3708      	adds	r7, #8
 8010212:	46bd      	mov	sp, r7
 8010214:	bd80      	pop	{r7, pc}

08010216 <OS_SpiUnlock>:
/*****************************************************************************/
/*! Unlock the SPI bus
*   \param pvOSDependent OS Dependent parameter                              */
/*****************************************************************************/
void OS_SpiUnlock(void* pvOSDependent)
{
 8010216:	b580      	push	{r7, lr}
 8010218:	b082      	sub	sp, #8
 801021a:	af00      	add	r7, sp, #0
 801021c:	6078      	str	r0, [r7, #4]
	/* unlock access to SPI device */
	HAL_NVIC_EnableIRQ(TIMx_IRQn); // enable IRQ at NVIC
 801021e:	201d      	movs	r0, #29
 8010220:	f7f2 fe6c 	bl	8002efc <HAL_NVIC_EnableIRQ>
}
 8010224:	bf00      	nop
 8010226:	3708      	adds	r7, #8
 8010228:	46bd      	mov	sp, r7
 801022a:	bd80      	pop	{r7, pc}

0801022c <OS_SpiTransfer>:
*   \param pbSend        Send buffer (NULL for polling)
*   \param pbRecv        Receive buffer (NULL if discard)
*   \param ulLen         Length of SPI transfer                              */
/*****************************************************************************/
void OS_SpiTransfer(void* pvOSDependent, uint8_t* pbSend, uint8_t* pbRecv, uint32_t ulLen)
{
 801022c:	b580      	push	{r7, lr}
 801022e:	b086      	sub	sp, #24
 8010230:	af00      	add	r7, sp, #0
 8010232:	60f8      	str	r0, [r7, #12]
 8010234:	60b9      	str	r1, [r7, #8]
 8010236:	607a      	str	r2, [r7, #4]
 8010238:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef tRet=HAL_OK;
 801023a:	2300      	movs	r3, #0
 801023c:	75fb      	strb	r3, [r7, #23]
	static uint32_t ulErrCnt=0;

	/*no receive data requested (just transmit) */
	if(pbRecv==NULL){
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d109      	bne.n	8010258 <OS_SpiTransfer+0x2c>
		tRet=HAL_SPI_Transmit_IT(&SpiHandle, pbSend, (uint16_t) ulLen);
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	b29b      	uxth	r3, r3
 8010248:	461a      	mov	r2, r3
 801024a:	68b9      	ldr	r1, [r7, #8]
 801024c:	4817      	ldr	r0, [pc, #92]	@ (80102ac <OS_SpiTransfer+0x80>)
 801024e:	f7f6 fa53 	bl	80066f8 <HAL_SPI_Transmit_IT>
 8010252:	4603      	mov	r3, r0
 8010254:	75fb      	strb	r3, [r7, #23]
 8010256:	e015      	b.n	8010284 <OS_SpiTransfer+0x58>

	}
	/*no transmit data (just receive) */
	else if(pbSend==NULL) {
 8010258:	68bb      	ldr	r3, [r7, #8]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d109      	bne.n	8010272 <OS_SpiTransfer+0x46>
		tRet=HAL_SPI_Receive_IT(&SpiHandle, pbRecv, (uint16_t) ulLen);
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	b29b      	uxth	r3, r3
 8010262:	461a      	mov	r2, r3
 8010264:	6879      	ldr	r1, [r7, #4]
 8010266:	4811      	ldr	r0, [pc, #68]	@ (80102ac <OS_SpiTransfer+0x80>)
 8010268:	f7f6 faca 	bl	8006800 <HAL_SPI_Receive_IT>
 801026c:	4603      	mov	r3, r0
 801026e:	75fb      	strb	r3, [r7, #23]
 8010270:	e008      	b.n	8010284 <OS_SpiTransfer+0x58>
	}
	else {
		tRet=HAL_SPI_TransmitReceive_IT(&SpiHandle, pbSend, pbRecv, (uint16_t) ulLen);
 8010272:	683b      	ldr	r3, [r7, #0]
 8010274:	b29b      	uxth	r3, r3
 8010276:	687a      	ldr	r2, [r7, #4]
 8010278:	68b9      	ldr	r1, [r7, #8]
 801027a:	480c      	ldr	r0, [pc, #48]	@ (80102ac <OS_SpiTransfer+0x80>)
 801027c:	f7f6 fb58 	bl	8006930 <HAL_SPI_TransmitReceive_IT>
 8010280:	4603      	mov	r3, r0
 8010282:	75fb      	strb	r3, [r7, #23]
	}


	if(tRet!=HAL_OK){
 8010284:	7dfb      	ldrb	r3, [r7, #23]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d004      	beq.n	8010294 <OS_SpiTransfer+0x68>
		ulErrCnt++;
 801028a:	4b09      	ldr	r3, [pc, #36]	@ (80102b0 <OS_SpiTransfer+0x84>)
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	3301      	adds	r3, #1
 8010290:	4a07      	ldr	r2, [pc, #28]	@ (80102b0 <OS_SpiTransfer+0x84>)
 8010292:	6013      	str	r3, [r2, #0]
	}

	/*blocking SPI transfer, wait until all bytes are transferred*/
	while(HAL_SPI_STATE_READY != HAL_SPI_GetState(&SpiHandle));
 8010294:	bf00      	nop
 8010296:	4805      	ldr	r0, [pc, #20]	@ (80102ac <OS_SpiTransfer+0x80>)
 8010298:	f7f6 fcf4 	bl	8006c84 <HAL_SPI_GetState>
 801029c:	4603      	mov	r3, r0
 801029e:	2b01      	cmp	r3, #1
 80102a0:	d1f9      	bne.n	8010296 <OS_SpiTransfer+0x6a>
}
 80102a2:	bf00      	nop
 80102a4:	bf00      	nop
 80102a6:	3718      	adds	r7, #24
 80102a8:	46bd      	mov	sp, r7
 80102aa:	bd80      	pop	{r7, pc}
 80102ac:	20000268 	.word	0x20000268
 80102b0:	200072c4 	.word	0x200072c4

080102b4 <Read_NX50>:
*   \param pvAddr         Address offset in DPM to read data from
*   \param pvData         Buffer to store read data
*   \param ulLen          Number of bytes to read                            */
/*****************************************************************************/
static void* Read_NX50( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b08a      	sub	sp, #40	@ 0x28
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	60f8      	str	r0, [r7, #12]
 80102bc:	60b9      	str	r1, [r7, #8]
 80102be:	607a      	str	r2, [r7, #4]
 80102c0:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice      = (DEVICEINSTANCE*) pvDevInstance;
 80102c2:	68bb      	ldr	r3, [r7, #8]
 80102c4:	617b      	str	r3, [r7, #20]
  uint8_t         bUnused       = 0x00;
 80102c6:	2300      	movs	r3, #0
 80102c8:	74fb      	strb	r3, [r7, #19]
  uint32_t        ulByteTimeout = 100;
 80102ca:	2364      	movs	r3, #100	@ 0x64
 80102cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t        ulDpmAddr     = (uint32_t)pvAddr;
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	623b      	str	r3, [r7, #32]
  uint8_t*        pabData       = (uint8_t*)pvData;
 80102d2:	683b      	ldr	r3, [r7, #0]
 80102d4:	61fb      	str	r3, [r7, #28]

  OS_SpiLock(ptDevice->pvOSDependent);
 80102d6:	697b      	ldr	r3, [r7, #20]
 80102d8:	69db      	ldr	r3, [r3, #28]
 80102da:	4618      	mov	r0, r3
 80102dc:	f7ff ff90 	bl	8010200 <OS_SpiLock>
  while (ulLen > 0)
 80102e0:	e049      	b.n	8010376 <Read_NX50+0xc2>
  {
    uint8_t  abSend[3];
    uint32_t ulChunkLen = MIN(MAX_TRANSFER_LEN, ulLen);
 80102e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102e4:	2b7c      	cmp	r3, #124	@ 0x7c
 80102e6:	bf28      	it	cs
 80102e8:	237c      	movcs	r3, #124	@ 0x7c
 80102ea:	61bb      	str	r3, [r7, #24]

    ulLen -= ulChunkLen;
 80102ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102ee:	69bb      	ldr	r3, [r7, #24]
 80102f0:	1ad3      	subs	r3, r2, r3
 80102f2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Assemble command */
    abSend[0] = (uint8_t)((ulDpmAddr >> 8) & 0xFF);
 80102f4:	6a3b      	ldr	r3, [r7, #32]
 80102f6:	0a1b      	lsrs	r3, r3, #8
 80102f8:	b2db      	uxtb	r3, r3
 80102fa:	743b      	strb	r3, [r7, #16]
    abSend[1] = (uint8_t)((ulDpmAddr >> 0) & 0xFF);
 80102fc:	6a3b      	ldr	r3, [r7, #32]
 80102fe:	b2db      	uxtb	r3, r3
 8010300:	747b      	strb	r3, [r7, #17]
    abSend[2] = (uint8_t)(CMD_READ_NX50(ulChunkLen));
 8010302:	69bb      	ldr	r3, [r7, #24]
 8010304:	b2db      	uxtb	r3, r3
 8010306:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801030a:	b2db      	uxtb	r3, r3
 801030c:	74bb      	strb	r3, [r7, #18]

    OS_SpiAssert(pvDevInstance);
 801030e:	68b8      	ldr	r0, [r7, #8]
 8010310:	f7ff ff56 	bl	80101c0 <OS_SpiAssert>
    OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 8010314:	f107 0110 	add.w	r1, r7, #16
 8010318:	2303      	movs	r3, #3
 801031a:	2200      	movs	r2, #0
 801031c:	68b8      	ldr	r0, [r7, #8]
 801031e:	f7ff ff85 	bl	801022c <OS_SpiTransfer>

    do
    {
      if(ulByteTimeout == 0)
 8010322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010324:	2b00      	cmp	r3, #0
 8010326:	d104      	bne.n	8010332 <Read_NX50+0x7e>
      {
          OS_SpiDeassert(pvDevInstance);
 8010328:	68b8      	ldr	r0, [r7, #8]
 801032a:	f7ff ff59 	bl	80101e0 <OS_SpiDeassert>
          return pvData;
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	e02a      	b.n	8010388 <Read_NX50+0xd4>
      }
      --ulByteTimeout;
 8010332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010334:	3b01      	subs	r3, #1
 8010336:	627b      	str	r3, [r7, #36]	@ 0x24

      /* get the idle bytes done */
      OS_SpiTransfer(pvDevInstance, NULL, &bUnused, 1);
 8010338:	f107 0213 	add.w	r2, r7, #19
 801033c:	2301      	movs	r3, #1
 801033e:	2100      	movs	r1, #0
 8010340:	68b8      	ldr	r0, [r7, #8]
 8010342:	f7ff ff73 	bl	801022c <OS_SpiTransfer>

    } while((bUnused & 0xFF) != 0xA5);
 8010346:	7cfb      	ldrb	r3, [r7, #19]
 8010348:	2ba5      	cmp	r3, #165	@ 0xa5
 801034a:	d1ea      	bne.n	8010322 <Read_NX50+0x6e>

    while(ulChunkLen--)
 801034c:	e008      	b.n	8010360 <Read_NX50+0xac>
    {
      OS_SpiTransfer(pvDevInstance, &bUnused, pabData++, 1);
 801034e:	69fa      	ldr	r2, [r7, #28]
 8010350:	1c53      	adds	r3, r2, #1
 8010352:	61fb      	str	r3, [r7, #28]
 8010354:	f107 0113 	add.w	r1, r7, #19
 8010358:	2301      	movs	r3, #1
 801035a:	68b8      	ldr	r0, [r7, #8]
 801035c:	f7ff ff66 	bl	801022c <OS_SpiTransfer>
    while(ulChunkLen--)
 8010360:	69bb      	ldr	r3, [r7, #24]
 8010362:	1e5a      	subs	r2, r3, #1
 8010364:	61ba      	str	r2, [r7, #24]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d1f1      	bne.n	801034e <Read_NX50+0x9a>
    }

    OS_SpiDeassert(pvDevInstance);
 801036a:	68b8      	ldr	r0, [r7, #8]
 801036c:	f7ff ff38 	bl	80101e0 <OS_SpiDeassert>

    ulDpmAddr += MAX_TRANSFER_LEN;
 8010370:	6a3b      	ldr	r3, [r7, #32]
 8010372:	337c      	adds	r3, #124	@ 0x7c
 8010374:	623b      	str	r3, [r7, #32]
  while (ulLen > 0)
 8010376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010378:	2b00      	cmp	r3, #0
 801037a:	d1b2      	bne.n	80102e2 <Read_NX50+0x2e>
  }
  OS_SpiUnlock(ptDevice->pvOSDependent);
 801037c:	697b      	ldr	r3, [r7, #20]
 801037e:	69db      	ldr	r3, [r3, #28]
 8010380:	4618      	mov	r0, r3
 8010382:	f7ff ff48 	bl	8010216 <OS_SpiUnlock>

  return pvData;
 8010386:	683b      	ldr	r3, [r7, #0]
}
 8010388:	4618      	mov	r0, r3
 801038a:	3728      	adds	r7, #40	@ 0x28
 801038c:	46bd      	mov	sp, r7
 801038e:	bd80      	pop	{r7, pc}

08010390 <Write_NX50>:
*   \param pvAddr         Address offset in DPM to write data to
*   \param pvData         Data to write to SPI interface
*   \param ulLen          Number of bytes to write                           */
/*****************************************************************************/
static void* Write_NX50( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 8010390:	b580      	push	{r7, lr}
 8010392:	b08a      	sub	sp, #40	@ 0x28
 8010394:	af00      	add	r7, sp, #0
 8010396:	60f8      	str	r0, [r7, #12]
 8010398:	60b9      	str	r1, [r7, #8]
 801039a:	607a      	str	r2, [r7, #4]
 801039c:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice  = (DEVICEINSTANCE*) pvDevInstance;
 801039e:	68bb      	ldr	r3, [r7, #8]
 80103a0:	61fb      	str	r3, [r7, #28]
  uint32_t        ulDpmAddr = (uint32_t)pvAddr;
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t*        pabData   = (uint8_t*)pvData;
 80103a6:	683b      	ldr	r3, [r7, #0]
 80103a8:	623b      	str	r3, [r7, #32]

  OS_SpiLock(ptDevice->pvOSDependent);
 80103aa:	69fb      	ldr	r3, [r7, #28]
 80103ac:	69db      	ldr	r3, [r3, #28]
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7ff ff26 	bl	8010200 <OS_SpiLock>
  while (ulLen > 0)
 80103b4:	e02d      	b.n	8010412 <Write_NX50+0x82>
  {
    uint8_t  abSend[3];
    uint32_t ulChunkLen = MIN(MAX_TRANSFER_LEN, ulLen);
 80103b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103b8:	2b7c      	cmp	r3, #124	@ 0x7c
 80103ba:	bf28      	it	cs
 80103bc:	237c      	movcs	r3, #124	@ 0x7c
 80103be:	61bb      	str	r3, [r7, #24]

    ulLen -= ulChunkLen;
 80103c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80103c2:	69bb      	ldr	r3, [r7, #24]
 80103c4:	1ad3      	subs	r3, r2, r3
 80103c6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Assemble command */
    abSend[0] = (uint8_t)((ulDpmAddr >> 8) & 0xFF);
 80103c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103ca:	0a1b      	lsrs	r3, r3, #8
 80103cc:	b2db      	uxtb	r3, r3
 80103ce:	753b      	strb	r3, [r7, #20]
    abSend[1] = (uint8_t)((ulDpmAddr >> 0) & 0xFF);
 80103d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103d2:	b2db      	uxtb	r3, r3
 80103d4:	757b      	strb	r3, [r7, #21]
    abSend[2] = (uint8_t)ulChunkLen;
 80103d6:	69bb      	ldr	r3, [r7, #24]
 80103d8:	b2db      	uxtb	r3, r3
 80103da:	75bb      	strb	r3, [r7, #22]

    OS_SpiAssert(pvDevInstance);
 80103dc:	68b8      	ldr	r0, [r7, #8]
 80103de:	f7ff feef 	bl	80101c0 <OS_SpiAssert>
    OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 80103e2:	f107 0114 	add.w	r1, r7, #20
 80103e6:	2303      	movs	r3, #3
 80103e8:	2200      	movs	r2, #0
 80103ea:	68b8      	ldr	r0, [r7, #8]
 80103ec:	f7ff ff1e 	bl	801022c <OS_SpiTransfer>
    OS_SpiTransfer(pvDevInstance, pabData, NULL, ulChunkLen);
 80103f0:	69bb      	ldr	r3, [r7, #24]
 80103f2:	2200      	movs	r2, #0
 80103f4:	6a39      	ldr	r1, [r7, #32]
 80103f6:	68b8      	ldr	r0, [r7, #8]
 80103f8:	f7ff ff18 	bl	801022c <OS_SpiTransfer>
    OS_SpiDeassert(pvDevInstance);
 80103fc:	68b8      	ldr	r0, [r7, #8]
 80103fe:	f7ff feef 	bl	80101e0 <OS_SpiDeassert>

    ulDpmAddr += ulChunkLen;
 8010402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010404:	69bb      	ldr	r3, [r7, #24]
 8010406:	4413      	add	r3, r2
 8010408:	627b      	str	r3, [r7, #36]	@ 0x24
    pabData   += ulChunkLen;      /*lint !e662 */
 801040a:	6a3a      	ldr	r2, [r7, #32]
 801040c:	69bb      	ldr	r3, [r7, #24]
 801040e:	4413      	add	r3, r2
 8010410:	623b      	str	r3, [r7, #32]
  while (ulLen > 0)
 8010412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010414:	2b00      	cmp	r3, #0
 8010416:	d1ce      	bne.n	80103b6 <Write_NX50+0x26>
  }
  OS_SpiUnlock(ptDevice->pvOSDependent);
 8010418:	69fb      	ldr	r3, [r7, #28]
 801041a:	69db      	ldr	r3, [r3, #28]
 801041c:	4618      	mov	r0, r3
 801041e:	f7ff fefa 	bl	8010216 <OS_SpiUnlock>

  return pvAddr;
 8010422:	687b      	ldr	r3, [r7, #4]
}
 8010424:	4618      	mov	r0, r3
 8010426:	3728      	adds	r7, #40	@ 0x28
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}

0801042c <Read_NX500>:
*   \param pvAddr         Address offset in DPM to read data from
*   \param pvData         Buffer to store read data
*   \param ulLen          Number of bytes to read                            */
/*****************************************************************************/
static void* Read_NX500( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b08c      	sub	sp, #48	@ 0x30
 8010430:	af00      	add	r7, sp, #0
 8010432:	60f8      	str	r0, [r7, #12]
 8010434:	60b9      	str	r1, [r7, #8]
 8010436:	607a      	str	r2, [r7, #4]
 8010438:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice      = (DEVICEINSTANCE*) pvDevInstance;
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	61fb      	str	r3, [r7, #28]
  uint8_t         bUnused       = 0x00;
 801043e:	2300      	movs	r3, #0
 8010440:	74fb      	strb	r3, [r7, #19]
  uint32_t        ulByteTimeout = 100;
 8010442:	2364      	movs	r3, #100	@ 0x64
 8010444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t        ulDpmAddr     = (uint32_t)pvAddr;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t*        pabData       = (uint8_t*)pvData;
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t        ulPreLen      = ulDpmAddr&0x3;
 801044e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010450:	f003 0303 	and.w	r3, r3, #3
 8010454:	623b      	str	r3, [r7, #32]

  /* Align offset and length */
  ulDpmAddr &= ~0x3;
 8010456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010458:	f023 0303 	bic.w	r3, r3, #3
 801045c:	62bb      	str	r3, [r7, #40]	@ 0x28

  OS_SpiLock(ptDevice->pvOSDependent);
 801045e:	69fb      	ldr	r3, [r7, #28]
 8010460:	69db      	ldr	r3, [r3, #28]
 8010462:	4618      	mov	r0, r3
 8010464:	f7ff fecc 	bl	8010200 <OS_SpiLock>
  while (ulLen > 0)
 8010468:	e061      	b.n	801052e <Read_NX500+0x102>
  {
    uint8_t  abSend[3];
    uint32_t ulChunkLen   = MIN(MAX_TRANSFER_LEN, ulLen);
 801046a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801046c:	2b7c      	cmp	r3, #124	@ 0x7c
 801046e:	bf28      	it	cs
 8010470:	237c      	movcs	r3, #124	@ 0x7c
 8010472:	61bb      	str	r3, [r7, #24]
    uint32_t ulAlignedLen = (ulChunkLen+3)&~0x3;
 8010474:	69bb      	ldr	r3, [r7, #24]
 8010476:	3303      	adds	r3, #3
 8010478:	f023 0303 	bic.w	r3, r3, #3
 801047c:	617b      	str	r3, [r7, #20]

    ulLen -= ulChunkLen;
 801047e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010480:	69bb      	ldr	r3, [r7, #24]
 8010482:	1ad3      	subs	r3, r2, r3
 8010484:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Assemble command */
    abSend[0] = (uint8_t)((ulDpmAddr >> 8) & 0xFF);
 8010486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010488:	0a1b      	lsrs	r3, r3, #8
 801048a:	b2db      	uxtb	r3, r3
 801048c:	743b      	strb	r3, [r7, #16]
    abSend[1] = (uint8_t)((ulDpmAddr >> 0) & 0xFF);
 801048e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010490:	b2db      	uxtb	r3, r3
 8010492:	747b      	strb	r3, [r7, #17]
    abSend[2] = (uint8_t)(CMD_READ_NX50(ulAlignedLen));
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	b2db      	uxtb	r3, r3
 8010498:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801049c:	b2db      	uxtb	r3, r3
 801049e:	74bb      	strb	r3, [r7, #18]

    /* assert chip select */
    OS_SpiAssert(pvDevInstance);
 80104a0:	68b8      	ldr	r0, [r7, #8]
 80104a2:	f7ff fe8d 	bl	80101c0 <OS_SpiAssert>
    OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 80104a6:	f107 0110 	add.w	r1, r7, #16
 80104aa:	2303      	movs	r3, #3
 80104ac:	2200      	movs	r2, #0
 80104ae:	68b8      	ldr	r0, [r7, #8]
 80104b0:	f7ff febc 	bl	801022c <OS_SpiTransfer>

    do
    {
      if(ulByteTimeout == 0)
 80104b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d104      	bne.n	80104c4 <Read_NX500+0x98>
      {
          OS_SpiDeassert(pvDevInstance);
 80104ba:	68b8      	ldr	r0, [r7, #8]
 80104bc:	f7ff fe90 	bl	80101e0 <OS_SpiDeassert>
          return pvData;
 80104c0:	683b      	ldr	r3, [r7, #0]
 80104c2:	e03d      	b.n	8010540 <Read_NX500+0x114>
      }
      --ulByteTimeout;
 80104c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104c6:	3b01      	subs	r3, #1
 80104c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* get the idle bytes done */
      OS_SpiTransfer(pvDevInstance, NULL, &bUnused, 1);
 80104ca:	f107 0213 	add.w	r2, r7, #19
 80104ce:	2301      	movs	r3, #1
 80104d0:	2100      	movs	r1, #0
 80104d2:	68b8      	ldr	r0, [r7, #8]
 80104d4:	f7ff feaa 	bl	801022c <OS_SpiTransfer>

    } while((bUnused & 0xFF) != 0xA5);
 80104d8:	7cfb      	ldrb	r3, [r7, #19]
 80104da:	2ba5      	cmp	r3, #165	@ 0xa5
 80104dc:	d1ea      	bne.n	80104b4 <Read_NX500+0x88>

    if (ulPreLen)
 80104de:	6a3b      	ldr	r3, [r7, #32]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d007      	beq.n	80104f4 <Read_NX500+0xc8>
    {
      OS_SpiTransfer(pvDevInstance, NULL, NULL, ulPreLen);
 80104e4:	6a3b      	ldr	r3, [r7, #32]
 80104e6:	2200      	movs	r2, #0
 80104e8:	2100      	movs	r1, #0
 80104ea:	68b8      	ldr	r0, [r7, #8]
 80104ec:	f7ff fe9e 	bl	801022c <OS_SpiTransfer>
      ulPreLen = 0;
 80104f0:	2300      	movs	r3, #0
 80104f2:	623b      	str	r3, [r7, #32]
    }

    OS_SpiTransfer(pvDevInstance, NULL, pabData, ulChunkLen);
 80104f4:	69bb      	ldr	r3, [r7, #24]
 80104f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80104f8:	2100      	movs	r1, #0
 80104fa:	68b8      	ldr	r0, [r7, #8]
 80104fc:	f7ff fe96 	bl	801022c <OS_SpiTransfer>

    if (0 != (ulAlignedLen - ulChunkLen))
 8010500:	697a      	ldr	r2, [r7, #20]
 8010502:	69bb      	ldr	r3, [r7, #24]
 8010504:	429a      	cmp	r2, r3
 8010506:	d007      	beq.n	8010518 <Read_NX500+0xec>
    {
      OS_SpiTransfer(pvDevInstance, NULL, NULL, ulAlignedLen - ulChunkLen);
 8010508:	697a      	ldr	r2, [r7, #20]
 801050a:	69bb      	ldr	r3, [r7, #24]
 801050c:	1ad3      	subs	r3, r2, r3
 801050e:	2200      	movs	r2, #0
 8010510:	2100      	movs	r1, #0
 8010512:	68b8      	ldr	r0, [r7, #8]
 8010514:	f7ff fe8a 	bl	801022c <OS_SpiTransfer>
    }

    OS_SpiDeassert(pvDevInstance);
 8010518:	68b8      	ldr	r0, [r7, #8]
 801051a:	f7ff fe61 	bl	80101e0 <OS_SpiDeassert>

    ulDpmAddr += ulChunkLen;
 801051e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010520:	69bb      	ldr	r3, [r7, #24]
 8010522:	4413      	add	r3, r2
 8010524:	62bb      	str	r3, [r7, #40]	@ 0x28
    pabData   += ulChunkLen;      /*lint !e662 */
 8010526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010528:	69bb      	ldr	r3, [r7, #24]
 801052a:	4413      	add	r3, r2
 801052c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (ulLen > 0)
 801052e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010530:	2b00      	cmp	r3, #0
 8010532:	d19a      	bne.n	801046a <Read_NX500+0x3e>
  }
  OS_SpiUnlock(ptDevice->pvOSDependent);
 8010534:	69fb      	ldr	r3, [r7, #28]
 8010536:	69db      	ldr	r3, [r3, #28]
 8010538:	4618      	mov	r0, r3
 801053a:	f7ff fe6c 	bl	8010216 <OS_SpiUnlock>

  return pvData;
 801053e:	683b      	ldr	r3, [r7, #0]
}
 8010540:	4618      	mov	r0, r3
 8010542:	3730      	adds	r7, #48	@ 0x30
 8010544:	46bd      	mov	sp, r7
 8010546:	bd80      	pop	{r7, pc}

08010548 <ReadModifyWrite_NX500>:
*   \param pvAddr         Address offset in DPM to read/modify data
*   \param pvData         Data to write to SPI interface
*   \param ulLen          Number of bytes to write                           */
/*****************************************************************************/
static void* ReadModifyWrite_NX500( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b08e      	sub	sp, #56	@ 0x38
 801054c:	af02      	add	r7, sp, #8
 801054e:	60f8      	str	r0, [r7, #12]
 8010550:	60b9      	str	r1, [r7, #8]
 8010552:	607a      	str	r2, [r7, #4]
 8010554:	603b      	str	r3, [r7, #0]
  uint32_t ulDpmAddr = (uint32_t)pvAddr;
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t* pabData   = (uint8_t*)pvData;
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t  abRead[4];

  if (ulDpmAddr&0x3)
 801055e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010560:	f003 0303 	and.w	r3, r3, #3
 8010564:	2b00      	cmp	r3, #0
 8010566:	d03c      	beq.n	80105e2 <ReadModifyWrite_NX500+0x9a>
  {
    uint32_t ulAlignedAddr = ulDpmAddr&~0x3;
 8010568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801056a:	f023 0303 	bic.w	r3, r3, #3
 801056e:	61bb      	str	r3, [r7, #24]
    uint8_t* pabRead       = &abRead[ulDpmAddr&0x3];
 8010570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010572:	f003 0303 	and.w	r3, r3, #3
 8010576:	f107 0210 	add.w	r2, r7, #16
 801057a:	4413      	add	r3, r2
 801057c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t ulPartLen     = MIN(ulLen, (4 - (ulDpmAddr&0x3)));
 801057e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010580:	f003 0303 	and.w	r3, r3, #3
 8010584:	f1c3 0304 	rsb	r3, r3, #4
 8010588:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801058a:	4293      	cmp	r3, r2
 801058c:	bf28      	it	cs
 801058e:	4613      	movcs	r3, r2
 8010590:	623b      	str	r3, [r7, #32]

    ulLen     -= ulPartLen;
 8010592:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010594:	6a3b      	ldr	r3, [r7, #32]
 8010596:	1ad3      	subs	r3, r2, r3
 8010598:	63bb      	str	r3, [r7, #56]	@ 0x38
    ulDpmAddr += ulPartLen;
 801059a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801059c:	6a3b      	ldr	r3, [r7, #32]
 801059e:	4413      	add	r3, r2
 80105a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    (void) Read_NX50( 0, pvDevInstance, (void*)ulAlignedAddr, abRead, 4);
 80105a2:	69ba      	ldr	r2, [r7, #24]
 80105a4:	f107 0310 	add.w	r3, r7, #16
 80105a8:	2104      	movs	r1, #4
 80105aa:	9100      	str	r1, [sp, #0]
 80105ac:	68b9      	ldr	r1, [r7, #8]
 80105ae:	2000      	movs	r0, #0
 80105b0:	f7ff fe80 	bl	80102b4 <Read_NX50>
    while (ulPartLen--)
 80105b4:	e007      	b.n	80105c6 <ReadModifyWrite_NX500+0x7e>
    {
      *pabRead++ = *pabData++;
 80105b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80105b8:	1c53      	adds	r3, r2, #1
 80105ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80105bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105be:	1c59      	adds	r1, r3, #1
 80105c0:	6279      	str	r1, [r7, #36]	@ 0x24
 80105c2:	7812      	ldrb	r2, [r2, #0]
 80105c4:	701a      	strb	r2, [r3, #0]
    while (ulPartLen--)
 80105c6:	6a3b      	ldr	r3, [r7, #32]
 80105c8:	1e5a      	subs	r2, r3, #1
 80105ca:	623a      	str	r2, [r7, #32]
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d1f2      	bne.n	80105b6 <ReadModifyWrite_NX500+0x6e>
    }
    (void) Write_NX50( 0, pvDevInstance, (void*)ulAlignedAddr, abRead, 4);
 80105d0:	69ba      	ldr	r2, [r7, #24]
 80105d2:	f107 0310 	add.w	r3, r7, #16
 80105d6:	2104      	movs	r1, #4
 80105d8:	9100      	str	r1, [sp, #0]
 80105da:	68b9      	ldr	r1, [r7, #8]
 80105dc:	2000      	movs	r0, #0
 80105de:	f7ff fed7 	bl	8010390 <Write_NX50>
  }

  if (ulLen&~0x3)
 80105e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105e4:	2b03      	cmp	r3, #3
 80105e6:	d917      	bls.n	8010618 <ReadModifyWrite_NX500+0xd0>
  {
    uint32_t ulAlignedLen = ulLen&~0x3;
 80105e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105ea:	f023 0303 	bic.w	r3, r3, #3
 80105ee:	617b      	str	r3, [r7, #20]
    (void) Write_NX50( 0, pvDevInstance, (void*)ulDpmAddr, pabData, ulAlignedLen);
 80105f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105f2:	697b      	ldr	r3, [r7, #20]
 80105f4:	9300      	str	r3, [sp, #0]
 80105f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105f8:	68b9      	ldr	r1, [r7, #8]
 80105fa:	2000      	movs	r0, #0
 80105fc:	f7ff fec8 	bl	8010390 <Write_NX50>
    pabData   += ulAlignedLen;
 8010600:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010602:	697b      	ldr	r3, [r7, #20]
 8010604:	4413      	add	r3, r2
 8010606:	62bb      	str	r3, [r7, #40]	@ 0x28
    ulDpmAddr += ulAlignedLen;
 8010608:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801060a:	697b      	ldr	r3, [r7, #20]
 801060c:	4413      	add	r3, r2
 801060e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ulLen     -= ulAlignedLen;
 8010610:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010612:	697b      	ldr	r3, [r7, #20]
 8010614:	1ad3      	subs	r3, r2, r3
 8010616:	63bb      	str	r3, [r7, #56]	@ 0x38
  }

  if (ulLen&0x3)
 8010618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801061a:	f003 0303 	and.w	r3, r3, #3
 801061e:	2b00      	cmp	r3, #0
 8010620:	d022      	beq.n	8010668 <ReadModifyWrite_NX500+0x120>
  {
    uint8_t* pabRead = &abRead[0];
 8010622:	f107 0310 	add.w	r3, r7, #16
 8010626:	61fb      	str	r3, [r7, #28]

    (void) Read_NX50( 0, pvDevInstance, (void*)ulDpmAddr, abRead, 4);
 8010628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801062a:	f107 0310 	add.w	r3, r7, #16
 801062e:	2104      	movs	r1, #4
 8010630:	9100      	str	r1, [sp, #0]
 8010632:	68b9      	ldr	r1, [r7, #8]
 8010634:	2000      	movs	r0, #0
 8010636:	f7ff fe3d 	bl	80102b4 <Read_NX50>
    while (ulLen--)
 801063a:	e007      	b.n	801064c <ReadModifyWrite_NX500+0x104>
    {
      *pabRead++ = *pabData++;
 801063c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801063e:	1c53      	adds	r3, r2, #1
 8010640:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010642:	69fb      	ldr	r3, [r7, #28]
 8010644:	1c59      	adds	r1, r3, #1
 8010646:	61f9      	str	r1, [r7, #28]
 8010648:	7812      	ldrb	r2, [r2, #0]
 801064a:	701a      	strb	r2, [r3, #0]
    while (ulLen--)
 801064c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801064e:	1e5a      	subs	r2, r3, #1
 8010650:	63ba      	str	r2, [r7, #56]	@ 0x38
 8010652:	2b00      	cmp	r3, #0
 8010654:	d1f2      	bne.n	801063c <ReadModifyWrite_NX500+0xf4>
    }
    (void) Write_NX50( 0, pvDevInstance, (void*)ulDpmAddr, abRead, 4);
 8010656:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010658:	f107 0310 	add.w	r3, r7, #16
 801065c:	2104      	movs	r1, #4
 801065e:	9100      	str	r1, [sp, #0]
 8010660:	68b9      	ldr	r1, [r7, #8]
 8010662:	2000      	movs	r0, #0
 8010664:	f7ff fe94 	bl	8010390 <Write_NX50>
  }
  return pvAddr;
 8010668:	687b      	ldr	r3, [r7, #4]
}
 801066a:	4618      	mov	r0, r3
 801066c:	3730      	adds	r7, #48	@ 0x30
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}

08010672 <Read_NX10>:
*   \param pvAddr         Address offset in DPM to read data from
*   \param pvData         Buffer to store read data
*   \param ulLen          Number of bytes to read                            */
/*****************************************************************************/
static void* Read_NX10( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 8010672:	b580      	push	{r7, lr}
 8010674:	b086      	sub	sp, #24
 8010676:	af00      	add	r7, sp, #0
 8010678:	60f8      	str	r0, [r7, #12]
 801067a:	60b9      	str	r1, [r7, #8]
 801067c:	607a      	str	r2, [r7, #4]
 801067e:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice = (DEVICEINSTANCE*) pvDevInstance;
 8010680:	68bb      	ldr	r3, [r7, #8]
 8010682:	617b      	str	r3, [r7, #20]
  uint8_t         abSend[3];

  /* Assemble command */
  abSend[0] = (uint8_t)(((uint32_t)pvAddr >> 8) & 0xFF);
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	0a1b      	lsrs	r3, r3, #8
 8010688:	b2db      	uxtb	r3, r3
 801068a:	743b      	strb	r3, [r7, #16]
  abSend[1] = (uint8_t)(((uint32_t)pvAddr >> 0) & 0xFF);
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	b2db      	uxtb	r3, r3
 8010690:	747b      	strb	r3, [r7, #17]
  abSend[2] = (uint8_t)(CMD_READ_NX10(ulLen));
 8010692:	6a3b      	ldr	r3, [r7, #32]
 8010694:	2b7f      	cmp	r3, #127	@ 0x7f
 8010696:	d804      	bhi.n	80106a2 <Read_NX10+0x30>
 8010698:	6a3b      	ldr	r3, [r7, #32]
 801069a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801069e:	b2db      	uxtb	r3, r3
 80106a0:	e000      	b.n	80106a4 <Read_NX10+0x32>
 80106a2:	2380      	movs	r3, #128	@ 0x80
 80106a4:	74bb      	strb	r3, [r7, #18]

  OS_SpiLock(ptDevice->pvOSDependent);
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	69db      	ldr	r3, [r3, #28]
 80106aa:	4618      	mov	r0, r3
 80106ac:	f7ff fda8 	bl	8010200 <OS_SpiLock>
  OS_SpiAssert(pvDevInstance);
 80106b0:	68b8      	ldr	r0, [r7, #8]
 80106b2:	f7ff fd85 	bl	80101c0 <OS_SpiAssert>
  OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 80106b6:	f107 0110 	add.w	r1, r7, #16
 80106ba:	2303      	movs	r3, #3
 80106bc:	2200      	movs	r2, #0
 80106be:	68b8      	ldr	r0, [r7, #8]
 80106c0:	f7ff fdb4 	bl	801022c <OS_SpiTransfer>
  OS_SpiTransfer(pvDevInstance, NULL, (uint8_t*)pvData, ulLen);
 80106c4:	6a3b      	ldr	r3, [r7, #32]
 80106c6:	683a      	ldr	r2, [r7, #0]
 80106c8:	2100      	movs	r1, #0
 80106ca:	68b8      	ldr	r0, [r7, #8]
 80106cc:	f7ff fdae 	bl	801022c <OS_SpiTransfer>
  OS_SpiDeassert(pvDevInstance);
 80106d0:	68b8      	ldr	r0, [r7, #8]
 80106d2:	f7ff fd85 	bl	80101e0 <OS_SpiDeassert>
  OS_SpiUnlock(ptDevice->pvOSDependent);
 80106d6:	697b      	ldr	r3, [r7, #20]
 80106d8:	69db      	ldr	r3, [r3, #28]
 80106da:	4618      	mov	r0, r3
 80106dc:	f7ff fd9b 	bl	8010216 <OS_SpiUnlock>
  return pvData;
 80106e0:	683b      	ldr	r3, [r7, #0]
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3718      	adds	r7, #24
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}

080106ea <Write_NX10>:
*   \param pvAddr         Address offset in DPM to write data to
*   \param pvData         Data to write to SPI interface
*   \param ulLen          Number of bytes to write                           */
/*****************************************************************************/
static void* Write_NX10( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 80106ea:	b580      	push	{r7, lr}
 80106ec:	b086      	sub	sp, #24
 80106ee:	af00      	add	r7, sp, #0
 80106f0:	60f8      	str	r0, [r7, #12]
 80106f2:	60b9      	str	r1, [r7, #8]
 80106f4:	607a      	str	r2, [r7, #4]
 80106f6:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice = (DEVICEINSTANCE*) pvDevInstance;
 80106f8:	68bb      	ldr	r3, [r7, #8]
 80106fa:	617b      	str	r3, [r7, #20]
  uint8_t         abSend[3];

  /* Assemble command */
  abSend[0] = (uint8_t)(((uint32_t)pvAddr >> 8) & 0xFF);
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	0a1b      	lsrs	r3, r3, #8
 8010700:	b2db      	uxtb	r3, r3
 8010702:	743b      	strb	r3, [r7, #16]
  abSend[1] = (uint8_t)(((uint32_t)pvAddr >> 0) & 0xFF);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	b2db      	uxtb	r3, r3
 8010708:	747b      	strb	r3, [r7, #17]
  abSend[2] = (uint8_t)(CMD_WRITE_NX10(ulLen));
 801070a:	6a3b      	ldr	r3, [r7, #32]
 801070c:	2b7f      	cmp	r3, #127	@ 0x7f
 801070e:	d802      	bhi.n	8010716 <Write_NX10+0x2c>
 8010710:	6a3b      	ldr	r3, [r7, #32]
 8010712:	b2db      	uxtb	r3, r3
 8010714:	e000      	b.n	8010718 <Write_NX10+0x2e>
 8010716:	2300      	movs	r3, #0
 8010718:	74bb      	strb	r3, [r7, #18]

  OS_SpiLock(ptDevice->pvOSDependent);
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	69db      	ldr	r3, [r3, #28]
 801071e:	4618      	mov	r0, r3
 8010720:	f7ff fd6e 	bl	8010200 <OS_SpiLock>
  OS_SpiAssert(pvDevInstance);
 8010724:	68b8      	ldr	r0, [r7, #8]
 8010726:	f7ff fd4b 	bl	80101c0 <OS_SpiAssert>
  OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 801072a:	f107 0110 	add.w	r1, r7, #16
 801072e:	2303      	movs	r3, #3
 8010730:	2200      	movs	r2, #0
 8010732:	68b8      	ldr	r0, [r7, #8]
 8010734:	f7ff fd7a 	bl	801022c <OS_SpiTransfer>
  OS_SpiTransfer(pvDevInstance, (uint8_t*)pvData, NULL, ulLen);
 8010738:	6a3b      	ldr	r3, [r7, #32]
 801073a:	2200      	movs	r2, #0
 801073c:	6839      	ldr	r1, [r7, #0]
 801073e:	68b8      	ldr	r0, [r7, #8]
 8010740:	f7ff fd74 	bl	801022c <OS_SpiTransfer>
  OS_SpiDeassert(pvDevInstance);
 8010744:	68b8      	ldr	r0, [r7, #8]
 8010746:	f7ff fd4b 	bl	80101e0 <OS_SpiDeassert>
  OS_SpiUnlock(ptDevice->pvOSDependent);
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	69db      	ldr	r3, [r3, #28]
 801074e:	4618      	mov	r0, r3
 8010750:	f7ff fd61 	bl	8010216 <OS_SpiUnlock>
  return pvAddr;
 8010754:	687b      	ldr	r3, [r7, #4]
}
 8010756:	4618      	mov	r0, r3
 8010758:	3718      	adds	r7, #24
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}

0801075e <Read_NX51>:
*   \param pvAddr         Address offset in DPM to read data from
*   \param pvData         Buffer to store read data
*   \param ulLen          Number of bytes to read                            */
/*****************************************************************************/
static void* Read_NX51( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 801075e:	b580      	push	{r7, lr}
 8010760:	b086      	sub	sp, #24
 8010762:	af00      	add	r7, sp, #0
 8010764:	60f8      	str	r0, [r7, #12]
 8010766:	60b9      	str	r1, [r7, #8]
 8010768:	607a      	str	r2, [r7, #4]
 801076a:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice = (DEVICEINSTANCE*) pvDevInstance;
 801076c:	68bb      	ldr	r3, [r7, #8]
 801076e:	617b      	str	r3, [r7, #20]
  uint8_t         abSend[4];

  /* Assemble command */
  abSend[0] = (uint8_t)(CMD_READ_NX51((uint32_t)pvAddr));
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	0c1b      	lsrs	r3, r3, #16
 8010774:	b2db      	uxtb	r3, r3
 8010776:	f003 030f 	and.w	r3, r3, #15
 801077a:	b2db      	uxtb	r3, r3
 801077c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010780:	b2db      	uxtb	r3, r3
 8010782:	743b      	strb	r3, [r7, #16]
  abSend[1] = (uint8_t)(((uint32_t)pvAddr >> 8) & 0xFF);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	0a1b      	lsrs	r3, r3, #8
 8010788:	b2db      	uxtb	r3, r3
 801078a:	747b      	strb	r3, [r7, #17]
  abSend[2] = (uint8_t)(((uint32_t)pvAddr >> 0) & 0xFF);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	b2db      	uxtb	r3, r3
 8010790:	74bb      	strb	r3, [r7, #18]
  abSend[3] = (uint8_t)(CMD_LEN_NX51(ulLen));
 8010792:	6a3b      	ldr	r3, [r7, #32]
 8010794:	2bff      	cmp	r3, #255	@ 0xff
 8010796:	d802      	bhi.n	801079e <Read_NX51+0x40>
 8010798:	6a3b      	ldr	r3, [r7, #32]
 801079a:	b2db      	uxtb	r3, r3
 801079c:	e000      	b.n	80107a0 <Read_NX51+0x42>
 801079e:	2300      	movs	r3, #0
 80107a0:	74fb      	strb	r3, [r7, #19]

  OS_SpiLock(ptDevice->pvOSDependent);
 80107a2:	697b      	ldr	r3, [r7, #20]
 80107a4:	69db      	ldr	r3, [r3, #28]
 80107a6:	4618      	mov	r0, r3
 80107a8:	f7ff fd2a 	bl	8010200 <OS_SpiLock>
  OS_SpiAssert(pvDevInstance);
 80107ac:	68b8      	ldr	r0, [r7, #8]
 80107ae:	f7ff fd07 	bl	80101c0 <OS_SpiAssert>
  OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 80107b2:	f107 0110 	add.w	r1, r7, #16
 80107b6:	2304      	movs	r3, #4
 80107b8:	2200      	movs	r2, #0
 80107ba:	68b8      	ldr	r0, [r7, #8]
 80107bc:	f7ff fd36 	bl	801022c <OS_SpiTransfer>
  OS_SpiTransfer(pvDevInstance, NULL, (uint8_t*)pvData, ulLen);
 80107c0:	6a3b      	ldr	r3, [r7, #32]
 80107c2:	683a      	ldr	r2, [r7, #0]
 80107c4:	2100      	movs	r1, #0
 80107c6:	68b8      	ldr	r0, [r7, #8]
 80107c8:	f7ff fd30 	bl	801022c <OS_SpiTransfer>
  OS_SpiDeassert(pvDevInstance);
 80107cc:	68b8      	ldr	r0, [r7, #8]
 80107ce:	f7ff fd07 	bl	80101e0 <OS_SpiDeassert>
  OS_SpiUnlock(ptDevice->pvOSDependent);
 80107d2:	697b      	ldr	r3, [r7, #20]
 80107d4:	69db      	ldr	r3, [r3, #28]
 80107d6:	4618      	mov	r0, r3
 80107d8:	f7ff fd1d 	bl	8010216 <OS_SpiUnlock>
  return pvData;
 80107dc:	683b      	ldr	r3, [r7, #0]
}
 80107de:	4618      	mov	r0, r3
 80107e0:	3718      	adds	r7, #24
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}

080107e6 <Write_NX51>:
*   \param pvAddr         Address offset in DPM to write data to
*   \param pvData         Data to write to SPI interface
*   \param ulLen          Number of bytes to write                           */
/*****************************************************************************/
static void* Write_NX51( uint32_t ulOption, void* pvDevInstance, void* pvAddr, void* pvData, uint32_t ulLen)
{
 80107e6:	b580      	push	{r7, lr}
 80107e8:	b086      	sub	sp, #24
 80107ea:	af00      	add	r7, sp, #0
 80107ec:	60f8      	str	r0, [r7, #12]
 80107ee:	60b9      	str	r1, [r7, #8]
 80107f0:	607a      	str	r2, [r7, #4]
 80107f2:	603b      	str	r3, [r7, #0]
  DEVICEINSTANCE* ptDevice = (DEVICEINSTANCE*) pvDevInstance;
 80107f4:	68bb      	ldr	r3, [r7, #8]
 80107f6:	617b      	str	r3, [r7, #20]
  uint8_t         abSend[3];

  /* Assemble command */
  abSend[0] = (uint8_t)(CMD_WRITE_NX51((uint32_t)pvAddr));
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	0c1b      	lsrs	r3, r3, #16
 80107fc:	b2db      	uxtb	r3, r3
 80107fe:	f003 030f 	and.w	r3, r3, #15
 8010802:	b2db      	uxtb	r3, r3
 8010804:	743b      	strb	r3, [r7, #16]
  abSend[1] = (uint8_t)(((uint32_t)pvAddr >> 8) & 0xFF);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	0a1b      	lsrs	r3, r3, #8
 801080a:	b2db      	uxtb	r3, r3
 801080c:	747b      	strb	r3, [r7, #17]
  abSend[2] = (uint8_t)(((uint32_t)pvAddr >> 0) & 0xFF);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	b2db      	uxtb	r3, r3
 8010812:	74bb      	strb	r3, [r7, #18]

  OS_SpiLock(ptDevice->pvOSDependent);
 8010814:	697b      	ldr	r3, [r7, #20]
 8010816:	69db      	ldr	r3, [r3, #28]
 8010818:	4618      	mov	r0, r3
 801081a:	f7ff fcf1 	bl	8010200 <OS_SpiLock>
  OS_SpiAssert(pvDevInstance);
 801081e:	68b8      	ldr	r0, [r7, #8]
 8010820:	f7ff fcce 	bl	80101c0 <OS_SpiAssert>
  OS_SpiTransfer(pvDevInstance, abSend, NULL, MAX_CNT(abSend));
 8010824:	f107 0110 	add.w	r1, r7, #16
 8010828:	2303      	movs	r3, #3
 801082a:	2200      	movs	r2, #0
 801082c:	68b8      	ldr	r0, [r7, #8]
 801082e:	f7ff fcfd 	bl	801022c <OS_SpiTransfer>
  OS_SpiTransfer(pvDevInstance, (uint8_t*)pvData, NULL, ulLen);
 8010832:	6a3b      	ldr	r3, [r7, #32]
 8010834:	2200      	movs	r2, #0
 8010836:	6839      	ldr	r1, [r7, #0]
 8010838:	68b8      	ldr	r0, [r7, #8]
 801083a:	f7ff fcf7 	bl	801022c <OS_SpiTransfer>
  OS_SpiDeassert(pvDevInstance);
 801083e:	68b8      	ldr	r0, [r7, #8]
 8010840:	f7ff fcce 	bl	80101e0 <OS_SpiDeassert>
  OS_SpiUnlock(ptDevice->pvOSDependent);
 8010844:	697b      	ldr	r3, [r7, #20]
 8010846:	69db      	ldr	r3, [r3, #28]
 8010848:	4618      	mov	r0, r3
 801084a:	f7ff fce4 	bl	8010216 <OS_SpiUnlock>
  return pvAddr;
 801084e:	687b      	ldr	r3, [r7, #4]
}
 8010850:	4618      	mov	r0, r3
 8010852:	3718      	adds	r7, #24
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}

08010858 <SerialDPM_Init>:
/*! Initialize serial DPM interface
*   \param ptDevice  Device Instance
*   \return protocol type identifier                                         */
/*****************************************************************************/
int SerialDPM_Init(DEVICEINSTANCE* ptDevice)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b08a      	sub	sp, #40	@ 0x28
 801085c:	af02      	add	r7, sp, #8
 801085e:	6078      	str	r0, [r7, #4]
  uint8_t bUnused;
  int     iSerDpmType   = SERDPM_UNKNOWN;
 8010860:	2300      	movs	r3, #0
 8010862:	61fb      	str	r3, [r7, #28]
  int     iDummyReadCnt = 0;
 8010864:	2300      	movs	r3, #0
 8010866:	61bb      	str	r3, [r7, #24]

  if (CIFX_NO_ERROR == OS_SpiInit(ptDevice->pvOSDependent))
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	69db      	ldr	r3, [r3, #28]
 801086c:	4618      	mov	r0, r3
 801086e:	f7ff fc9b 	bl	80101a8 <OS_SpiInit>
 8010872:	4603      	mov	r3, r0
 8010874:	2b00      	cmp	r3, #0
 8010876:	f040 80aa 	bne.w	80109ce <SerialDPM_Init+0x176>
  {
    uint32_t ulDetect  = 0;
 801087a:	2300      	movs	r3, #0
 801087c:	613b      	str	r3, [r7, #16]
    uint8_t  abSend[]  = {CMD_READ_NX51(0xFF), 0xFF, CMD_READ_NX50(4)};
 801087e:	4a56      	ldr	r2, [pc, #344]	@ (80109d8 <SerialDPM_Init+0x180>)
 8010880:	f107 030c 	add.w	r3, r7, #12
 8010884:	6812      	ldr	r2, [r2, #0]
 8010886:	4611      	mov	r1, r2
 8010888:	8019      	strh	r1, [r3, #0]
 801088a:	3302      	adds	r3, #2
 801088c:	0c12      	lsrs	r2, r2, #16
 801088e:	701a      	strb	r2, [r3, #0]

    OS_SpiLock(ptDevice->pvOSDependent);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	69db      	ldr	r3, [r3, #28]
 8010894:	4618      	mov	r0, r3
 8010896:	f7ff fcb3 	bl	8010200 <OS_SpiLock>
    /*            If the first access delivers a SERDPM_UNKNOWN result,                  */
    /*            the loop should be processed again a second time                       */
    do
    {
      /* Execute the SPI chip detection */
      OS_SpiAssert(ptDevice);
 801089a:	6878      	ldr	r0, [r7, #4]
 801089c:	f7ff fc90 	bl	80101c0 <OS_SpiAssert>
      OS_SpiTransfer(ptDevice, abSend, (unsigned char*)&ulDetect, MAX_CNT(abSend));
 80108a0:	f107 0210 	add.w	r2, r7, #16
 80108a4:	f107 010c 	add.w	r1, r7, #12
 80108a8:	2303      	movs	r3, #3
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f7ff fcbe 	bl	801022c <OS_SpiTransfer>
      OS_SpiDeassert(ptDevice);
 80108b0:	6878      	ldr	r0, [r7, #4]
 80108b2:	f7ff fc95 	bl	80101e0 <OS_SpiDeassert>

      if (0 == ulDetect)
 80108b6:	693b      	ldr	r3, [r7, #16]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d102      	bne.n	80108c2 <SerialDPM_Init+0x6a>
      {
        iSerDpmType = SERDPM_NETX10;
 80108bc:	2301      	movs	r3, #1
 80108be:	61fb      	str	r3, [r7, #28]
 80108c0:	e018      	b.n	80108f4 <SerialDPM_Init+0x9c>
      } else if (0x00FFFFFF == ulDetect)
 80108c2:	693b      	ldr	r3, [r7, #16]
 80108c4:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80108c8:	4293      	cmp	r3, r2
 80108ca:	d102      	bne.n	80108d2 <SerialDPM_Init+0x7a>
      {
        iSerDpmType = SERDPM_NETX50;
 80108cc:	2302      	movs	r3, #2
 80108ce:	61fb      	str	r3, [r7, #28]
 80108d0:	e010      	b.n	80108f4 <SerialDPM_Init+0x9c>
      } else if (0x64 == (0xFF & ulDetect))
 80108d2:	693b      	ldr	r3, [r7, #16]
 80108d4:	b2db      	uxtb	r3, r3
 80108d6:	2b64      	cmp	r3, #100	@ 0x64
 80108d8:	d102      	bne.n	80108e0 <SerialDPM_Init+0x88>
      {
        iSerDpmType = SERDPM_NETX100;
 80108da:	2304      	movs	r3, #4
 80108dc:	61fb      	str	r3, [r7, #28]
 80108de:	e009      	b.n	80108f4 <SerialDPM_Init+0x9c>
      } else if (0x11 == (0x1F & ulDetect))
 80108e0:	693b      	ldr	r3, [r7, #16]
 80108e2:	f003 031f 	and.w	r3, r3, #31
 80108e6:	2b11      	cmp	r3, #17
 80108e8:	d102      	bne.n	80108f0 <SerialDPM_Init+0x98>
      {
        iSerDpmType = SERDPM_NETX51;
 80108ea:	2303      	movs	r3, #3
 80108ec:	61fb      	str	r3, [r7, #28]
 80108ee:	e001      	b.n	80108f4 <SerialDPM_Init+0x9c>
      } else
      {
        iSerDpmType = SERDPM_UNKNOWN;
 80108f0:	2300      	movs	r3, #0
 80108f2:	61fb      	str	r3, [r7, #28]
      }

      iDummyReadCnt++;
 80108f4:	69bb      	ldr	r3, [r7, #24]
 80108f6:	3301      	adds	r3, #1
 80108f8:	61bb      	str	r3, [r7, #24]

    } while ((iDummyReadCnt < 2) && (iSerDpmType == SERDPM_UNKNOWN));
 80108fa:	69bb      	ldr	r3, [r7, #24]
 80108fc:	2b01      	cmp	r3, #1
 80108fe:	dc02      	bgt.n	8010906 <SerialDPM_Init+0xae>
 8010900:	69fb      	ldr	r3, [r7, #28]
 8010902:	2b00      	cmp	r3, #0
 8010904:	d0c9      	beq.n	801089a <SerialDPM_Init+0x42>

    OS_SpiUnlock(ptDevice->pvOSDependent);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	69db      	ldr	r3, [r3, #28]
 801090a:	4618      	mov	r0, r3
 801090c:	f7ff fc83 	bl	8010216 <OS_SpiUnlock>

    switch (iSerDpmType)
 8010910:	69fb      	ldr	r3, [r7, #28]
 8010912:	3b01      	subs	r3, #1
 8010914:	2b03      	cmp	r3, #3
 8010916:	d853      	bhi.n	80109c0 <SerialDPM_Init+0x168>
 8010918:	a201      	add	r2, pc, #4	@ (adr r2, 8010920 <SerialDPM_Init+0xc8>)
 801091a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801091e:	bf00      	nop
 8010920:	08010955 	.word	0x08010955
 8010924:	08010943 	.word	0x08010943
 8010928:	0801098b 	.word	0x0801098b
 801092c:	08010931 	.word	0x08010931
    {
      case SERDPM_NETX100:
        ptDevice->pfnHwIfRead  = Read_NX500;
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	4a2a      	ldr	r2, [pc, #168]	@ (80109dc <SerialDPM_Init+0x184>)
 8010934:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
        ptDevice->pfnHwIfWrite = ReadModifyWrite_NX500;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	4a29      	ldr	r2, [pc, #164]	@ (80109e0 <SerialDPM_Init+0x188>)
 801093c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
        break;
 8010940:	e03f      	b.n	80109c2 <SerialDPM_Init+0x16a>

      case SERDPM_NETX50:
        ptDevice->pfnHwIfRead  = Read_NX50;
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	4a27      	ldr	r2, [pc, #156]	@ (80109e4 <SerialDPM_Init+0x18c>)
 8010946:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
        ptDevice->pfnHwIfWrite = Write_NX50;
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	4a26      	ldr	r2, [pc, #152]	@ (80109e8 <SerialDPM_Init+0x190>)
 801094e:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
        break;
 8010952:	e036      	b.n	80109c2 <SerialDPM_Init+0x16a>
      case SERDPM_NETX10:
        ptDevice->pfnHwIfRead  = Read_NX10;
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	4a25      	ldr	r2, [pc, #148]	@ (80109ec <SerialDPM_Init+0x194>)
 8010958:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
        ptDevice->pfnHwIfWrite = Write_NX10;
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	4a24      	ldr	r2, [pc, #144]	@ (80109f0 <SerialDPM_Init+0x198>)
 8010960:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
        /* Initialize SPI unit of slave by making 2 dummy reads */
        (void) Read_NX10(0, ptDevice, 0, &bUnused, 1);
 8010964:	f107 0317 	add.w	r3, r7, #23
 8010968:	2201      	movs	r2, #1
 801096a:	9200      	str	r2, [sp, #0]
 801096c:	2200      	movs	r2, #0
 801096e:	6879      	ldr	r1, [r7, #4]
 8010970:	2000      	movs	r0, #0
 8010972:	f7ff fe7e 	bl	8010672 <Read_NX10>
        (void) Read_NX10(0, ptDevice, 0, &bUnused, 1);
 8010976:	f107 0317 	add.w	r3, r7, #23
 801097a:	2201      	movs	r2, #1
 801097c:	9200      	str	r2, [sp, #0]
 801097e:	2200      	movs	r2, #0
 8010980:	6879      	ldr	r1, [r7, #4]
 8010982:	2000      	movs	r0, #0
 8010984:	f7ff fe75 	bl	8010672 <Read_NX10>
        break;
 8010988:	e01b      	b.n	80109c2 <SerialDPM_Init+0x16a>
      case SERDPM_NETX51:
        ptDevice->pfnHwIfRead  = Read_NX51;
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	4a19      	ldr	r2, [pc, #100]	@ (80109f4 <SerialDPM_Init+0x19c>)
 801098e:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
        ptDevice->pfnHwIfWrite = Write_NX51;
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	4a18      	ldr	r2, [pc, #96]	@ (80109f8 <SerialDPM_Init+0x1a0>)
 8010996:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
        /* Initialize SPI unit of slave by making 2 dummy reads */
        (void) Read_NX51(0, ptDevice, 0, &bUnused, 1);
 801099a:	f107 0317 	add.w	r3, r7, #23
 801099e:	2201      	movs	r2, #1
 80109a0:	9200      	str	r2, [sp, #0]
 80109a2:	2200      	movs	r2, #0
 80109a4:	6879      	ldr	r1, [r7, #4]
 80109a6:	2000      	movs	r0, #0
 80109a8:	f7ff fed9 	bl	801075e <Read_NX51>
        (void) Read_NX51(0, ptDevice, 0, &bUnused, 1);
 80109ac:	f107 0317 	add.w	r3, r7, #23
 80109b0:	2201      	movs	r2, #1
 80109b2:	9200      	str	r2, [sp, #0]
 80109b4:	2200      	movs	r2, #0
 80109b6:	6879      	ldr	r1, [r7, #4]
 80109b8:	2000      	movs	r0, #0
 80109ba:	f7ff fed0 	bl	801075e <Read_NX51>
        break;
 80109be:	e000      	b.n	80109c2 <SerialDPM_Init+0x16a>
      default:
        /* Protocol type detection failed */
        break;
 80109c0:	bf00      	nop
    }

    /* This is a SPI connection, not PCI! */
    ptDevice->fPCICard       = 0;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	2200      	movs	r2, #0
 80109c6:	60da      	str	r2, [r3, #12]
    /* The DPM address must be zero, as we only transfer address offsets via the SPI interface. */
    ptDevice->pbDPM          = NULL;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	2200      	movs	r2, #0
 80109cc:	621a      	str	r2, [r3, #32]
  }

  return iSerDpmType;
 80109ce:	69fb      	ldr	r3, [r7, #28]
}
 80109d0:	4618      	mov	r0, r3
 80109d2:	3720      	adds	r7, #32
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	08020264 	.word	0x08020264
 80109dc:	0801042d 	.word	0x0801042d
 80109e0:	08010549 	.word	0x08010549
 80109e4:	080102b5 	.word	0x080102b5
 80109e8:	08010391 	.word	0x08010391
 80109ec:	08010673 	.word	0x08010673
 80109f0:	080106eb 	.word	0x080106eb
 80109f4:	0801075f 	.word	0x0801075f
 80109f8:	080107e7 	.word	0x080107e7

080109fc <CreateCRC32>:
*   \param pabBuffer Buffer to create the CRC from
*   \param ulLength Buffer length
*   \return CRC32 value                                                      */
/*****************************************************************************/
uint32_t CreateCRC32(uint32_t ulCRC, uint8_t* pabBuffer, uint32_t ulLength)
{
 80109fc:	b480      	push	{r7}
 80109fe:	b085      	sub	sp, #20
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	60f8      	str	r0, [r7, #12]
 8010a04:	60b9      	str	r1, [r7, #8]
 8010a06:	607a      	str	r2, [r7, #4]
  if( (0 == pabBuffer) || (0 == ulLength) ) return ulCRC;
 8010a08:	68bb      	ldr	r3, [r7, #8]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d002      	beq.n	8010a14 <CreateCRC32+0x18>
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d101      	bne.n	8010a18 <CreateCRC32+0x1c>
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	e01a      	b.n	8010a4e <CreateCRC32+0x52>
  ulCRC = ulCRC ^ 0xffffffff;
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	43db      	mvns	r3, r3
 8010a1c:	60fb      	str	r3, [r7, #12]
  for(;ulLength > 0; --ulLength)
 8010a1e:	e011      	b.n	8010a44 <CreateCRC32+0x48>
  {
    ulCRC = (Crc32Table[((ulCRC) ^ (*(pabBuffer++)) ) & 0xff] ^ ((ulCRC) >> 8));
 8010a20:	68bb      	ldr	r3, [r7, #8]
 8010a22:	1c5a      	adds	r2, r3, #1
 8010a24:	60ba      	str	r2, [r7, #8]
 8010a26:	781b      	ldrb	r3, [r3, #0]
 8010a28:	461a      	mov	r2, r3
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	4053      	eors	r3, r2
 8010a2e:	b2db      	uxtb	r3, r3
 8010a30:	4a0a      	ldr	r2, [pc, #40]	@ (8010a5c <CreateCRC32+0x60>)
 8010a32:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	0a1b      	lsrs	r3, r3, #8
 8010a3a:	4053      	eors	r3, r2
 8010a3c:	60fb      	str	r3, [r7, #12]
  for(;ulLength > 0; --ulLength)
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	3b01      	subs	r3, #1
 8010a42:	607b      	str	r3, [r7, #4]
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d1ea      	bne.n	8010a20 <CreateCRC32+0x24>
  }
  return ulCRC ^ 0xffffffff;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	43db      	mvns	r3, r3
 8010a4e:	4618      	mov	r0, r3
 8010a50:	3714      	adds	r7, #20
 8010a52:	46bd      	mov	sp, r7
 8010a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a58:	4770      	bx	lr
 8010a5a:	bf00      	nop
 8010a5c:	080233b8 	.word	0x080233b8

08010a60 <md5_memcpy>:
#else
#  define BYTE_ORDER 0
#endif

static void* md5_memcpy(void* pvDest, const void* pvSrc, long iSize)
{
 8010a60:	b480      	push	{r7}
 8010a62:	b087      	sub	sp, #28
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	60f8      	str	r0, [r7, #12]
 8010a68:	60b9      	str	r1, [r7, #8]
 8010a6a:	607a      	str	r2, [r7, #4]
  char* pcDest=(char*)pvDest;
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	617b      	str	r3, [r7, #20]
  const char* pcSrc=(const char*)pvSrc;
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	613b      	str	r3, [r7, #16]
  while(iSize-->0)
 8010a74:	e007      	b.n	8010a86 <md5_memcpy+0x26>
  {
    *(pcDest++)=*(pcSrc)++;
 8010a76:	693a      	ldr	r2, [r7, #16]
 8010a78:	1c53      	adds	r3, r2, #1
 8010a7a:	613b      	str	r3, [r7, #16]
 8010a7c:	697b      	ldr	r3, [r7, #20]
 8010a7e:	1c59      	adds	r1, r3, #1
 8010a80:	6179      	str	r1, [r7, #20]
 8010a82:	7812      	ldrb	r2, [r2, #0]
 8010a84:	701a      	strb	r2, [r3, #0]
  while(iSize-->0)
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	1e5a      	subs	r2, r3, #1
 8010a8a:	607a      	str	r2, [r7, #4]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	dcf2      	bgt.n	8010a76 <md5_memcpy+0x16>
  }
  return pvDest;
 8010a90:	68fb      	ldr	r3, [r7, #12]
}
 8010a92:	4618      	mov	r0, r3
 8010a94:	371c      	adds	r7, #28
 8010a96:	46bd      	mov	sp, r7
 8010a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9c:	4770      	bx	lr
	...

08010aa0 <md5_process>:
#define T64 /* 0xeb86d391 */ (T_MASK ^ 0x14792c6e)


static void
md5_process(md5_state_t *pms, const md5_byte_t *data /*[64]*/)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	b09a      	sub	sp, #104	@ 0x68
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
 8010aa8:	6039      	str	r1, [r7, #0]
    md5_word_t
  a = pms->abcd[0], b = pms->abcd[1],
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	689b      	ldr	r3, [r3, #8]
 8010aae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	68db      	ldr	r3, [r3, #12]
 8010ab4:	657b      	str	r3, [r7, #84]	@ 0x54
  c = pms->abcd[2], d = pms->abcd[3];
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	691b      	ldr	r3, [r3, #16]
 8010aba:	653b      	str	r3, [r7, #80]	@ 0x50
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	695b      	ldr	r3, [r3, #20]
 8010ac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   * little-endian machine, since we can use a more efficient
   * algorithm on the latter.
   */
  static const long w = 1;

  if (*((const md5_byte_t *)&w)) /* dynamic little-endian */ /*lint !e506 */
 8010ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8010b00 <md5_process+0x60>)
 8010ac4:	781b      	ldrb	r3, [r3, #0]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d012      	beq.n	8010af0 <md5_process+0x50>
  {
      /*
       * On little-endian machines, we can process properly aligned
       * data without copying it.
       */
      if (!((data - /*lint -e413*/ (const md5_byte_t *)0) & 3)) {
 8010aca:	683b      	ldr	r3, [r7, #0]
 8010acc:	f003 0303 	and.w	r3, r3, #3
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d102      	bne.n	8010ada <md5_process+0x3a>
        /* data are properly aligned */
        X = (const md5_word_t *)data;
 8010ad4:	683b      	ldr	r3, [r7, #0]
 8010ad6:	667b      	str	r3, [r7, #100]	@ 0x64
 8010ad8:	e036      	b.n	8010b48 <md5_process+0xa8>
      } else {
        /* not aligned */
        (void)md5_memcpy(xbuf, data, 64);
 8010ada:	f107 0308 	add.w	r3, r7, #8
 8010ade:	2240      	movs	r2, #64	@ 0x40
 8010ae0:	6839      	ldr	r1, [r7, #0]
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	f7ff ffbc 	bl	8010a60 <md5_memcpy>
        X = xbuf;
 8010ae8:	f107 0308 	add.w	r3, r7, #8
 8010aec:	667b      	str	r3, [r7, #100]	@ 0x64
 8010aee:	e02b      	b.n	8010b48 <md5_process+0xa8>
  {
      /*
       * On big-endian machines, we must arrange the bytes in the
       * right order.
       */
      const md5_byte_t *xp = data;
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	663b      	str	r3, [r7, #96]	@ 0x60
      long i;

#  if BYTE_ORDER == 0
      X = xbuf;   /* (dynamic only) */
 8010af4:	f107 0308 	add.w	r3, r7, #8
 8010af8:	667b      	str	r3, [r7, #100]	@ 0x64
#  else
#    define xbuf X    /* (static only) */
#  endif
      for (i = 0; i < 16; ++i, xp += 4)
 8010afa:	2300      	movs	r3, #0
 8010afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010afe:	e020      	b.n	8010b42 <md5_process+0xa2>
 8010b00:	080237b8 	.word	0x080237b8
        xbuf[i] = xp[0] + (xp[1] << 8) + (xp[2] << 16) + (xp[3] << 24);
 8010b04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b06:	781b      	ldrb	r3, [r3, #0]
 8010b08:	461a      	mov	r2, r3
 8010b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b0c:	3301      	adds	r3, #1
 8010b0e:	781b      	ldrb	r3, [r3, #0]
 8010b10:	021b      	lsls	r3, r3, #8
 8010b12:	441a      	add	r2, r3
 8010b14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b16:	3302      	adds	r3, #2
 8010b18:	781b      	ldrb	r3, [r3, #0]
 8010b1a:	041b      	lsls	r3, r3, #16
 8010b1c:	441a      	add	r2, r3
 8010b1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b20:	3303      	adds	r3, #3
 8010b22:	781b      	ldrb	r3, [r3, #0]
 8010b24:	061b      	lsls	r3, r3, #24
 8010b26:	4413      	add	r3, r2
 8010b28:	461a      	mov	r2, r3
 8010b2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b2c:	009b      	lsls	r3, r3, #2
 8010b2e:	3368      	adds	r3, #104	@ 0x68
 8010b30:	443b      	add	r3, r7
 8010b32:	f843 2c60 	str.w	r2, [r3, #-96]
      for (i = 0; i < 16; ++i, xp += 4)
 8010b36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b38:	3301      	adds	r3, #1
 8010b3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010b3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b3e:	3304      	adds	r3, #4
 8010b40:	663b      	str	r3, [r7, #96]	@ 0x60
 8010b42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b44:	2b0f      	cmp	r3, #15
 8010b46:	dddd      	ble.n	8010b04 <md5_process+0x64>
#define F(x, y, z) (((x) & (y)) | (~(x) & (z)))
#define SET(a, b, c, d, k, s, Ti)\
  t = a + F(b,c,d) + X[k] + Ti;\
  a = ROTATE_LEFT(t, s) + b
    /* Do the following 16 operations. */
    SET(a, b, c, d,  0,  7,  T1);
 8010b48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010b4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010b4c:	401a      	ands	r2, r3
 8010b4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010b50:	43d9      	mvns	r1, r3
 8010b52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b54:	400b      	ands	r3, r1
 8010b56:	431a      	orrs	r2, r3
 8010b58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010b5a:	441a      	add	r2, r3
 8010b5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	441a      	add	r2, r3
 8010b62:	4ba7      	ldr	r3, [pc, #668]	@ (8010e00 <md5_process+0x360>)
 8010b64:	4413      	add	r3, r2
 8010b66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010b68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b6a:	ea4f 6373 	mov.w	r3, r3, ror #25
 8010b6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010b70:	4413      	add	r3, r2
 8010b72:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  1, 12,  T2);
 8010b74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010b78:	401a      	ands	r2, r3
 8010b7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010b7c:	43d9      	mvns	r1, r3
 8010b7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010b80:	400b      	ands	r3, r1
 8010b82:	431a      	orrs	r2, r3
 8010b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b86:	441a      	add	r2, r3
 8010b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010b8a:	3304      	adds	r3, #4
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	441a      	add	r2, r3
 8010b90:	4b9c      	ldr	r3, [pc, #624]	@ (8010e04 <md5_process+0x364>)
 8010b92:	4413      	add	r3, r2
 8010b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b98:	ea4f 5333 	mov.w	r3, r3, ror #20
 8010b9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010b9e:	4413      	add	r3, r2
 8010ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  2, 17,  T3);
 8010ba2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010ba4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010ba6:	401a      	ands	r2, r3
 8010ba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010baa:	43d9      	mvns	r1, r3
 8010bac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010bae:	400b      	ands	r3, r1
 8010bb0:	431a      	orrs	r2, r3
 8010bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bb4:	441a      	add	r2, r3
 8010bb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010bb8:	3308      	adds	r3, #8
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	441a      	add	r2, r3
 8010bbe:	4b92      	ldr	r3, [pc, #584]	@ (8010e08 <md5_process+0x368>)
 8010bc0:	4413      	add	r3, r2
 8010bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010bc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010bc6:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8010bca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010bcc:	4413      	add	r3, r2
 8010bce:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  3, 22,  T4);
 8010bd0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010bd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010bd4:	401a      	ands	r2, r3
 8010bd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bd8:	43d9      	mvns	r1, r3
 8010bda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010bdc:	400b      	ands	r3, r1
 8010bde:	431a      	orrs	r2, r3
 8010be0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010be2:	441a      	add	r2, r3
 8010be4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010be6:	330c      	adds	r3, #12
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	441a      	add	r2, r3
 8010bec:	4b87      	ldr	r3, [pc, #540]	@ (8010e0c <md5_process+0x36c>)
 8010bee:	4413      	add	r3, r2
 8010bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010bf4:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8010bf8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010bfa:	4413      	add	r3, r2
 8010bfc:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  4,  7,  T5);
 8010bfe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010c00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c02:	401a      	ands	r2, r3
 8010c04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c06:	43d9      	mvns	r1, r3
 8010c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c0a:	400b      	ands	r3, r1
 8010c0c:	431a      	orrs	r2, r3
 8010c0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010c10:	441a      	add	r2, r3
 8010c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c14:	3310      	adds	r3, #16
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	441a      	add	r2, r3
 8010c1a:	4b7d      	ldr	r3, [pc, #500]	@ (8010e10 <md5_process+0x370>)
 8010c1c:	4413      	add	r3, r2
 8010c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c22:	ea4f 6373 	mov.w	r3, r3, ror #25
 8010c26:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010c28:	4413      	add	r3, r2
 8010c2a:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  5, 12,  T6);
 8010c2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c30:	401a      	ands	r2, r3
 8010c32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010c34:	43d9      	mvns	r1, r3
 8010c36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c38:	400b      	ands	r3, r1
 8010c3a:	431a      	orrs	r2, r3
 8010c3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c3e:	441a      	add	r2, r3
 8010c40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c42:	3314      	adds	r3, #20
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	441a      	add	r2, r3
 8010c48:	4b72      	ldr	r3, [pc, #456]	@ (8010e14 <md5_process+0x374>)
 8010c4a:	4413      	add	r3, r2
 8010c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c50:	ea4f 5333 	mov.w	r3, r3, ror #20
 8010c54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010c56:	4413      	add	r3, r2
 8010c58:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  6, 17,  T7);
 8010c5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010c5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010c5e:	401a      	ands	r2, r3
 8010c60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c62:	43d9      	mvns	r1, r3
 8010c64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c66:	400b      	ands	r3, r1
 8010c68:	431a      	orrs	r2, r3
 8010c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c6c:	441a      	add	r2, r3
 8010c6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c70:	3318      	adds	r3, #24
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	441a      	add	r2, r3
 8010c76:	4b68      	ldr	r3, [pc, #416]	@ (8010e18 <md5_process+0x378>)
 8010c78:	4413      	add	r3, r2
 8010c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c7e:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8010c82:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010c84:	4413      	add	r3, r2
 8010c86:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  7, 22,  T8);
 8010c88:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c8c:	401a      	ands	r2, r3
 8010c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c90:	43d9      	mvns	r1, r3
 8010c92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010c94:	400b      	ands	r3, r1
 8010c96:	431a      	orrs	r2, r3
 8010c98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c9a:	441a      	add	r2, r3
 8010c9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c9e:	331c      	adds	r3, #28
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	441a      	add	r2, r3
 8010ca4:	4b5d      	ldr	r3, [pc, #372]	@ (8010e1c <md5_process+0x37c>)
 8010ca6:	4413      	add	r3, r2
 8010ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010caa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cac:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8010cb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010cb2:	4413      	add	r3, r2
 8010cb4:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  8,  7,  T9);
 8010cb6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010cba:	401a      	ands	r2, r3
 8010cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010cbe:	43d9      	mvns	r1, r3
 8010cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cc2:	400b      	ands	r3, r1
 8010cc4:	431a      	orrs	r2, r3
 8010cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010cc8:	441a      	add	r2, r3
 8010cca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ccc:	3320      	adds	r3, #32
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	441a      	add	r2, r3
 8010cd2:	4b53      	ldr	r3, [pc, #332]	@ (8010e20 <md5_process+0x380>)
 8010cd4:	4413      	add	r3, r2
 8010cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cda:	ea4f 6373 	mov.w	r3, r3, ror #25
 8010cde:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010ce0:	4413      	add	r3, r2
 8010ce2:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  9, 12, T10);
 8010ce4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010ce6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ce8:	401a      	ands	r2, r3
 8010cea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010cec:	43d9      	mvns	r1, r3
 8010cee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010cf0:	400b      	ands	r3, r1
 8010cf2:	431a      	orrs	r2, r3
 8010cf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cf6:	441a      	add	r2, r3
 8010cf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010cfa:	3324      	adds	r3, #36	@ 0x24
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	441a      	add	r2, r3
 8010d00:	4b48      	ldr	r3, [pc, #288]	@ (8010e24 <md5_process+0x384>)
 8010d02:	4413      	add	r3, r2
 8010d04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d08:	ea4f 5333 	mov.w	r3, r3, ror #20
 8010d0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010d0e:	4413      	add	r3, r2
 8010d10:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 10, 17, T11);
 8010d12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010d14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010d16:	401a      	ands	r2, r3
 8010d18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d1a:	43d9      	mvns	r1, r3
 8010d1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d1e:	400b      	ands	r3, r1
 8010d20:	431a      	orrs	r2, r3
 8010d22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d24:	441a      	add	r2, r3
 8010d26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d28:	3328      	adds	r3, #40	@ 0x28
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	4413      	add	r3, r2
 8010d2e:	f5a3 4324 	sub.w	r3, r3, #41984	@ 0xa400
 8010d32:	3b4f      	subs	r3, #79	@ 0x4f
 8010d34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d38:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8010d3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010d3e:	4413      	add	r3, r2
 8010d40:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a, 11, 22, T12);
 8010d42:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010d44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d46:	401a      	ands	r2, r3
 8010d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d4a:	43d9      	mvns	r1, r3
 8010d4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010d4e:	400b      	ands	r3, r1
 8010d50:	431a      	orrs	r2, r3
 8010d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d54:	441a      	add	r2, r3
 8010d56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d58:	332c      	adds	r3, #44	@ 0x2c
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	441a      	add	r2, r3
 8010d5e:	4b32      	ldr	r3, [pc, #200]	@ (8010e28 <md5_process+0x388>)
 8010d60:	4413      	add	r3, r2
 8010d62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d66:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8010d6a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010d6c:	4413      	add	r3, r2
 8010d6e:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d, 12,  7, T13);
 8010d70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010d72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d74:	401a      	ands	r2, r3
 8010d76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d78:	43d9      	mvns	r1, r3
 8010d7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d7c:	400b      	ands	r3, r1
 8010d7e:	431a      	orrs	r2, r3
 8010d80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010d82:	441a      	add	r2, r3
 8010d84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d86:	3330      	adds	r3, #48	@ 0x30
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	441a      	add	r2, r3
 8010d8c:	4b27      	ldr	r3, [pc, #156]	@ (8010e2c <md5_process+0x38c>)
 8010d8e:	4413      	add	r3, r2
 8010d90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d94:	ea4f 6373 	mov.w	r3, r3, ror #25
 8010d98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010d9a:	4413      	add	r3, r2
 8010d9c:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c, 13, 12, T14);
 8010d9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010da0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010da2:	401a      	ands	r2, r3
 8010da4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010da6:	43d9      	mvns	r1, r3
 8010da8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010daa:	400b      	ands	r3, r1
 8010dac:	431a      	orrs	r2, r3
 8010dae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010db0:	441a      	add	r2, r3
 8010db2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010db4:	3334      	adds	r3, #52	@ 0x34
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	441a      	add	r2, r3
 8010dba:	4b1d      	ldr	r3, [pc, #116]	@ (8010e30 <md5_process+0x390>)
 8010dbc:	4413      	add	r3, r2
 8010dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010dc2:	ea4f 5333 	mov.w	r3, r3, ror #20
 8010dc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010dc8:	4413      	add	r3, r2
 8010dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 14, 17, T15);
 8010dcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010dce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010dd0:	401a      	ands	r2, r3
 8010dd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010dd4:	43d9      	mvns	r1, r3
 8010dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010dd8:	400b      	ands	r3, r1
 8010dda:	431a      	orrs	r2, r3
 8010ddc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010dde:	441a      	add	r2, r3
 8010de0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010de2:	3338      	adds	r3, #56	@ 0x38
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	441a      	add	r2, r3
 8010de8:	4b12      	ldr	r3, [pc, #72]	@ (8010e34 <md5_process+0x394>)
 8010dea:	4413      	add	r3, r2
 8010dec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010df0:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8010df4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010df6:	4413      	add	r3, r2
 8010df8:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a, 15, 22, T16);
 8010dfa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010dfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010dfe:	e01b      	b.n	8010e38 <md5_process+0x398>
 8010e00:	d76aa478 	.word	0xd76aa478
 8010e04:	e8c7b756 	.word	0xe8c7b756
 8010e08:	242070db 	.word	0x242070db
 8010e0c:	c1bdceee 	.word	0xc1bdceee
 8010e10:	f57c0faf 	.word	0xf57c0faf
 8010e14:	4787c62a 	.word	0x4787c62a
 8010e18:	a8304613 	.word	0xa8304613
 8010e1c:	fd469501 	.word	0xfd469501
 8010e20:	698098d8 	.word	0x698098d8
 8010e24:	8b44f7af 	.word	0x8b44f7af
 8010e28:	895cd7be 	.word	0x895cd7be
 8010e2c:	6b901122 	.word	0x6b901122
 8010e30:	fd987193 	.word	0xfd987193
 8010e34:	a679438e 	.word	0xa679438e
 8010e38:	401a      	ands	r2, r3
 8010e3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e3c:	43d9      	mvns	r1, r3
 8010e3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010e40:	400b      	ands	r3, r1
 8010e42:	431a      	orrs	r2, r3
 8010e44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e46:	441a      	add	r2, r3
 8010e48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e4a:	333c      	adds	r3, #60	@ 0x3c
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	441a      	add	r2, r3
 8010e50:	4ba6      	ldr	r3, [pc, #664]	@ (80110ec <md5_process+0x64c>)
 8010e52:	4413      	add	r3, r2
 8010e54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e58:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8010e5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010e5e:	4413      	add	r3, r2
 8010e60:	657b      	str	r3, [r7, #84]	@ 0x54
#define G(x, y, z) (((x) & (z)) | ((y) & ~(z)))
#define SET(a, b, c, d, k, s, Ti)\
  t = a + G(b,c,d) + X[k] + Ti;\
  a = ROTATE_LEFT(t, s) + b
     /* Do the following 16 operations. */
    SET(a, b, c, d,  1,  5, T17);
 8010e62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e66:	401a      	ands	r2, r3
 8010e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e6a:	43d9      	mvns	r1, r3
 8010e6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e6e:	400b      	ands	r3, r1
 8010e70:	431a      	orrs	r2, r3
 8010e72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010e74:	441a      	add	r2, r3
 8010e76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e78:	3304      	adds	r3, #4
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	441a      	add	r2, r3
 8010e7e:	4b9c      	ldr	r3, [pc, #624]	@ (80110f0 <md5_process+0x650>)
 8010e80:	4413      	add	r3, r2
 8010e82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010e84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e86:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8010e8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010e8c:	4413      	add	r3, r2
 8010e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  6,  9, T18);
 8010e90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e94:	401a      	ands	r2, r3
 8010e96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e98:	43d9      	mvns	r1, r3
 8010e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e9c:	400b      	ands	r3, r1
 8010e9e:	431a      	orrs	r2, r3
 8010ea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ea2:	441a      	add	r2, r3
 8010ea4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ea6:	3318      	adds	r3, #24
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	441a      	add	r2, r3
 8010eac:	4b91      	ldr	r3, [pc, #580]	@ (80110f4 <md5_process+0x654>)
 8010eae:	4413      	add	r3, r2
 8010eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010eb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010eb4:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8010eb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010eba:	4413      	add	r3, r2
 8010ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 11, 14, T19);
 8010ebe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ec2:	401a      	ands	r2, r3
 8010ec4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ec6:	43d9      	mvns	r1, r3
 8010ec8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010eca:	400b      	ands	r3, r1
 8010ecc:	431a      	orrs	r2, r3
 8010ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ed0:	441a      	add	r2, r3
 8010ed2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ed4:	332c      	adds	r3, #44	@ 0x2c
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	441a      	add	r2, r3
 8010eda:	4b87      	ldr	r3, [pc, #540]	@ (80110f8 <md5_process+0x658>)
 8010edc:	4413      	add	r3, r2
 8010ede:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ee0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ee2:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8010ee6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010ee8:	4413      	add	r3, r2
 8010eea:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  0, 20, T20);
 8010eec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010eee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010ef0:	401a      	ands	r2, r3
 8010ef2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010ef4:	43d9      	mvns	r1, r3
 8010ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ef8:	400b      	ands	r3, r1
 8010efa:	431a      	orrs	r2, r3
 8010efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010efe:	441a      	add	r2, r3
 8010f00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	441a      	add	r2, r3
 8010f06:	4b7d      	ldr	r3, [pc, #500]	@ (80110fc <md5_process+0x65c>)
 8010f08:	4413      	add	r3, r2
 8010f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f0e:	ea4f 3333 	mov.w	r3, r3, ror #12
 8010f12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010f14:	4413      	add	r3, r2
 8010f16:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  5,  5, T21);
 8010f18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010f1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f1c:	401a      	ands	r2, r3
 8010f1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f20:	43d9      	mvns	r1, r3
 8010f22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f24:	400b      	ands	r3, r1
 8010f26:	431a      	orrs	r2, r3
 8010f28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010f2a:	441a      	add	r2, r3
 8010f2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f2e:	3314      	adds	r3, #20
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	441a      	add	r2, r3
 8010f34:	4b72      	ldr	r3, [pc, #456]	@ (8011100 <md5_process+0x660>)
 8010f36:	4413      	add	r3, r2
 8010f38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f3c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8010f40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010f42:	4413      	add	r3, r2
 8010f44:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c, 10,  9, T22);
 8010f46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010f48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f4a:	401a      	ands	r2, r3
 8010f4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f4e:	43d9      	mvns	r1, r3
 8010f50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f52:	400b      	ands	r3, r1
 8010f54:	431a      	orrs	r2, r3
 8010f56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f58:	441a      	add	r2, r3
 8010f5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f5c:	3328      	adds	r3, #40	@ 0x28
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	441a      	add	r2, r3
 8010f62:	4b68      	ldr	r3, [pc, #416]	@ (8011104 <md5_process+0x664>)
 8010f64:	4413      	add	r3, r2
 8010f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f6a:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8010f6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010f70:	4413      	add	r3, r2
 8010f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 15, 14, T23);
 8010f74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f78:	401a      	ands	r2, r3
 8010f7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f7c:	43d9      	mvns	r1, r3
 8010f7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010f80:	400b      	ands	r3, r1
 8010f82:	431a      	orrs	r2, r3
 8010f84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f86:	441a      	add	r2, r3
 8010f88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f8a:	333c      	adds	r3, #60	@ 0x3c
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	441a      	add	r2, r3
 8010f90:	4b5d      	ldr	r3, [pc, #372]	@ (8011108 <md5_process+0x668>)
 8010f92:	4413      	add	r3, r2
 8010f94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f98:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8010f9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010f9e:	4413      	add	r3, r2
 8010fa0:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  4, 20, T24);
 8010fa2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010fa4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010fa6:	401a      	ands	r2, r3
 8010fa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010faa:	43d9      	mvns	r1, r3
 8010fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fae:	400b      	ands	r3, r1
 8010fb0:	431a      	orrs	r2, r3
 8010fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fb4:	441a      	add	r2, r3
 8010fb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fb8:	3310      	adds	r3, #16
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	441a      	add	r2, r3
 8010fbe:	4b53      	ldr	r3, [pc, #332]	@ (801110c <md5_process+0x66c>)
 8010fc0:	4413      	add	r3, r2
 8010fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010fc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fc6:	ea4f 3333 	mov.w	r3, r3, ror #12
 8010fca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010fcc:	4413      	add	r3, r2
 8010fce:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  9,  5, T25);
 8010fd0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fd4:	401a      	ands	r2, r3
 8010fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fd8:	43d9      	mvns	r1, r3
 8010fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010fdc:	400b      	ands	r3, r1
 8010fde:	431a      	orrs	r2, r3
 8010fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010fe2:	441a      	add	r2, r3
 8010fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fe6:	3324      	adds	r3, #36	@ 0x24
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	441a      	add	r2, r3
 8010fec:	4b48      	ldr	r3, [pc, #288]	@ (8011110 <md5_process+0x670>)
 8010fee:	4413      	add	r3, r2
 8010ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ff4:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8010ff8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010ffa:	4413      	add	r3, r2
 8010ffc:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c, 14,  9, T26);
 8010ffe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011002:	401a      	ands	r2, r3
 8011004:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011006:	43d9      	mvns	r1, r3
 8011008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801100a:	400b      	ands	r3, r1
 801100c:	431a      	orrs	r2, r3
 801100e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011010:	441a      	add	r2, r3
 8011012:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011014:	3338      	adds	r3, #56	@ 0x38
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	441a      	add	r2, r3
 801101a:	4b3e      	ldr	r3, [pc, #248]	@ (8011114 <md5_process+0x674>)
 801101c:	4413      	add	r3, r2
 801101e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011022:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8011026:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011028:	4413      	add	r3, r2
 801102a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  3, 14, T27);
 801102c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801102e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011030:	401a      	ands	r2, r3
 8011032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011034:	43d9      	mvns	r1, r3
 8011036:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011038:	400b      	ands	r3, r1
 801103a:	431a      	orrs	r2, r3
 801103c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801103e:	441a      	add	r2, r3
 8011040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011042:	330c      	adds	r3, #12
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	441a      	add	r2, r3
 8011048:	4b33      	ldr	r3, [pc, #204]	@ (8011118 <md5_process+0x678>)
 801104a:	4413      	add	r3, r2
 801104c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801104e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011050:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8011054:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011056:	4413      	add	r3, r2
 8011058:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  8, 20, T28);
 801105a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801105c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801105e:	401a      	ands	r2, r3
 8011060:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011062:	43d9      	mvns	r1, r3
 8011064:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011066:	400b      	ands	r3, r1
 8011068:	431a      	orrs	r2, r3
 801106a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801106c:	441a      	add	r2, r3
 801106e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011070:	3320      	adds	r3, #32
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	441a      	add	r2, r3
 8011076:	4b29      	ldr	r3, [pc, #164]	@ (801111c <md5_process+0x67c>)
 8011078:	4413      	add	r3, r2
 801107a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801107c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801107e:	ea4f 3333 	mov.w	r3, r3, ror #12
 8011082:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011084:	4413      	add	r3, r2
 8011086:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d, 13,  5, T29);
 8011088:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801108a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801108c:	401a      	ands	r2, r3
 801108e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011090:	43d9      	mvns	r1, r3
 8011092:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011094:	400b      	ands	r3, r1
 8011096:	431a      	orrs	r2, r3
 8011098:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801109a:	441a      	add	r2, r3
 801109c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801109e:	3334      	adds	r3, #52	@ 0x34
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	441a      	add	r2, r3
 80110a4:	4b1e      	ldr	r3, [pc, #120]	@ (8011120 <md5_process+0x680>)
 80110a6:	4413      	add	r3, r2
 80110a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80110ac:	ea4f 63f3 	mov.w	r3, r3, ror #27
 80110b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80110b2:	4413      	add	r3, r2
 80110b4:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  2,  9, T30);
 80110b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80110b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110ba:	401a      	ands	r2, r3
 80110bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110be:	43d9      	mvns	r1, r3
 80110c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110c2:	400b      	ands	r3, r1
 80110c4:	431a      	orrs	r2, r3
 80110c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110c8:	441a      	add	r2, r3
 80110ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80110cc:	3308      	adds	r3, #8
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	441a      	add	r2, r3
 80110d2:	4b14      	ldr	r3, [pc, #80]	@ (8011124 <md5_process+0x684>)
 80110d4:	4413      	add	r3, r2
 80110d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80110da:	ea4f 53f3 	mov.w	r3, r3, ror #23
 80110de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80110e0:	4413      	add	r3, r2
 80110e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  7, 14, T31);
 80110e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80110e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110e8:	401a      	ands	r2, r3
 80110ea:	e01d      	b.n	8011128 <md5_process+0x688>
 80110ec:	49b40821 	.word	0x49b40821
 80110f0:	f61e2562 	.word	0xf61e2562
 80110f4:	c040b340 	.word	0xc040b340
 80110f8:	265e5a51 	.word	0x265e5a51
 80110fc:	e9b6c7aa 	.word	0xe9b6c7aa
 8011100:	d62f105d 	.word	0xd62f105d
 8011104:	02441453 	.word	0x02441453
 8011108:	d8a1e681 	.word	0xd8a1e681
 801110c:	e7d3fbc8 	.word	0xe7d3fbc8
 8011110:	21e1cde6 	.word	0x21e1cde6
 8011114:	c33707d6 	.word	0xc33707d6
 8011118:	f4d50d87 	.word	0xf4d50d87
 801111c:	455a14ed 	.word	0x455a14ed
 8011120:	a9e3e905 	.word	0xa9e3e905
 8011124:	fcefa3f8 	.word	0xfcefa3f8
 8011128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801112a:	43d9      	mvns	r1, r3
 801112c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801112e:	400b      	ands	r3, r1
 8011130:	431a      	orrs	r2, r3
 8011132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011134:	441a      	add	r2, r3
 8011136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011138:	331c      	adds	r3, #28
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	441a      	add	r2, r3
 801113e:	4ba4      	ldr	r3, [pc, #656]	@ (80113d0 <md5_process+0x930>)
 8011140:	4413      	add	r3, r2
 8011142:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011144:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011146:	ea4f 43b3 	mov.w	r3, r3, ror #18
 801114a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801114c:	4413      	add	r3, r2
 801114e:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a, 12, 20, T32);
 8011150:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011152:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011154:	401a      	ands	r2, r3
 8011156:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011158:	43d9      	mvns	r1, r3
 801115a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801115c:	400b      	ands	r3, r1
 801115e:	431a      	orrs	r2, r3
 8011160:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011162:	441a      	add	r2, r3
 8011164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011166:	3330      	adds	r3, #48	@ 0x30
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	441a      	add	r2, r3
 801116c:	4b99      	ldr	r3, [pc, #612]	@ (80113d4 <md5_process+0x934>)
 801116e:	4413      	add	r3, r2
 8011170:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011172:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011174:	ea4f 3333 	mov.w	r3, r3, ror #12
 8011178:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801117a:	4413      	add	r3, r2
 801117c:	657b      	str	r3, [r7, #84]	@ 0x54
#define H(x, y, z) ((x) ^ (y) ^ (z))
#define SET(a, b, c, d, k, s, Ti)\
  t = a + H(b,c,d) + X[k] + Ti;\
  a = ROTATE_LEFT(t, s) + b
     /* Do the following 16 operations. */
    SET(a, b, c, d,  5,  4, T33);
 801117e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011180:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011182:	405a      	eors	r2, r3
 8011184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011186:	405a      	eors	r2, r3
 8011188:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801118a:	441a      	add	r2, r3
 801118c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801118e:	3314      	adds	r3, #20
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	4413      	add	r3, r2
 8011194:	f5a3 23b8 	sub.w	r3, r3, #376832	@ 0x5c000
 8011198:	f2a3 63be 	subw	r3, r3, #1726	@ 0x6be
 801119c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801119e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111a0:	ea4f 7333 	mov.w	r3, r3, ror #28
 80111a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80111a6:	4413      	add	r3, r2
 80111a8:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  8, 11, T34);
 80111aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80111ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111ae:	405a      	eors	r2, r3
 80111b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80111b2:	405a      	eors	r2, r3
 80111b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80111b6:	441a      	add	r2, r3
 80111b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80111ba:	3320      	adds	r3, #32
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	441a      	add	r2, r3
 80111c0:	4b85      	ldr	r3, [pc, #532]	@ (80113d8 <md5_process+0x938>)
 80111c2:	4413      	add	r3, r2
 80111c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80111c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111c8:	ea4f 5373 	mov.w	r3, r3, ror #21
 80111cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80111ce:	4413      	add	r3, r2
 80111d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 11, 16, T35);
 80111d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80111d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80111d6:	405a      	eors	r2, r3
 80111d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111da:	405a      	eors	r2, r3
 80111dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80111de:	441a      	add	r2, r3
 80111e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80111e2:	332c      	adds	r3, #44	@ 0x2c
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	441a      	add	r2, r3
 80111e8:	4b7c      	ldr	r3, [pc, #496]	@ (80113dc <md5_process+0x93c>)
 80111ea:	4413      	add	r3, r2
 80111ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80111ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111f0:	ea4f 4333 	mov.w	r3, r3, ror #16
 80111f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80111f6:	4413      	add	r3, r2
 80111f8:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a, 14, 23, T36);
 80111fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80111fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80111fe:	405a      	eors	r2, r3
 8011200:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011202:	405a      	eors	r2, r3
 8011204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011206:	441a      	add	r2, r3
 8011208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801120a:	3338      	adds	r3, #56	@ 0x38
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	441a      	add	r2, r3
 8011210:	4b73      	ldr	r3, [pc, #460]	@ (80113e0 <md5_process+0x940>)
 8011212:	4413      	add	r3, r2
 8011214:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011216:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011218:	ea4f 2373 	mov.w	r3, r3, ror #9
 801121c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801121e:	4413      	add	r3, r2
 8011220:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  1,  4, T37);
 8011222:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011226:	405a      	eors	r2, r3
 8011228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801122a:	405a      	eors	r2, r3
 801122c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801122e:	441a      	add	r2, r3
 8011230:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011232:	3304      	adds	r3, #4
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	441a      	add	r2, r3
 8011238:	4b6a      	ldr	r3, [pc, #424]	@ (80113e4 <md5_process+0x944>)
 801123a:	4413      	add	r3, r2
 801123c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801123e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011240:	ea4f 7333 	mov.w	r3, r3, ror #28
 8011244:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011246:	4413      	add	r3, r2
 8011248:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  4, 11, T38);
 801124a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801124c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801124e:	405a      	eors	r2, r3
 8011250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011252:	405a      	eors	r2, r3
 8011254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011256:	441a      	add	r2, r3
 8011258:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801125a:	3310      	adds	r3, #16
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	441a      	add	r2, r3
 8011260:	4b61      	ldr	r3, [pc, #388]	@ (80113e8 <md5_process+0x948>)
 8011262:	4413      	add	r3, r2
 8011264:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011268:	ea4f 5373 	mov.w	r3, r3, ror #21
 801126c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801126e:	4413      	add	r3, r2
 8011270:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  7, 16, T39);
 8011272:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011274:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011276:	405a      	eors	r2, r3
 8011278:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801127a:	405a      	eors	r2, r3
 801127c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801127e:	441a      	add	r2, r3
 8011280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011282:	331c      	adds	r3, #28
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	441a      	add	r2, r3
 8011288:	4b58      	ldr	r3, [pc, #352]	@ (80113ec <md5_process+0x94c>)
 801128a:	4413      	add	r3, r2
 801128c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801128e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011290:	ea4f 4333 	mov.w	r3, r3, ror #16
 8011294:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011296:	4413      	add	r3, r2
 8011298:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a, 10, 23, T40);
 801129a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801129c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801129e:	405a      	eors	r2, r3
 80112a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80112a2:	405a      	eors	r2, r3
 80112a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80112a6:	441a      	add	r2, r3
 80112a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112aa:	3328      	adds	r3, #40	@ 0x28
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	441a      	add	r2, r3
 80112b0:	4b4f      	ldr	r3, [pc, #316]	@ (80113f0 <md5_process+0x950>)
 80112b2:	4413      	add	r3, r2
 80112b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80112b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80112b8:	ea4f 2373 	mov.w	r3, r3, ror #9
 80112bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80112be:	4413      	add	r3, r2
 80112c0:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d, 13,  4, T41);
 80112c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80112c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112c6:	405a      	eors	r2, r3
 80112c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112ca:	405a      	eors	r2, r3
 80112cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80112ce:	441a      	add	r2, r3
 80112d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112d2:	3334      	adds	r3, #52	@ 0x34
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	441a      	add	r2, r3
 80112d8:	4b46      	ldr	r3, [pc, #280]	@ (80113f4 <md5_process+0x954>)
 80112da:	4413      	add	r3, r2
 80112dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80112de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80112e0:	ea4f 7333 	mov.w	r3, r3, ror #28
 80112e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80112e6:	4413      	add	r3, r2
 80112e8:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  0, 11, T42);
 80112ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80112ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80112ee:	405a      	eors	r2, r3
 80112f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112f2:	405a      	eors	r2, r3
 80112f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112f6:	441a      	add	r2, r3
 80112f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	441a      	add	r2, r3
 80112fe:	4b3e      	ldr	r3, [pc, #248]	@ (80113f8 <md5_process+0x958>)
 8011300:	4413      	add	r3, r2
 8011302:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011306:	ea4f 5373 	mov.w	r3, r3, ror #21
 801130a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801130c:	4413      	add	r3, r2
 801130e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  3, 16, T43);
 8011310:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011312:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011314:	405a      	eors	r2, r3
 8011316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011318:	405a      	eors	r2, r3
 801131a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801131c:	441a      	add	r2, r3
 801131e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011320:	330c      	adds	r3, #12
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	441a      	add	r2, r3
 8011326:	4b35      	ldr	r3, [pc, #212]	@ (80113fc <md5_process+0x95c>)
 8011328:	4413      	add	r3, r2
 801132a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801132c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801132e:	ea4f 4333 	mov.w	r3, r3, ror #16
 8011332:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011334:	4413      	add	r3, r2
 8011336:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  6, 23, T44);
 8011338:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801133a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801133c:	405a      	eors	r2, r3
 801133e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011340:	405a      	eors	r2, r3
 8011342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011344:	441a      	add	r2, r3
 8011346:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011348:	3318      	adds	r3, #24
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	441a      	add	r2, r3
 801134e:	4b2c      	ldr	r3, [pc, #176]	@ (8011400 <md5_process+0x960>)
 8011350:	4413      	add	r3, r2
 8011352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011354:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011356:	ea4f 2373 	mov.w	r3, r3, ror #9
 801135a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801135c:	4413      	add	r3, r2
 801135e:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  9,  4, T45);
 8011360:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011364:	405a      	eors	r2, r3
 8011366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011368:	405a      	eors	r2, r3
 801136a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801136c:	441a      	add	r2, r3
 801136e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011370:	3324      	adds	r3, #36	@ 0x24
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	441a      	add	r2, r3
 8011376:	4b23      	ldr	r3, [pc, #140]	@ (8011404 <md5_process+0x964>)
 8011378:	4413      	add	r3, r2
 801137a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801137c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801137e:	ea4f 7333 	mov.w	r3, r3, ror #28
 8011382:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011384:	4413      	add	r3, r2
 8011386:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c, 12, 11, T46);
 8011388:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801138a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801138c:	405a      	eors	r2, r3
 801138e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011390:	405a      	eors	r2, r3
 8011392:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011394:	441a      	add	r2, r3
 8011396:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011398:	3330      	adds	r3, #48	@ 0x30
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	441a      	add	r2, r3
 801139e:	4b1a      	ldr	r3, [pc, #104]	@ (8011408 <md5_process+0x968>)
 80113a0:	4413      	add	r3, r2
 80113a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80113a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113a6:	ea4f 5373 	mov.w	r3, r3, ror #21
 80113aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80113ac:	4413      	add	r3, r2
 80113ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 15, 16, T47);
 80113b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80113b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80113b4:	405a      	eors	r2, r3
 80113b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80113b8:	405a      	eors	r2, r3
 80113ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113bc:	441a      	add	r2, r3
 80113be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80113c0:	333c      	adds	r3, #60	@ 0x3c
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	441a      	add	r2, r3
 80113c6:	4b11      	ldr	r3, [pc, #68]	@ (801140c <md5_process+0x96c>)
 80113c8:	4413      	add	r3, r2
 80113ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80113cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113ce:	e01f      	b.n	8011410 <md5_process+0x970>
 80113d0:	676f02d9 	.word	0x676f02d9
 80113d4:	8d2a4c8a 	.word	0x8d2a4c8a
 80113d8:	8771f681 	.word	0x8771f681
 80113dc:	6d9d6122 	.word	0x6d9d6122
 80113e0:	fde5380c 	.word	0xfde5380c
 80113e4:	a4beea44 	.word	0xa4beea44
 80113e8:	4bdecfa9 	.word	0x4bdecfa9
 80113ec:	f6bb4b60 	.word	0xf6bb4b60
 80113f0:	bebfbc70 	.word	0xbebfbc70
 80113f4:	289b7ec6 	.word	0x289b7ec6
 80113f8:	eaa127fa 	.word	0xeaa127fa
 80113fc:	d4ef3085 	.word	0xd4ef3085
 8011400:	04881d05 	.word	0x04881d05
 8011404:	d9d4d039 	.word	0xd9d4d039
 8011408:	e6db99e5 	.word	0xe6db99e5
 801140c:	1fa27cf8 	.word	0x1fa27cf8
 8011410:	ea4f 4333 	mov.w	r3, r3, ror #16
 8011414:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011416:	4413      	add	r3, r2
 8011418:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  2, 23, T48);
 801141a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801141c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801141e:	405a      	eors	r2, r3
 8011420:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011422:	405a      	eors	r2, r3
 8011424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011426:	441a      	add	r2, r3
 8011428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801142a:	3308      	adds	r3, #8
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	441a      	add	r2, r3
 8011430:	4ba7      	ldr	r3, [pc, #668]	@ (80116d0 <md5_process+0xc30>)
 8011432:	4413      	add	r3, r2
 8011434:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011438:	ea4f 2373 	mov.w	r3, r3, ror #9
 801143c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801143e:	4413      	add	r3, r2
 8011440:	657b      	str	r3, [r7, #84]	@ 0x54
#define I(x, y, z) ((y) ^ ((x) | ~(z)))
#define SET(a, b, c, d, k, s, Ti)\
  t = a + I(b,c,d) + X[k] + Ti;\
  a = ROTATE_LEFT(t, s) + b
     /* Do the following 16 operations. */
    SET(a, b, c, d,  0,  6, T49);
 8011442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011444:	43da      	mvns	r2, r3
 8011446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011448:	431a      	orrs	r2, r3
 801144a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801144c:	405a      	eors	r2, r3
 801144e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011450:	441a      	add	r2, r3
 8011452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	441a      	add	r2, r3
 8011458:	4b9e      	ldr	r3, [pc, #632]	@ (80116d4 <md5_process+0xc34>)
 801145a:	4413      	add	r3, r2
 801145c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801145e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011460:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8011464:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011466:	4413      	add	r3, r2
 8011468:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  7, 10, T50);
 801146a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801146c:	43da      	mvns	r2, r3
 801146e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011470:	431a      	orrs	r2, r3
 8011472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011474:	405a      	eors	r2, r3
 8011476:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011478:	441a      	add	r2, r3
 801147a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801147c:	331c      	adds	r3, #28
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	441a      	add	r2, r3
 8011482:	4b95      	ldr	r3, [pc, #596]	@ (80116d8 <md5_process+0xc38>)
 8011484:	4413      	add	r3, r2
 8011486:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801148a:	ea4f 53b3 	mov.w	r3, r3, ror #22
 801148e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011490:	4413      	add	r3, r2
 8011492:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 14, 15, T51);
 8011494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011496:	43da      	mvns	r2, r3
 8011498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801149a:	431a      	orrs	r2, r3
 801149c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801149e:	405a      	eors	r2, r3
 80114a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80114a2:	441a      	add	r2, r3
 80114a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114a6:	3338      	adds	r3, #56	@ 0x38
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	441a      	add	r2, r3
 80114ac:	4b8b      	ldr	r3, [pc, #556]	@ (80116dc <md5_process+0xc3c>)
 80114ae:	4413      	add	r3, r2
 80114b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114b4:	ea4f 4373 	mov.w	r3, r3, ror #17
 80114b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80114ba:	4413      	add	r3, r2
 80114bc:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  5, 21, T52);
 80114be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80114c0:	43da      	mvns	r2, r3
 80114c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80114c4:	431a      	orrs	r2, r3
 80114c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114c8:	405a      	eors	r2, r3
 80114ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80114cc:	441a      	add	r2, r3
 80114ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114d0:	3314      	adds	r3, #20
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	441a      	add	r2, r3
 80114d6:	4b82      	ldr	r3, [pc, #520]	@ (80116e0 <md5_process+0xc40>)
 80114d8:	4413      	add	r3, r2
 80114da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114de:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80114e2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80114e4:	4413      	add	r3, r2
 80114e6:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d, 12,  6, T53);
 80114e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114ea:	43da      	mvns	r2, r3
 80114ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80114ee:	431a      	orrs	r2, r3
 80114f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80114f2:	405a      	eors	r2, r3
 80114f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80114f6:	441a      	add	r2, r3
 80114f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114fa:	3330      	adds	r3, #48	@ 0x30
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	441a      	add	r2, r3
 8011500:	4b78      	ldr	r3, [pc, #480]	@ (80116e4 <md5_process+0xc44>)
 8011502:	4413      	add	r3, r2
 8011504:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011508:	ea4f 63b3 	mov.w	r3, r3, ror #26
 801150c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801150e:	4413      	add	r3, r2
 8011510:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c,  3, 10, T54);
 8011512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011514:	43da      	mvns	r2, r3
 8011516:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011518:	431a      	orrs	r2, r3
 801151a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801151c:	405a      	eors	r2, r3
 801151e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011520:	441a      	add	r2, r3
 8011522:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011524:	330c      	adds	r3, #12
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	441a      	add	r2, r3
 801152a:	4b6f      	ldr	r3, [pc, #444]	@ (80116e8 <md5_process+0xc48>)
 801152c:	4413      	add	r3, r2
 801152e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011532:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8011536:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011538:	4413      	add	r3, r2
 801153a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b, 10, 15, T55);
 801153c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801153e:	43da      	mvns	r2, r3
 8011540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011542:	431a      	orrs	r2, r3
 8011544:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011546:	405a      	eors	r2, r3
 8011548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801154a:	441a      	add	r2, r3
 801154c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801154e:	3328      	adds	r3, #40	@ 0x28
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	4413      	add	r3, r2
 8011554:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011558:	f6a3 3383 	subw	r3, r3, #2947	@ 0xb83
 801155c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801155e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011560:	ea4f 4373 	mov.w	r3, r3, ror #17
 8011564:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011566:	4413      	add	r3, r2
 8011568:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  1, 21, T56);
 801156a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801156c:	43da      	mvns	r2, r3
 801156e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011570:	431a      	orrs	r2, r3
 8011572:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011574:	405a      	eors	r2, r3
 8011576:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011578:	441a      	add	r2, r3
 801157a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801157c:	3304      	adds	r3, #4
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	441a      	add	r2, r3
 8011582:	4b5a      	ldr	r3, [pc, #360]	@ (80116ec <md5_process+0xc4c>)
 8011584:	4413      	add	r3, r2
 8011586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801158a:	ea4f 23f3 	mov.w	r3, r3, ror #11
 801158e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011590:	4413      	add	r3, r2
 8011592:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  8,  6, T57);
 8011594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011596:	43da      	mvns	r2, r3
 8011598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801159a:	431a      	orrs	r2, r3
 801159c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801159e:	405a      	eors	r2, r3
 80115a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80115a2:	441a      	add	r2, r3
 80115a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115a6:	3320      	adds	r3, #32
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	441a      	add	r2, r3
 80115ac:	4b50      	ldr	r3, [pc, #320]	@ (80116f0 <md5_process+0xc50>)
 80115ae:	4413      	add	r3, r2
 80115b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80115b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115b4:	ea4f 63b3 	mov.w	r3, r3, ror #26
 80115b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80115ba:	4413      	add	r3, r2
 80115bc:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c, 15, 10, T58);
 80115be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80115c0:	43da      	mvns	r2, r3
 80115c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80115c4:	431a      	orrs	r2, r3
 80115c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80115c8:	405a      	eors	r2, r3
 80115ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115cc:	441a      	add	r2, r3
 80115ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115d0:	333c      	adds	r3, #60	@ 0x3c
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	441a      	add	r2, r3
 80115d6:	4b47      	ldr	r3, [pc, #284]	@ (80116f4 <md5_process+0xc54>)
 80115d8:	4413      	add	r3, r2
 80115da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80115dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115de:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80115e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80115e4:	4413      	add	r3, r2
 80115e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  6, 15, T59);
 80115e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80115ea:	43da      	mvns	r2, r3
 80115ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115ee:	431a      	orrs	r2, r3
 80115f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80115f2:	405a      	eors	r2, r3
 80115f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80115f6:	441a      	add	r2, r3
 80115f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115fa:	3318      	adds	r3, #24
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	441a      	add	r2, r3
 8011600:	4b3d      	ldr	r3, [pc, #244]	@ (80116f8 <md5_process+0xc58>)
 8011602:	4413      	add	r3, r2
 8011604:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011608:	ea4f 4373 	mov.w	r3, r3, ror #17
 801160c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801160e:	4413      	add	r3, r2
 8011610:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a, 13, 21, T60);
 8011612:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011614:	43da      	mvns	r2, r3
 8011616:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011618:	431a      	orrs	r2, r3
 801161a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801161c:	405a      	eors	r2, r3
 801161e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011620:	441a      	add	r2, r3
 8011622:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011624:	3334      	adds	r3, #52	@ 0x34
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	441a      	add	r2, r3
 801162a:	4b34      	ldr	r3, [pc, #208]	@ (80116fc <md5_process+0xc5c>)
 801162c:	4413      	add	r3, r2
 801162e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011630:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011632:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8011636:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011638:	4413      	add	r3, r2
 801163a:	657b      	str	r3, [r7, #84]	@ 0x54
    SET(a, b, c, d,  4,  6, T61);
 801163c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801163e:	43da      	mvns	r2, r3
 8011640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011642:	431a      	orrs	r2, r3
 8011644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011646:	405a      	eors	r2, r3
 8011648:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801164a:	441a      	add	r2, r3
 801164c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801164e:	3310      	adds	r3, #16
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	441a      	add	r2, r3
 8011654:	4b2a      	ldr	r3, [pc, #168]	@ (8011700 <md5_process+0xc60>)
 8011656:	4413      	add	r3, r2
 8011658:	64bb      	str	r3, [r7, #72]	@ 0x48
 801165a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801165c:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8011660:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011662:	4413      	add	r3, r2
 8011664:	65bb      	str	r3, [r7, #88]	@ 0x58
    SET(d, a, b, c, 11, 10, T62);
 8011666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011668:	43da      	mvns	r2, r3
 801166a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801166c:	431a      	orrs	r2, r3
 801166e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011670:	405a      	eors	r2, r3
 8011672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011674:	441a      	add	r2, r3
 8011676:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011678:	332c      	adds	r3, #44	@ 0x2c
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	441a      	add	r2, r3
 801167e:	4b21      	ldr	r3, [pc, #132]	@ (8011704 <md5_process+0xc64>)
 8011680:	4413      	add	r3, r2
 8011682:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011686:	ea4f 53b3 	mov.w	r3, r3, ror #22
 801168a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801168c:	4413      	add	r3, r2
 801168e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SET(c, d, a, b,  2, 15, T63);
 8011690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011692:	43da      	mvns	r2, r3
 8011694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011696:	431a      	orrs	r2, r3
 8011698:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801169a:	405a      	eors	r2, r3
 801169c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801169e:	441a      	add	r2, r3
 80116a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80116a2:	3308      	adds	r3, #8
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	441a      	add	r2, r3
 80116a8:	4b17      	ldr	r3, [pc, #92]	@ (8011708 <md5_process+0xc68>)
 80116aa:	4413      	add	r3, r2
 80116ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80116ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80116b0:	ea4f 4373 	mov.w	r3, r3, ror #17
 80116b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80116b6:	4413      	add	r3, r2
 80116b8:	653b      	str	r3, [r7, #80]	@ 0x50
    SET(b, c, d, a,  9, 21, T64);
 80116ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80116bc:	43da      	mvns	r2, r3
 80116be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80116c0:	431a      	orrs	r2, r3
 80116c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80116c4:	405a      	eors	r2, r3
 80116c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80116c8:	441a      	add	r2, r3
 80116ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80116cc:	e01e      	b.n	801170c <md5_process+0xc6c>
 80116ce:	bf00      	nop
 80116d0:	c4ac5665 	.word	0xc4ac5665
 80116d4:	f4292244 	.word	0xf4292244
 80116d8:	432aff97 	.word	0x432aff97
 80116dc:	ab9423a7 	.word	0xab9423a7
 80116e0:	fc93a039 	.word	0xfc93a039
 80116e4:	655b59c3 	.word	0x655b59c3
 80116e8:	8f0ccc92 	.word	0x8f0ccc92
 80116ec:	85845dd1 	.word	0x85845dd1
 80116f0:	6fa87e4f 	.word	0x6fa87e4f
 80116f4:	fe2ce6e0 	.word	0xfe2ce6e0
 80116f8:	a3014314 	.word	0xa3014314
 80116fc:	4e0811a1 	.word	0x4e0811a1
 8011700:	f7537e82 	.word	0xf7537e82
 8011704:	bd3af235 	.word	0xbd3af235
 8011708:	2ad7d2bb 	.word	0x2ad7d2bb
 801170c:	3324      	adds	r3, #36	@ 0x24
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	441a      	add	r2, r3
 8011712:	4b12      	ldr	r3, [pc, #72]	@ (801175c <md5_process+0xcbc>)
 8011714:	4413      	add	r3, r2
 8011716:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801171a:	ea4f 23f3 	mov.w	r3, r3, ror #11
 801171e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011720:	4413      	add	r3, r2
 8011722:	657b      	str	r3, [r7, #84]	@ 0x54
#undef SET

     /* Then perform the following additions. (That is increment each
        of the four registers by the value it had before this block
        was started.) */
    pms->abcd[0] += a;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	689a      	ldr	r2, [r3, #8]
 8011728:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801172a:	441a      	add	r2, r3
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	609a      	str	r2, [r3, #8]
    pms->abcd[1] += b;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	68da      	ldr	r2, [r3, #12]
 8011734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011736:	441a      	add	r2, r3
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	60da      	str	r2, [r3, #12]
    pms->abcd[2] += c;
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	691a      	ldr	r2, [r3, #16]
 8011740:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011742:	441a      	add	r2, r3
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	611a      	str	r2, [r3, #16]
    pms->abcd[3] += d;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	695a      	ldr	r2, [r3, #20]
 801174c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801174e:	441a      	add	r2, r3
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	615a      	str	r2, [r3, #20]
}
 8011754:	bf00      	nop
 8011756:	3768      	adds	r7, #104	@ 0x68
 8011758:	46bd      	mov	sp, r7
 801175a:	bd80      	pop	{r7, pc}
 801175c:	eb86d391 	.word	0xeb86d391

08011760 <md5_init>:

void
md5_init(md5_state_t *pms)
{
 8011760:	b480      	push	{r7}
 8011762:	b083      	sub	sp, #12
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
    pms->count[0] = pms->count[1] = 0;
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2200      	movs	r2, #0
 801176c:	605a      	str	r2, [r3, #4]
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	685a      	ldr	r2, [r3, #4]
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	601a      	str	r2, [r3, #0]
    pms->abcd[0] = 0x67452301;
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	4a08      	ldr	r2, [pc, #32]	@ (801179c <md5_init+0x3c>)
 801177a:	609a      	str	r2, [r3, #8]
    pms->abcd[1] = /*0xefcdab89*/ T_MASK ^ 0x10325476;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	4a08      	ldr	r2, [pc, #32]	@ (80117a0 <md5_init+0x40>)
 8011780:	60da      	str	r2, [r3, #12]
    pms->abcd[2] = /*0x98badcfe*/ T_MASK ^ 0x67452301;
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	4a07      	ldr	r2, [pc, #28]	@ (80117a4 <md5_init+0x44>)
 8011786:	611a      	str	r2, [r3, #16]
    pms->abcd[3] = 0x10325476;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	4a07      	ldr	r2, [pc, #28]	@ (80117a8 <md5_init+0x48>)
 801178c:	615a      	str	r2, [r3, #20]
}
 801178e:	bf00      	nop
 8011790:	370c      	adds	r7, #12
 8011792:	46bd      	mov	sp, r7
 8011794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011798:	4770      	bx	lr
 801179a:	bf00      	nop
 801179c:	67452301 	.word	0x67452301
 80117a0:	efcdab89 	.word	0xefcdab89
 80117a4:	98badcfe 	.word	0x98badcfe
 80117a8:	10325476 	.word	0x10325476

080117ac <md5_append>:

void
md5_append(md5_state_t *pms, const md5_byte_t *data, long nbytes)
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b08a      	sub	sp, #40	@ 0x28
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	60f8      	str	r0, [r7, #12]
 80117b4:	60b9      	str	r1, [r7, #8]
 80117b6:	607a      	str	r2, [r7, #4]
    const md5_byte_t *p = data;
 80117b8:	68bb      	ldr	r3, [r7, #8]
 80117ba:	627b      	str	r3, [r7, #36]	@ 0x24
    long left = nbytes;
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	623b      	str	r3, [r7, #32]
    long offset = (pms->count[0] >> 3) & 63;
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	681b      	ldr	r3, [r3, #0]
 80117c4:	08db      	lsrs	r3, r3, #3
 80117c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80117ca:	61fb      	str	r3, [r7, #28]
    md5_word_t nbits = (md5_word_t)(nbytes << 3);
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	00db      	lsls	r3, r3, #3
 80117d0:	61bb      	str	r3, [r7, #24]

    if (nbytes <= 0)
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	dd5a      	ble.n	801188e <md5_append+0xe2>
      return;

    /* Update the message length. */
    pms->count[1] += nbytes >> 29;
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	685b      	ldr	r3, [r3, #4]
 80117dc:	687a      	ldr	r2, [r7, #4]
 80117de:	1752      	asrs	r2, r2, #29
 80117e0:	441a      	add	r2, r3
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	605a      	str	r2, [r3, #4]
    pms->count[0] += nbits;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	681a      	ldr	r2, [r3, #0]
 80117ea:	69bb      	ldr	r3, [r7, #24]
 80117ec:	441a      	add	r2, r3
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	601a      	str	r2, [r3, #0]
    if (pms->count[0] < nbits)
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	69ba      	ldr	r2, [r7, #24]
 80117f8:	429a      	cmp	r2, r3
 80117fa:	d904      	bls.n	8011806 <md5_append+0x5a>
      pms->count[1]++;
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	685b      	ldr	r3, [r3, #4]
 8011800:	1c5a      	adds	r2, r3, #1
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	605a      	str	r2, [r3, #4]

    /* Process an initial partial block. */
    if (offset) {
 8011806:	69fb      	ldr	r3, [r7, #28]
 8011808:	2b00      	cmp	r3, #0
 801180a:	d032      	beq.n	8011872 <md5_append+0xc6>
      long copy = (offset + nbytes > 64 ? 64 - offset : nbytes);
 801180c:	69fa      	ldr	r2, [r7, #28]
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	4413      	add	r3, r2
 8011812:	2b40      	cmp	r3, #64	@ 0x40
 8011814:	dd03      	ble.n	801181e <md5_append+0x72>
 8011816:	69fb      	ldr	r3, [r7, #28]
 8011818:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 801181c:	e000      	b.n	8011820 <md5_append+0x74>
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	617b      	str	r3, [r7, #20]

      (void)md5_memcpy(pms->buf + offset, p, copy);
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	f103 0218 	add.w	r2, r3, #24
 8011828:	69fb      	ldr	r3, [r7, #28]
 801182a:	4413      	add	r3, r2
 801182c:	697a      	ldr	r2, [r7, #20]
 801182e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011830:	4618      	mov	r0, r3
 8011832:	f7ff f915 	bl	8010a60 <md5_memcpy>
      if (offset + copy < 64)
 8011836:	69fa      	ldr	r2, [r7, #28]
 8011838:	697b      	ldr	r3, [r7, #20]
 801183a:	4413      	add	r3, r2
 801183c:	2b3f      	cmp	r3, #63	@ 0x3f
 801183e:	dd28      	ble.n	8011892 <md5_append+0xe6>
          return;
      p += copy;
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011844:	4413      	add	r3, r2
 8011846:	627b      	str	r3, [r7, #36]	@ 0x24
      left -= copy;
 8011848:	6a3a      	ldr	r2, [r7, #32]
 801184a:	697b      	ldr	r3, [r7, #20]
 801184c:	1ad3      	subs	r3, r2, r3
 801184e:	623b      	str	r3, [r7, #32]
      md5_process(pms, pms->buf);
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	3318      	adds	r3, #24
 8011854:	4619      	mov	r1, r3
 8011856:	68f8      	ldr	r0, [r7, #12]
 8011858:	f7ff f922 	bl	8010aa0 <md5_process>
    }

    /* Process full blocks. */
    for (; left >= 64; p += 64, left -= 64)
 801185c:	e009      	b.n	8011872 <md5_append+0xc6>
      md5_process(pms, p);
 801185e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011860:	68f8      	ldr	r0, [r7, #12]
 8011862:	f7ff f91d 	bl	8010aa0 <md5_process>
    for (; left >= 64; p += 64, left -= 64)
 8011866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011868:	3340      	adds	r3, #64	@ 0x40
 801186a:	627b      	str	r3, [r7, #36]	@ 0x24
 801186c:	6a3b      	ldr	r3, [r7, #32]
 801186e:	3b40      	subs	r3, #64	@ 0x40
 8011870:	623b      	str	r3, [r7, #32]
 8011872:	6a3b      	ldr	r3, [r7, #32]
 8011874:	2b3f      	cmp	r3, #63	@ 0x3f
 8011876:	dcf2      	bgt.n	801185e <md5_append+0xb2>

    /* Process a final partial block. */
    if (left)
 8011878:	6a3b      	ldr	r3, [r7, #32]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d00a      	beq.n	8011894 <md5_append+0xe8>
      (void)md5_memcpy(pms->buf, p, left);
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	3318      	adds	r3, #24
 8011882:	6a3a      	ldr	r2, [r7, #32]
 8011884:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011886:	4618      	mov	r0, r3
 8011888:	f7ff f8ea 	bl	8010a60 <md5_memcpy>
 801188c:	e002      	b.n	8011894 <md5_append+0xe8>
      return;
 801188e:	bf00      	nop
 8011890:	e000      	b.n	8011894 <md5_append+0xe8>
          return;
 8011892:	bf00      	nop
}
 8011894:	3728      	adds	r7, #40	@ 0x28
 8011896:	46bd      	mov	sp, r7
 8011898:	bd80      	pop	{r7, pc}
	...

0801189c <md5_finish>:

void
md5_finish(md5_state_t *pms, md5_byte_t digest[16])
{
 801189c:	b580      	push	{r7, lr}
 801189e:	b086      	sub	sp, #24
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	6078      	str	r0, [r7, #4]
 80118a4:	6039      	str	r1, [r7, #0]
    };
    md5_byte_t data[8];
    long i;

    /* Save the length before padding. */
    for (i = 0; i < 8; ++i)
 80118a6:	2300      	movs	r3, #0
 80118a8:	617b      	str	r3, [r7, #20]
 80118aa:	e014      	b.n	80118d6 <md5_finish+0x3a>
      data[i] = (md5_byte_t)(pms->count[i >> 2] >> ((i & 3) << 3));
 80118ac:	697b      	ldr	r3, [r7, #20]
 80118ae:	109a      	asrs	r2, r3, #2
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	00db      	lsls	r3, r3, #3
 80118ba:	f003 0318 	and.w	r3, r3, #24
 80118be:	fa22 f303 	lsr.w	r3, r2, r3
 80118c2:	b2d9      	uxtb	r1, r3
 80118c4:	f107 020c 	add.w	r2, r7, #12
 80118c8:	697b      	ldr	r3, [r7, #20]
 80118ca:	4413      	add	r3, r2
 80118cc:	460a      	mov	r2, r1
 80118ce:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8; ++i)
 80118d0:	697b      	ldr	r3, [r7, #20]
 80118d2:	3301      	adds	r3, #1
 80118d4:	617b      	str	r3, [r7, #20]
 80118d6:	697b      	ldr	r3, [r7, #20]
 80118d8:	2b07      	cmp	r3, #7
 80118da:	dde7      	ble.n	80118ac <md5_finish+0x10>
    /* Pad to 56 bytes mod 64. */
    md5_append(pms, pad, ((55 - (pms->count[0] >> 3)) & 63) + 1);
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	08db      	lsrs	r3, r3, #3
 80118e2:	f1c3 0337 	rsb	r3, r3, #55	@ 0x37
 80118e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80118ea:	3301      	adds	r3, #1
 80118ec:	461a      	mov	r2, r3
 80118ee:	4915      	ldr	r1, [pc, #84]	@ (8011944 <md5_finish+0xa8>)
 80118f0:	6878      	ldr	r0, [r7, #4]
 80118f2:	f7ff ff5b 	bl	80117ac <md5_append>
    /* Append the length. */
    md5_append(pms, data, 8);
 80118f6:	f107 030c 	add.w	r3, r7, #12
 80118fa:	2208      	movs	r2, #8
 80118fc:	4619      	mov	r1, r3
 80118fe:	6878      	ldr	r0, [r7, #4]
 8011900:	f7ff ff54 	bl	80117ac <md5_append>
    for (i = 0; i < 16; ++i)
 8011904:	2300      	movs	r3, #0
 8011906:	617b      	str	r3, [r7, #20]
 8011908:	e013      	b.n	8011932 <md5_finish+0x96>
      digest[i] = (md5_byte_t)(pms->abcd[i >> 2] >> ((i & 3) << 3));
 801190a:	697b      	ldr	r3, [r7, #20]
 801190c:	109a      	asrs	r2, r3, #2
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	3202      	adds	r2, #2
 8011912:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011916:	697b      	ldr	r3, [r7, #20]
 8011918:	00db      	lsls	r3, r3, #3
 801191a:	f003 0318 	and.w	r3, r3, #24
 801191e:	fa22 f103 	lsr.w	r1, r2, r3
 8011922:	697b      	ldr	r3, [r7, #20]
 8011924:	683a      	ldr	r2, [r7, #0]
 8011926:	4413      	add	r3, r2
 8011928:	b2ca      	uxtb	r2, r1
 801192a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 16; ++i)
 801192c:	697b      	ldr	r3, [r7, #20]
 801192e:	3301      	adds	r3, #1
 8011930:	617b      	str	r3, [r7, #20]
 8011932:	697b      	ldr	r3, [r7, #20]
 8011934:	2b0f      	cmp	r3, #15
 8011936:	dde8      	ble.n	801190a <md5_finish+0x6e>
}
 8011938:	bf00      	nop
 801193a:	bf00      	nop
 801193c:	3718      	adds	r7, #24
 801193e:	46bd      	mov	sp, r7
 8011940:	bd80      	pop	{r7, pc}
 8011942:	bf00      	nop
 8011944:	080237bc 	.word	0x080237bc

08011948 <DEV_RemoveChannelFiles>:
int DEV_RemoveChannelFiles(PCHANNELINSTANCE ptChannel, uint32_t ulChannel,
                           PFN_TRANSFER_PACKET    pfnTransferPacket,
                           PFN_RECV_PKT_CALLBACK  pfnRecvPacket,
                           void*                  pvUser,
                           char*                  szExceptFile)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b092      	sub	sp, #72	@ 0x48
 801194c:	af02      	add	r7, sp, #8
 801194e:	60f8      	str	r0, [r7, #12]
 8011950:	60b9      	str	r1, [r7, #8]
 8011952:	607a      	str	r2, [r7, #4]
 8011954:	603b      	str	r3, [r7, #0]
  /* Try to find file with the extension *.nxm, *.nxf, *.mod and remove it */
  CIFX_DIRECTORYENTRY tDirectoryEntry;
  int32_t             lRet            = CIFX_NO_ERROR;
 8011956:	2300      	movs	r3, #0
 8011958:	63fb      	str	r3, [r7, #60]	@ 0x3c
  int                 fFindFirst      = 1;
 801195a:	2301      	movs	r3, #1
 801195c:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Search for all firmware files. If one is found. delete it an start with find first again, */
  /* because we can't store a directory list in here */
  do
  {
    if ( fFindFirst)
 801195e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011960:	2b00      	cmp	r3, #0
 8011962:	d044      	beq.n	80119ee <DEV_RemoveChannelFiles+0xa6>
    {
       OS_Memset(&tDirectoryEntry, 0, sizeof(tDirectoryEntry));
 8011964:	f107 0314 	add.w	r3, r7, #20
 8011968:	2219      	movs	r2, #25
 801196a:	2100      	movs	r1, #0
 801196c:	4618      	mov	r0, r3
 801196e:	f7fe f9e9 	bl	800fd44 <OS_Memset>

      /* Search first file */
      if ( !(CIFX_NO_ERROR == (lRet = xSysdeviceFindFirstFile( ptChannel, ulChannel, &tDirectoryEntry, pfnRecvPacket, pvUser))))
 8011972:	f107 0214 	add.w	r2, r7, #20
 8011976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011978:	9300      	str	r3, [sp, #0]
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	68b9      	ldr	r1, [r7, #8]
 801197e:	68f8      	ldr	r0, [r7, #12]
 8011980:	f001 ffec 	bl	801395c <xSysdeviceFindFirstFile>
 8011984:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8011986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011988:	2b00      	cmp	r3, #0
 801198a:	d171      	bne.n	8011a70 <DEV_RemoveChannelFiles+0x128>
        /* No more files, or error during find first */
        break;
      } else
      {
        /* Is this a valid file name */
        int iStrlen = OS_Strlen(tDirectoryEntry.szFilename);
 801198c:	f107 0314 	add.w	r3, r7, #20
 8011990:	3304      	adds	r3, #4
 8011992:	4618      	mov	r0, r3
 8011994:	f7fe fbec 	bl	8010170 <OS_Strlen>
 8011998:	6338      	str	r0, [r7, #48]	@ 0x30
        if( iStrlen >= CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 801199a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801199c:	2b04      	cmp	r3, #4
 801199e:	dd23      	ble.n	80119e8 <DEV_RemoveChannelFiles+0xa0>
        {
          if( !((NULL != szExceptFile)                                                          &&
 80119a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d013      	beq.n	80119ce <DEV_RemoveChannelFiles+0x86>
                (4 == OS_Strlen(szExceptFile))                                                  &&
 80119a6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80119a8:	f7fe fbe2 	bl	8010170 <OS_Strlen>
 80119ac:	4603      	mov	r3, r0
          if( !((NULL != szExceptFile)                                                          &&
 80119ae:	2b04      	cmp	r3, #4
 80119b0:	d10d      	bne.n	80119ce <DEV_RemoveChannelFiles+0x86>
                (0 == OS_Strnicmp( szExceptFile, &tDirectoryEntry.szFilename[iStrlen - 4], 4)))   )
 80119b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b4:	3b04      	subs	r3, #4
 80119b6:	f107 0214 	add.w	r2, r7, #20
 80119ba:	4413      	add	r3, r2
 80119bc:	3304      	adds	r3, #4
 80119be:	2204      	movs	r2, #4
 80119c0:	4619      	mov	r1, r3
 80119c2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80119c4:	f7fe fbc4 	bl	8010150 <OS_Strnicmp>
 80119c8:	4603      	mov	r3, r0
          if( !((NULL != szExceptFile)                                                          &&
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d04b      	beq.n	8011a66 <DEV_RemoveChannelFiles+0x11e>
          {
            /* Delete file and continue with find first file again */
            (void)DEV_DeleteFile( ptChannel, ulChannel, tDirectoryEntry.szFilename, pfnTransferPacket, pfnRecvPacket, pvUser);
 80119ce:	f107 0314 	add.w	r3, r7, #20
 80119d2:	1d1a      	adds	r2, r3, #4
 80119d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80119d6:	9301      	str	r3, [sp, #4]
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	9300      	str	r3, [sp, #0]
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	68b9      	ldr	r1, [r7, #8]
 80119e0:	68f8      	ldr	r0, [r7, #12]
 80119e2:	f000 f937 	bl	8011c54 <DEV_DeleteFile>
 80119e6:	e03e      	b.n	8011a66 <DEV_RemoveChannelFiles+0x11e>
          }
        } else
        {
          /* Not a valid file, search next file */
          fFindFirst = 0;
 80119e8:	2300      	movs	r3, #0
 80119ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80119ec:	e03b      	b.n	8011a66 <DEV_RemoveChannelFiles+0x11e>
        }
      }
    } else
    {
      /* Search for more files */
      if ( !(CIFX_NO_ERROR == (lRet = xSysdeviceFindNextFile( ptChannel, ulChannel, &tDirectoryEntry, pfnRecvPacket, pvUser))))
 80119ee:	f107 0214 	add.w	r2, r7, #20
 80119f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80119f4:	9300      	str	r3, [sp, #0]
 80119f6:	683b      	ldr	r3, [r7, #0]
 80119f8:	68b9      	ldr	r1, [r7, #8]
 80119fa:	68f8      	ldr	r0, [r7, #12]
 80119fc:	f002 f8aa 	bl	8013b54 <xSysdeviceFindNextFile>
 8011a00:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8011a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d135      	bne.n	8011a74 <DEV_RemoveChannelFiles+0x12c>
        /* No more files, or error during find next */
        break;
      } else
      {
        /* Is this a valid file name */
        int iStrlen = OS_Strlen(tDirectoryEntry.szFilename);
 8011a08:	f107 0314 	add.w	r3, r7, #20
 8011a0c:	3304      	adds	r3, #4
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f7fe fbae 	bl	8010170 <OS_Strlen>
 8011a14:	6378      	str	r0, [r7, #52]	@ 0x34
        if( iStrlen >= CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 8011a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a18:	2b04      	cmp	r3, #4
 8011a1a:	dd24      	ble.n	8011a66 <DEV_RemoveChannelFiles+0x11e>
        {
          /* If firmware file, delete it, else search until all files checked */
          if( !((NULL != szExceptFile)                                            &&
 8011a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d013      	beq.n	8011a4a <DEV_RemoveChannelFiles+0x102>
                (4 == OS_Strlen(szExceptFile))                                    &&
 8011a22:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8011a24:	f7fe fba4 	bl	8010170 <OS_Strlen>
 8011a28:	4603      	mov	r3, r0
          if( !((NULL != szExceptFile)                                            &&
 8011a2a:	2b04      	cmp	r3, #4
 8011a2c:	d10d      	bne.n	8011a4a <DEV_RemoveChannelFiles+0x102>
                (0 == OS_Strnicmp( szExceptFile, &tDirectoryEntry.szFilename[iStrlen - 4], 4)))   )
 8011a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a30:	3b04      	subs	r3, #4
 8011a32:	f107 0214 	add.w	r2, r7, #20
 8011a36:	4413      	add	r3, r2
 8011a38:	3304      	adds	r3, #4
 8011a3a:	2204      	movs	r2, #4
 8011a3c:	4619      	mov	r1, r3
 8011a3e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8011a40:	f7fe fb86 	bl	8010150 <OS_Strnicmp>
 8011a44:	4603      	mov	r3, r0
          if( !((NULL != szExceptFile)                                            &&
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d00d      	beq.n	8011a66 <DEV_RemoveChannelFiles+0x11e>
          {
            /* Delete the file and start with find first again */
            (void)DEV_DeleteFile( ptChannel, ulChannel, tDirectoryEntry.szFilename, pfnTransferPacket, pfnRecvPacket, pvUser);
 8011a4a:	f107 0314 	add.w	r3, r7, #20
 8011a4e:	1d1a      	adds	r2, r3, #4
 8011a50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a52:	9301      	str	r3, [sp, #4]
 8011a54:	683b      	ldr	r3, [r7, #0]
 8011a56:	9300      	str	r3, [sp, #0]
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	68b9      	ldr	r1, [r7, #8]
 8011a5c:	68f8      	ldr	r0, [r7, #12]
 8011a5e:	f000 f8f9 	bl	8011c54 <DEV_DeleteFile>
            fFindFirst = 1;
 8011a62:	2301      	movs	r3, #1
 8011a64:	63bb      	str	r3, [r7, #56]	@ 0x38
          }
        }
      }
    }
  } while ( CIFX_NO_ERROR == lRet);
 8011a66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	f43f af78 	beq.w	801195e <DEV_RemoveChannelFiles+0x16>
 8011a6e:	e002      	b.n	8011a76 <DEV_RemoveChannelFiles+0x12e>
        break;
 8011a70:	bf00      	nop
 8011a72:	e000      	b.n	8011a76 <DEV_RemoveChannelFiles+0x12e>
        break;
 8011a74:	bf00      	nop

  return 1;
 8011a76:	2301      	movs	r3, #1
}
 8011a78:	4618      	mov	r0, r3
 8011a7a:	3740      	adds	r7, #64	@ 0x40
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	bd80      	pop	{r7, pc}

08011a80 <DEV_IsFWFile>:
/*! Check if we have a firmware file
*   \param pszFileName      Input file name
*   \return 1 on success                                                     */
/*****************************************************************************/
int DEV_IsFWFile( char* pszFileName)
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b084      	sub	sp, #16
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
  /* Check if we have a .NXO, .NXF,.NXM or .MOD extension */
  int fRet    = 0;
 8011a88:	2300      	movs	r3, #0
 8011a8a:	60fb      	str	r3, [r7, #12]
  int iStrlen = OS_Strlen(pszFileName);
 8011a8c:	6878      	ldr	r0, [r7, #4]
 8011a8e:	f7fe fb6f 	bl	8010170 <OS_Strlen>
 8011a92:	60b8      	str	r0, [r7, #8]

  if( iStrlen >= CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 8011a94:	68bb      	ldr	r3, [r7, #8]
 8011a96:	2b04      	cmp	r3, #4
 8011a98:	dd31      	ble.n	8011afe <DEV_IsFWFile+0x7e>
  {
    if ( (0 == OS_Strnicmp( HIL_FILE_EXTENSION_FIRMWARE,     &pszFileName[iStrlen - 4], 4) ) ||
 8011a9a:	68bb      	ldr	r3, [r7, #8]
 8011a9c:	3b04      	subs	r3, #4
 8011a9e:	687a      	ldr	r2, [r7, #4]
 8011aa0:	4413      	add	r3, r2
 8011aa2:	2204      	movs	r2, #4
 8011aa4:	4619      	mov	r1, r3
 8011aa6:	4818      	ldr	r0, [pc, #96]	@ (8011b08 <DEV_IsFWFile+0x88>)
 8011aa8:	f7fe fb52 	bl	8010150 <OS_Strnicmp>
 8011aac:	4603      	mov	r3, r0
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d023      	beq.n	8011afa <DEV_IsFWFile+0x7a>
         (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NXM_FIRMWARE, &pszFileName[iStrlen - 4], 4) ) ||
 8011ab2:	68bb      	ldr	r3, [r7, #8]
 8011ab4:	3b04      	subs	r3, #4
 8011ab6:	687a      	ldr	r2, [r7, #4]
 8011ab8:	4413      	add	r3, r2
 8011aba:	2204      	movs	r2, #4
 8011abc:	4619      	mov	r1, r3
 8011abe:	4813      	ldr	r0, [pc, #76]	@ (8011b0c <DEV_IsFWFile+0x8c>)
 8011ac0:	f7fe fb46 	bl	8010150 <OS_Strnicmp>
 8011ac4:	4603      	mov	r3, r0
    if ( (0 == OS_Strnicmp( HIL_FILE_EXTENSION_FIRMWARE,     &pszFileName[iStrlen - 4], 4) ) ||
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d017      	beq.n	8011afa <DEV_IsFWFile+0x7a>
         (0 == OS_Strnicmp( HIL_FILE_EXTENSION_OPTION,       &pszFileName[iStrlen - 4], 4) ) ||
 8011aca:	68bb      	ldr	r3, [r7, #8]
 8011acc:	3b04      	subs	r3, #4
 8011ace:	687a      	ldr	r2, [r7, #4]
 8011ad0:	4413      	add	r3, r2
 8011ad2:	2204      	movs	r2, #4
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	480e      	ldr	r0, [pc, #56]	@ (8011b10 <DEV_IsFWFile+0x90>)
 8011ad8:	f7fe fb3a 	bl	8010150 <OS_Strnicmp>
 8011adc:	4603      	mov	r3, r0
         (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NXM_FIRMWARE, &pszFileName[iStrlen - 4], 4) ) ||
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d00b      	beq.n	8011afa <DEV_IsFWFile+0x7a>
         (0 == OS_Strnicmp( ".MOD", &pszFileName[iStrlen - 4], 4) )  )
 8011ae2:	68bb      	ldr	r3, [r7, #8]
 8011ae4:	3b04      	subs	r3, #4
 8011ae6:	687a      	ldr	r2, [r7, #4]
 8011ae8:	4413      	add	r3, r2
 8011aea:	2204      	movs	r2, #4
 8011aec:	4619      	mov	r1, r3
 8011aee:	4809      	ldr	r0, [pc, #36]	@ (8011b14 <DEV_IsFWFile+0x94>)
 8011af0:	f7fe fb2e 	bl	8010150 <OS_Strnicmp>
 8011af4:	4603      	mov	r3, r0
         (0 == OS_Strnicmp( HIL_FILE_EXTENSION_OPTION,       &pszFileName[iStrlen - 4], 4) ) ||
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d101      	bne.n	8011afe <DEV_IsFWFile+0x7e>
    {
      fRet = 1;
 8011afa:	2301      	movs	r3, #1
 8011afc:	60fb      	str	r3, [r7, #12]
    }
  }

  return fRet;
 8011afe:	68fb      	ldr	r3, [r7, #12]
}
 8011b00:	4618      	mov	r0, r3
 8011b02:	3710      	adds	r7, #16
 8011b04:	46bd      	mov	sp, r7
 8011b06:	bd80      	pop	{r7, pc}
 8011b08:	08020268 	.word	0x08020268
 8011b0c:	08020270 	.word	0x08020270
 8011b10:	08020278 	.word	0x08020278
 8011b14:	08020280 	.word	0x08020280

08011b18 <DEV_IsFWFileNetX90or4000>:
/*! Check if we have a firmware (update) file for netX90 and netX4000
*   \param pszFileName      Input file name
*   \return 1 on success                                                     */
/*****************************************************************************/
int DEV_IsFWFileNetX90or4000( char* pszFileName)
{
 8011b18:	b580      	push	{r7, lr}
 8011b1a:	b084      	sub	sp, #16
 8011b1c:	af00      	add	r7, sp, #0
 8011b1e:	6078      	str	r0, [r7, #4]
  /* Check if we have a .NXI or .NAI extension, or FWUPDATE.ZIP / FWUPDATE.NXS
     Note: NXE or NAE should be downloaded in update container.
  */
  int fRet    = 0;
 8011b20:	2300      	movs	r3, #0
 8011b22:	60fb      	str	r3, [r7, #12]
  int iStrlen = OS_Strlen(pszFileName);
 8011b24:	6878      	ldr	r0, [r7, #4]
 8011b26:	f7fe fb23 	bl	8010170 <OS_Strlen>
 8011b2a:	60b8      	str	r0, [r7, #8]

  if( iStrlen >= CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	2b04      	cmp	r3, #4
 8011b30:	dd3f      	ble.n	8011bb2 <DEV_IsFWFileNetX90or4000+0x9a>
  {
    if ( (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NXI_FIRMWARE, &pszFileName[iStrlen - 4], 4) ) ||
 8011b32:	68bb      	ldr	r3, [r7, #8]
 8011b34:	3b04      	subs	r3, #4
 8011b36:	687a      	ldr	r2, [r7, #4]
 8011b38:	4413      	add	r3, r2
 8011b3a:	2204      	movs	r2, #4
 8011b3c:	4619      	mov	r1, r3
 8011b3e:	481f      	ldr	r0, [pc, #124]	@ (8011bbc <DEV_IsFWFileNetX90or4000+0xa4>)
 8011b40:	f7fe fb06 	bl	8010150 <OS_Strnicmp>
 8011b44:	4603      	mov	r3, r0
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d00b      	beq.n	8011b62 <DEV_IsFWFileNetX90or4000+0x4a>
         (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NAI_FIRMWARE, &pszFileName[iStrlen - 4], 4) )  )
 8011b4a:	68bb      	ldr	r3, [r7, #8]
 8011b4c:	3b04      	subs	r3, #4
 8011b4e:	687a      	ldr	r2, [r7, #4]
 8011b50:	4413      	add	r3, r2
 8011b52:	2204      	movs	r2, #4
 8011b54:	4619      	mov	r1, r3
 8011b56:	481a      	ldr	r0, [pc, #104]	@ (8011bc0 <DEV_IsFWFileNetX90or4000+0xa8>)
 8011b58:	f7fe fafa 	bl	8010150 <OS_Strnicmp>
 8011b5c:	4603      	mov	r3, r0
    if ( (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NXI_FIRMWARE, &pszFileName[iStrlen - 4], 4) ) ||
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d102      	bne.n	8011b68 <DEV_IsFWFileNetX90or4000+0x50>
    {
      fRet = 1;
 8011b62:	2301      	movs	r3, #1
 8011b64:	60fb      	str	r3, [r7, #12]
 8011b66:	e024      	b.n	8011bb2 <DEV_IsFWFileNetX90or4000+0x9a>

    /* Check for ZIP container */
    } else if( (iStrlen == OS_Strlen("FWUPDATE.ZIP"))                         &&
 8011b68:	4816      	ldr	r0, [pc, #88]	@ (8011bc4 <DEV_IsFWFileNetX90or4000+0xac>)
 8011b6a:	f7fe fb01 	bl	8010170 <OS_Strlen>
 8011b6e:	4602      	mov	r2, r0
 8011b70:	68bb      	ldr	r3, [r7, #8]
 8011b72:	4293      	cmp	r3, r2
 8011b74:	d10b      	bne.n	8011b8e <DEV_IsFWFileNetX90or4000+0x76>
               (0       == OS_Strnicmp( "FWUPDATE.ZIP", &pszFileName[0], iStrlen)) )
 8011b76:	68bb      	ldr	r3, [r7, #8]
 8011b78:	461a      	mov	r2, r3
 8011b7a:	6879      	ldr	r1, [r7, #4]
 8011b7c:	4811      	ldr	r0, [pc, #68]	@ (8011bc4 <DEV_IsFWFileNetX90or4000+0xac>)
 8011b7e:	f7fe fae7 	bl	8010150 <OS_Strnicmp>
 8011b82:	4603      	mov	r3, r0
    } else if( (iStrlen == OS_Strlen("FWUPDATE.ZIP"))                         &&
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d102      	bne.n	8011b8e <DEV_IsFWFileNetX90or4000+0x76>
    {
      fRet = 1;
 8011b88:	2301      	movs	r3, #1
 8011b8a:	60fb      	str	r3, [r7, #12]
 8011b8c:	e011      	b.n	8011bb2 <DEV_IsFWFileNetX90or4000+0x9a>

    /* Check for NXS container */
    } else if( (iStrlen == OS_Strlen("FWUPDATE.NXS"))                         &&
 8011b8e:	480e      	ldr	r0, [pc, #56]	@ (8011bc8 <DEV_IsFWFileNetX90or4000+0xb0>)
 8011b90:	f7fe faee 	bl	8010170 <OS_Strlen>
 8011b94:	4602      	mov	r2, r0
 8011b96:	68bb      	ldr	r3, [r7, #8]
 8011b98:	4293      	cmp	r3, r2
 8011b9a:	d10a      	bne.n	8011bb2 <DEV_IsFWFileNetX90or4000+0x9a>
               (0       == OS_Strnicmp( "FWUPDATE.NXS", &pszFileName[0], iStrlen)) )
 8011b9c:	68bb      	ldr	r3, [r7, #8]
 8011b9e:	461a      	mov	r2, r3
 8011ba0:	6879      	ldr	r1, [r7, #4]
 8011ba2:	4809      	ldr	r0, [pc, #36]	@ (8011bc8 <DEV_IsFWFileNetX90or4000+0xb0>)
 8011ba4:	f7fe fad4 	bl	8010150 <OS_Strnicmp>
 8011ba8:	4603      	mov	r3, r0
    } else if( (iStrlen == OS_Strlen("FWUPDATE.NXS"))                         &&
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d101      	bne.n	8011bb2 <DEV_IsFWFileNetX90or4000+0x9a>
    {
      fRet = 1;
 8011bae:	2301      	movs	r3, #1
 8011bb0:	60fb      	str	r3, [r7, #12]
    }
  }

  return fRet;
 8011bb2:	68fb      	ldr	r3, [r7, #12]
}
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	3710      	adds	r7, #16
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd80      	pop	{r7, pc}
 8011bbc:	08020288 	.word	0x08020288
 8011bc0:	08020290 	.word	0x08020290
 8011bc4:	08020298 	.word	0x08020298
 8011bc8:	080202a8 	.word	0x080202a8

08011bcc <DEV_IsNXOFile>:
/*! Check if we have a NXO file
*   \param pszFileName      Input file name
*   \return 1 on success                                                     */
/*****************************************************************************/
int DEV_IsNXOFile( char* pszFileName)
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b084      	sub	sp, #16
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	6078      	str	r0, [r7, #4]
  /* Check if we have a .NXO, .NXF,.NXM or .MOD extension */
  int fRet    = 0;
 8011bd4:	2300      	movs	r3, #0
 8011bd6:	60fb      	str	r3, [r7, #12]
  int iStrlen = OS_Strlen(pszFileName);
 8011bd8:	6878      	ldr	r0, [r7, #4]
 8011bda:	f7fe fac9 	bl	8010170 <OS_Strlen>
 8011bde:	60b8      	str	r0, [r7, #8]

  if( iStrlen >= CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 8011be0:	68bb      	ldr	r3, [r7, #8]
 8011be2:	2b04      	cmp	r3, #4
 8011be4:	dd0d      	ble.n	8011c02 <DEV_IsNXOFile+0x36>
  {
    if ( 0 == OS_Strnicmp( HIL_FILE_EXTENSION_OPTION, &pszFileName[iStrlen - 4], 4) )
 8011be6:	68bb      	ldr	r3, [r7, #8]
 8011be8:	3b04      	subs	r3, #4
 8011bea:	687a      	ldr	r2, [r7, #4]
 8011bec:	4413      	add	r3, r2
 8011bee:	2204      	movs	r2, #4
 8011bf0:	4619      	mov	r1, r3
 8011bf2:	4806      	ldr	r0, [pc, #24]	@ (8011c0c <DEV_IsNXOFile+0x40>)
 8011bf4:	f7fe faac 	bl	8010150 <OS_Strnicmp>
 8011bf8:	4603      	mov	r3, r0
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d101      	bne.n	8011c02 <DEV_IsNXOFile+0x36>
    {
      fRet = 1;
 8011bfe:	2301      	movs	r3, #1
 8011c00:	60fb      	str	r3, [r7, #12]
    }
  }

  return fRet;
 8011c02:	68fb      	ldr	r3, [r7, #12]
}
 8011c04:	4618      	mov	r0, r3
 8011c06:	3710      	adds	r7, #16
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	bd80      	pop	{r7, pc}
 8011c0c:	08020278 	.word	0x08020278

08011c10 <DEV_IsNXFFile>:
/*! Check if we have a NXF file
*   \param pszFileName      Input file name
*   \return 1 on success                                                     */
/*****************************************************************************/
int DEV_IsNXFFile( char* pszFileName)
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b084      	sub	sp, #16
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
  /* Check if we have a .NXO, .NXF,.NXM or .MOD extension */
  int fRet    = 0;
 8011c18:	2300      	movs	r3, #0
 8011c1a:	60fb      	str	r3, [r7, #12]
  int iStrlen = OS_Strlen(pszFileName);
 8011c1c:	6878      	ldr	r0, [r7, #4]
 8011c1e:	f7fe faa7 	bl	8010170 <OS_Strlen>
 8011c22:	60b8      	str	r0, [r7, #8]

  if( iStrlen >= CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 8011c24:	68bb      	ldr	r3, [r7, #8]
 8011c26:	2b04      	cmp	r3, #4
 8011c28:	dd0d      	ble.n	8011c46 <DEV_IsNXFFile+0x36>
  {
    if ( 0 == OS_Strnicmp( HIL_FILE_EXTENSION_FIRMWARE, &pszFileName[iStrlen - 4], 4) )
 8011c2a:	68bb      	ldr	r3, [r7, #8]
 8011c2c:	3b04      	subs	r3, #4
 8011c2e:	687a      	ldr	r2, [r7, #4]
 8011c30:	4413      	add	r3, r2
 8011c32:	2204      	movs	r2, #4
 8011c34:	4619      	mov	r1, r3
 8011c36:	4806      	ldr	r0, [pc, #24]	@ (8011c50 <DEV_IsNXFFile+0x40>)
 8011c38:	f7fe fa8a 	bl	8010150 <OS_Strnicmp>
 8011c3c:	4603      	mov	r3, r0
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d101      	bne.n	8011c46 <DEV_IsNXFFile+0x36>
    {
      fRet = 1;
 8011c42:	2301      	movs	r3, #1
 8011c44:	60fb      	str	r3, [r7, #12]
    }
  }

  return fRet;
 8011c46:	68fb      	ldr	r3, [r7, #12]
}
 8011c48:	4618      	mov	r0, r3
 8011c4a:	3710      	adds	r7, #16
 8011c4c:	46bd      	mov	sp, r7
 8011c4e:	bd80      	pop	{r7, pc}
 8011c50:	08020268 	.word	0x08020268

08011c54 <DEV_DeleteFile>:
/*****************************************************************************/
int32_t DEV_DeleteFile(void* pvChannel, uint32_t ulChannelNumber, char* pszFileName,
                       PFN_TRANSFER_PACKET    pfnTransferPacket,
                       PFN_RECV_PKT_CALLBACK  pfnRecvPacket,
                       void*                  pvUser)
{
 8011c54:	b5b0      	push	{r4, r5, r7, lr}
 8011c56:	f5ad 6d4b 	sub.w	sp, sp, #3248	@ 0xcb0
 8011c5a:	af04      	add	r7, sp, #16
 8011c5c:	f507 644a 	add.w	r4, r7, #3232	@ 0xca0
 8011c60:	f6a4 4494 	subw	r4, r4, #3220	@ 0xc94
 8011c64:	6020      	str	r0, [r4, #0]
 8011c66:	f507 604a 	add.w	r0, r7, #3232	@ 0xca0
 8011c6a:	f6a0 4098 	subw	r0, r0, #3224	@ 0xc98
 8011c6e:	6001      	str	r1, [r0, #0]
 8011c70:	f507 614a 	add.w	r1, r7, #3232	@ 0xca0
 8011c74:	f6a1 419c 	subw	r1, r1, #3228	@ 0xc9c
 8011c78:	600a      	str	r2, [r1, #0]
 8011c7a:	f507 624a 	add.w	r2, r7, #3232	@ 0xca0
 8011c7e:	f5a2 624a 	sub.w	r2, r2, #3232	@ 0xca0
 8011c82:	6013      	str	r3, [r2, #0]
    CIFX_PACKET           tPacket;
    HIL_FILE_DELETE_REQ_T tFileDelete;

  }                       uSendPkt;
  CIFX_PACKET             tConf;
  char*                   pbCopyPtr     = NULL;
 8011c84:	2300      	movs	r3, #0
 8011c86:	f8c7 3c98 	str.w	r3, [r7, #3224]	@ 0xc98
  uint32_t                ulCopySize    = 0;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94
  uint16_t                usFileNameLen = (uint16_t)OS_Strlen(pszFileName);
 8011c90:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011c94:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 8011c98:	6818      	ldr	r0, [r3, #0]
 8011c9a:	f7fe fa69 	bl	8010170 <OS_Strlen>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	f8a7 3c92 	strh.w	r3, [r7, #3218]	@ 0xc92
  int32_t                 lRet          = CIFX_NO_ERROR;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c
  uint32_t                ulSrc         = OS_GetMilliSecCounter(); /* Early versions used pvChannel as ulSrc,
 8011caa:	f7fe f8d0 	bl	800fe4e <OS_GetMilliSecCounter>
 8011cae:	f8c7 0c8c 	str.w	r0, [r7, #3212]	@ 0xc8c
                                                                      but this won't work on 64 Bit machines.
                                                                      As we need something unique we use the current system time */


  OS_Memset(&uSendPkt, 0, sizeof(uSendPkt));
 8011cb2:	f507 63ca 	add.w	r3, r7, #1616	@ 0x650
 8011cb6:	f240 623c 	movw	r2, #1596	@ 0x63c
 8011cba:	2100      	movs	r1, #0
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f7fe f841 	bl	800fd44 <OS_Memset>
  OS_Memset(&tConf,    0, sizeof(tConf));
 8011cc2:	f107 0314 	add.w	r3, r7, #20
 8011cc6:	f240 623c 	movw	r2, #1596	@ 0x63c
 8011cca:	2100      	movs	r1, #0
 8011ccc:	4618      	mov	r0, r3
 8011cce:	f7fe f839 	bl	800fd44 <OS_Memset>

  /* Initialize the message */
  uSendPkt.tFileDelete.tHead.ulSrc    = HOST_TO_LE32(ulSrc);
 8011cd2:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011cd6:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011cda:	f8d7 2c8c 	ldr.w	r2, [r7, #3212]	@ 0xc8c
 8011cde:	605a      	str	r2, [r3, #4]
  uSendPkt.tFileDelete.tHead.ulDest   = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8011ce0:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011ce4:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011ce8:	2200      	movs	r2, #0
 8011cea:	601a      	str	r2, [r3, #0]
  uSendPkt.tFileDelete.tHead.ulCmd    = HOST_TO_LE32(HIL_FILE_DELETE_REQ);
 8011cec:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011cf0:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011cf4:	f641 626a 	movw	r2, #7786	@ 0x1e6a
 8011cf8:	61da      	str	r2, [r3, #28]
  uSendPkt.tFileDelete.tHead.ulExt    = HOST_TO_LE32(HIL_PACKET_SEQ_NONE);
 8011cfa:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011cfe:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011d02:	2200      	movs	r2, #0
 8011d04:	621a      	str	r2, [r3, #32]
  uSendPkt.tFileDelete.tHead.ulLen    = HOST_TO_LE32((uint32_t)(sizeof(uSendPkt.tFileDelete.tData) +
 8011d06:	f8b7 3c92 	ldrh.w	r3, [r7, #3218]	@ 0xc92
 8011d0a:	1dda      	adds	r2, r3, #7
 8011d0c:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d10:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011d14:	611a      	str	r2, [r3, #16]
                                                                usFileNameLen + 1));

  /* Insert file data */
  uSendPkt.tFileDelete.tData.ulChannelNo      = HOST_TO_LE32(ulChannelNumber);
 8011d16:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d1a:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011d1e:	f507 624a 	add.w	r2, r7, #3232	@ 0xca0
 8011d22:	f6a2 4298 	subw	r2, r2, #3224	@ 0xc98
 8011d26:	6812      	ldr	r2, [r2, #0]
 8011d28:	629a      	str	r2, [r3, #40]	@ 0x28
  uSendPkt.tFileDelete.tData.usFileNameLength = HOST_TO_LE16( (uint16_t)(usFileNameLen + 1) );
 8011d2a:	f8b7 3c92 	ldrh.w	r3, [r7, #3218]	@ 0xc92
 8011d2e:	3301      	adds	r3, #1
 8011d30:	b29a      	uxth	r2, r3
 8011d32:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d36:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011d3a:	859a      	strh	r2, [r3, #44]	@ 0x2c

  /* Setup copy buffer and copy size */
  pbCopyPtr   = ((char*)(&uSendPkt.tPacket.abData[0])) + sizeof(uSendPkt.tFileDelete.tData);
 8011d3c:	f507 63ca 	add.w	r3, r7, #1616	@ 0x650
 8011d40:	3328      	adds	r3, #40	@ 0x28
 8011d42:	3306      	adds	r3, #6
 8011d44:	f8c7 3c98 	str.w	r3, [r7, #3224]	@ 0xc98
  ulCopySize  = min( (sizeof(uSendPkt.tPacket.abData) - sizeof(uSendPkt.tFileDelete.tData)), uSendPkt.tFileDelete.tData.usFileNameLength);
 8011d48:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d4c:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8011d50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8011d52:	f240 620e 	movw	r2, #1550	@ 0x60e
 8011d56:	4293      	cmp	r3, r2
 8011d58:	bf28      	it	cs
 8011d5a:	4613      	movcs	r3, r2
 8011d5c:	b29b      	uxth	r3, r3
 8011d5e:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94

  /* Insert file name */
  (void)OS_Strncpy( pbCopyPtr, pszFileName, ulCopySize);
 8011d62:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d66:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 8011d6a:	f8d7 2c94 	ldr.w	r2, [r7, #3220]	@ 0xc94
 8011d6e:	6819      	ldr	r1, [r3, #0]
 8011d70:	f8d7 0c98 	ldr.w	r0, [r7, #3224]	@ 0xc98
 8011d74:	f7fe fa08 	bl	8010188 <OS_Strncpy>

  /* Send delete packet */
  lRet = pfnTransferPacket( pvChannel,
 8011d78:	f107 0514 	add.w	r5, r7, #20
 8011d7c:	f507 61ca 	add.w	r1, r7, #1616	@ 0x650
 8011d80:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d84:	f6a3 4094 	subw	r0, r3, #3220	@ 0xc94
 8011d88:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011d8c:	f5a3 634a 	sub.w	r3, r3, #3232	@ 0xca0
 8011d90:	f8d7 2cb4 	ldr.w	r2, [r7, #3252]	@ 0xcb4
 8011d94:	9202      	str	r2, [sp, #8]
 8011d96:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	@ 0xcb0
 8011d9a:	9201      	str	r2, [sp, #4]
 8011d9c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8011da0:	9200      	str	r2, [sp, #0]
 8011da2:	681c      	ldr	r4, [r3, #0]
 8011da4:	f240 633c 	movw	r3, #1596	@ 0x63c
 8011da8:	462a      	mov	r2, r5
 8011daa:	6800      	ldr	r0, [r0, #0]
 8011dac:	47a0      	blx	r4
 8011dae:	f8c7 0c9c 	str.w	r0, [r7, #3228]	@ 0xc9c
                            (uint32_t)sizeof(tConf),
                            CIFX_TO_FIRMWARE_START,       /* Could take a little while */
                            pfnRecvPacket,
                            pvUser);

  if(CIFX_NO_ERROR == lRet)
 8011db2:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d106      	bne.n	8011dc8 <DEV_DeleteFile+0x174>
    lRet = LE32_TO_HOST(tConf.tHeader.ulState);
 8011dba:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8011dbe:	f6a3 438c 	subw	r3, r3, #3212	@ 0xc8c
 8011dc2:	699b      	ldr	r3, [r3, #24]
 8011dc4:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c

  return lRet;
 8011dc8:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
}
 8011dcc:	4618      	mov	r0, r3
 8011dce:	f507 674a 	add.w	r7, r7, #3232	@ 0xca0
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08011dd8 <DEV_GetFWTransferTypeFromFileName>:
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_GetFWTransferTypeFromFileName( CIFX_TOOLKIT_CHIPTYPE_E eChipType,
                                           char*                   pszFileName,
                                           uint32_t*               pulTransferType)
{
 8011dd8:	b580      	push	{r7, lr}
 8011dda:	b086      	sub	sp, #24
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	4603      	mov	r3, r0
 8011de0:	60b9      	str	r1, [r7, #8]
 8011de2:	607a      	str	r2, [r7, #4]
 8011de4:	73fb      	strb	r3, [r7, #15]
  /* Check if we have a NXF or .NXM / .MOD extension */
  int32_t lRet = CIFX_NO_ERROR;
 8011de6:	2300      	movs	r3, #0
 8011de8:	617b      	str	r3, [r7, #20]

  int iStrlen = (int)OS_Strlen(pszFileName);
 8011dea:	68b8      	ldr	r0, [r7, #8]
 8011dec:	f7fe f9c0 	bl	8010170 <OS_Strlen>
 8011df0:	6138      	str	r0, [r7, #16]
  if( iStrlen < CIFX_MIN_FILE_NAME_LENGTH)  /* At least x.abc */
 8011df2:	693b      	ldr	r3, [r7, #16]
 8011df4:	2b04      	cmp	r3, #4
 8011df6:	dc02      	bgt.n	8011dfe <DEV_GetFWTransferTypeFromFileName+0x26>
  {
    lRet = CIFX_FILE_NAME_INVALID;
 8011df8:	4b27      	ldr	r3, [pc, #156]	@ (8011e98 <DEV_GetFWTransferTypeFromFileName+0xc0>)
 8011dfa:	617b      	str	r3, [r7, #20]
 8011dfc:	e046      	b.n	8011e8c <DEV_GetFWTransferTypeFromFileName+0xb4>
  } else
  {
    /* Check if we have a valid firmware file */
    lRet = CIFX_FILE_TYPE_INVALID;
 8011dfe:	4b27      	ldr	r3, [pc, #156]	@ (8011e9c <DEV_GetFWTransferTypeFromFileName+0xc4>)
 8011e00:	617b      	str	r3, [r7, #20]

    /* netX90/netX4000 files */
    if( (eCHIP_TYPE_NETX90   == eChipType) ||
 8011e02:	7bfb      	ldrb	r3, [r7, #15]
 8011e04:	2b09      	cmp	r3, #9
 8011e06:	d002      	beq.n	8011e0e <DEV_GetFWTransferTypeFromFileName+0x36>
 8011e08:	7bfb      	ldrb	r3, [r7, #15]
 8011e0a:	2b07      	cmp	r3, #7
 8011e0c:	d10b      	bne.n	8011e26 <DEV_GetFWTransferTypeFromFileName+0x4e>
        (eCHIP_TYPE_NETX4000 == eChipType) )
    {
      if (DEV_IsFWFileNetX90or4000( pszFileName))
 8011e0e:	68b8      	ldr	r0, [r7, #8]
 8011e10:	f7ff fe82 	bl	8011b18 <DEV_IsFWFileNetX90or4000>
 8011e14:	4603      	mov	r3, r0
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d038      	beq.n	8011e8c <DEV_GetFWTransferTypeFromFileName+0xb4>
      {
        /* Use file transfer type for netX90/4000 updates */
        *pulTransferType = HIL_FILE_XFER_FILE;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	2201      	movs	r2, #1
 8011e1e:	601a      	str	r2, [r3, #0]
        lRet = CIFX_NO_ERROR;
 8011e20:	2300      	movs	r3, #0
 8011e22:	617b      	str	r3, [r7, #20]
      if (DEV_IsFWFileNetX90or4000( pszFileName))
 8011e24:	e032      	b.n	8011e8c <DEV_GetFWTransferTypeFromFileName+0xb4>
      }
    } else if (DEV_IsFWFile( pszFileName))
 8011e26:	68b8      	ldr	r0, [r7, #8]
 8011e28:	f7ff fe2a 	bl	8011a80 <DEV_IsFWFile>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d02c      	beq.n	8011e8c <DEV_GetFWTransferTypeFromFileName+0xb4>
    {
      /* other firmware files */
      /* We have a firmware file, choose the correct download type */
      if ( (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NXM_FIRMWARE, &pszFileName[iStrlen - 4], 4) ) ||
 8011e32:	693b      	ldr	r3, [r7, #16]
 8011e34:	3b04      	subs	r3, #4
 8011e36:	68ba      	ldr	r2, [r7, #8]
 8011e38:	4413      	add	r3, r2
 8011e3a:	2204      	movs	r2, #4
 8011e3c:	4619      	mov	r1, r3
 8011e3e:	4818      	ldr	r0, [pc, #96]	@ (8011ea0 <DEV_GetFWTransferTypeFromFileName+0xc8>)
 8011e40:	f7fe f986 	bl	8010150 <OS_Strnicmp>
 8011e44:	4603      	mov	r3, r0
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d017      	beq.n	8011e7a <DEV_GetFWTransferTypeFromFileName+0xa2>
           (0 == OS_Strnicmp( HIL_FILE_EXTENSION_OPTION,       &pszFileName[iStrlen - 4], 4) ) ||
 8011e4a:	693b      	ldr	r3, [r7, #16]
 8011e4c:	3b04      	subs	r3, #4
 8011e4e:	68ba      	ldr	r2, [r7, #8]
 8011e50:	4413      	add	r3, r2
 8011e52:	2204      	movs	r2, #4
 8011e54:	4619      	mov	r1, r3
 8011e56:	4813      	ldr	r0, [pc, #76]	@ (8011ea4 <DEV_GetFWTransferTypeFromFileName+0xcc>)
 8011e58:	f7fe f97a 	bl	8010150 <OS_Strnicmp>
 8011e5c:	4603      	mov	r3, r0
      if ( (0 == OS_Strnicmp( HIL_FILE_EXTENSION_NXM_FIRMWARE, &pszFileName[iStrlen - 4], 4) ) ||
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d00b      	beq.n	8011e7a <DEV_GetFWTransferTypeFromFileName+0xa2>
           (0 == OS_Strnicmp( ".MOD", &pszFileName[iStrlen - 4], 4) )  )
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	3b04      	subs	r3, #4
 8011e66:	68ba      	ldr	r2, [r7, #8]
 8011e68:	4413      	add	r3, r2
 8011e6a:	2204      	movs	r2, #4
 8011e6c:	4619      	mov	r1, r3
 8011e6e:	480e      	ldr	r0, [pc, #56]	@ (8011ea8 <DEV_GetFWTransferTypeFromFileName+0xd0>)
 8011e70:	f7fe f96e 	bl	8010150 <OS_Strnicmp>
 8011e74:	4603      	mov	r3, r0
           (0 == OS_Strnicmp( HIL_FILE_EXTENSION_OPTION,       &pszFileName[iStrlen - 4], 4) ) ||
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d103      	bne.n	8011e82 <DEV_GetFWTransferTypeFromFileName+0xaa>
      {
        /* We are using the module file transfer type */
        *pulTransferType = HIL_FILE_XFER_MODULE;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	2202      	movs	r2, #2
 8011e7e:	601a      	str	r2, [r3, #0]
 8011e80:	e002      	b.n	8011e88 <DEV_GetFWTransferTypeFromFileName+0xb0>
      } else
      {
        /* All other files are downloaded via the file transfer type */
        *pulTransferType = HIL_FILE_XFER_FILE;
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	2201      	movs	r2, #1
 8011e86:	601a      	str	r2, [r3, #0]
      }
      lRet = CIFX_NO_ERROR;
 8011e88:	2300      	movs	r3, #0
 8011e8a:	617b      	str	r3, [r7, #20]
    }
  }

  return lRet;
 8011e8c:	697b      	ldr	r3, [r7, #20]
}
 8011e8e:	4618      	mov	r0, r3
 8011e90:	3718      	adds	r7, #24
 8011e92:	46bd      	mov	sp, r7
 8011e94:	bd80      	pop	{r7, pc}
 8011e96:	bf00      	nop
 8011e98:	800a0010 	.word	0x800a0010
 8011e9c:	800a000f 	.word	0x800a000f
 8011ea0:	08020270 	.word	0x08020270
 8011ea4:	08020278 	.word	0x08020278
 8011ea8:	08020280 	.word	0x08020280

08011eac <DEV_CheckForDownload>:
int32_t DEV_CheckForDownload( void* pvChannel, uint32_t ulChannelNumber, int* pfDownload,
                           char* pszFileName, void* pvFileData, uint32_t ulFileSize,
                           PFN_TRANSFER_PACKET   pfnTransferPacket,
                           PFN_RECV_PKT_CALLBACK pfnRecvPacket,
                           void*                 pvUser)
{
 8011eac:	b590      	push	{r4, r7, lr}
 8011eae:	f6ad 5d24 	subw	sp, sp, #3364	@ 0xd24
 8011eb2:	af04      	add	r7, sp, #16
 8011eb4:	f507 6451 	add.w	r4, r7, #3344	@ 0xd10
 8011eb8:	f6a4 5404 	subw	r4, r4, #3332	@ 0xd04
 8011ebc:	6020      	str	r0, [r4, #0]
 8011ebe:	f507 6051 	add.w	r0, r7, #3344	@ 0xd10
 8011ec2:	f6a0 5008 	subw	r0, r0, #3336	@ 0xd08
 8011ec6:	6001      	str	r1, [r0, #0]
 8011ec8:	f507 6151 	add.w	r1, r7, #3344	@ 0xd10
 8011ecc:	f6a1 510c 	subw	r1, r1, #3340	@ 0xd0c
 8011ed0:	600a      	str	r2, [r1, #0]
 8011ed2:	f507 6251 	add.w	r2, r7, #3344	@ 0xd10
 8011ed6:	f5a2 6251 	sub.w	r2, r2, #3344	@ 0xd10
 8011eda:	6013      	str	r3, [r2, #0]
  int32_t          lRet          = CIFX_NO_ERROR;
 8011edc:	2300      	movs	r3, #0
 8011ede:	f8c7 3d0c 	str.w	r3, [r7, #3340]	@ 0xd0c
  PCHANNELINSTANCE ptChannel     = (PCHANNELINSTANCE)pvChannel;
 8011ee2:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011ee6:	f6a3 5304 	subw	r3, r3, #3332	@ 0xd04
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	f8c7 3d08 	str.w	r3, [r7, #3336]	@ 0xd08
  PDEVICEINSTANCE  ptDevInstance = (PDEVICEINSTANCE)ptChannel->pvDeviceInstance;
 8011ef0:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	@ 0xd08
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	f8c7 3d04 	str.w	r3, [r7, #3332]	@ 0xd04
  union
  {
    CIFX_PACKET             tPacket;
    HIL_FILE_GET_MD5_CNF_T  tConf;
  }                         uConf;
  char*                     pbCopyPtr     = NULL;
 8011efa:	2300      	movs	r3, #0
 8011efc:	f8c7 3d00 	str.w	r3, [r7, #3328]	@ 0xd00
  uint32_t                  ulCopySize    = 0;
 8011f00:	2300      	movs	r3, #0
 8011f02:	f8c7 3cfc 	str.w	r3, [r7, #3324]	@ 0xcfc
  uint16_t                  usFileNameLen = (uint16_t)OS_Strlen(pszFileName);
 8011f06:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f0a:	f5a3 6351 	sub.w	r3, r3, #3344	@ 0xd10
 8011f0e:	6818      	ldr	r0, [r3, #0]
 8011f10:	f7fe f92e 	bl	8010170 <OS_Strlen>
 8011f14:	4603      	mov	r3, r0
 8011f16:	f8a7 3cfa 	strh.w	r3, [r7, #3322]	@ 0xcfa
  uint32_t                  ulSrc         = OS_GetMilliSecCounter(); /* Early versions used pvChannel as ulSrc,
 8011f1a:	f7fd ff98 	bl	800fe4e <OS_GetMilliSecCounter>
 8011f1e:	f8c7 0cf4 	str.w	r0, [r7, #3316]	@ 0xcf4
                                                                        but this won't work on 64 Bit machines.
                                                                        As we need something unique we use the current system time */

  OS_Memset(&uSendPkt, 0, sizeof(uSendPkt));
 8011f22:	f507 63d7 	add.w	r3, r7, #1720	@ 0x6b8
 8011f26:	f240 623c 	movw	r2, #1596	@ 0x63c
 8011f2a:	2100      	movs	r1, #0
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	f7fd ff09 	bl	800fd44 <OS_Memset>
  OS_Memset(&uConf,    0, sizeof(uConf));
 8011f32:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8011f36:	f240 623c 	movw	r2, #1596	@ 0x63c
 8011f3a:	2100      	movs	r1, #0
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	f7fd ff01 	bl	800fd44 <OS_Memset>

  /* Set flag to download always necessary */
  *pfDownload = 1;
 8011f42:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f46:	f6a3 530c 	subw	r3, r3, #3340	@ 0xd0c
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	2201      	movs	r2, #1
 8011f4e:	601a      	str	r2, [r3, #0]

  /* Initialize the message */
  uSendPkt.tRequest.tHead.ulSrc              = HOST_TO_LE32(ulSrc);
 8011f50:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f54:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011f58:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	@ 0xcf4
 8011f5c:	605a      	str	r2, [r3, #4]
  uSendPkt.tRequest.tHead.ulDest             = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8011f5e:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f62:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011f66:	2200      	movs	r2, #0
 8011f68:	601a      	str	r2, [r3, #0]
  uSendPkt.tRequest.tHead.ulCmd              = HOST_TO_LE32(HIL_FILE_GET_MD5_REQ);
 8011f6a:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f6e:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011f72:	f641 6268 	movw	r2, #7784	@ 0x1e68
 8011f76:	61da      	str	r2, [r3, #28]
  uSendPkt.tRequest.tHead.ulExt              = HOST_TO_LE32(HIL_PACKET_SEQ_NONE);
 8011f78:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f7c:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011f80:	2200      	movs	r2, #0
 8011f82:	621a      	str	r2, [r3, #32]
  uSendPkt.tRequest.tHead.ulLen              = HOST_TO_LE32((uint32_t)(sizeof(uSendPkt.tRequest.tData) + usFileNameLen + 1));
 8011f84:	f8b7 3cfa 	ldrh.w	r3, [r7, #3322]	@ 0xcfa
 8011f88:	1dda      	adds	r2, r3, #7
 8011f8a:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011f8e:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011f92:	611a      	str	r2, [r3, #16]
  uSendPkt.tRequest.tData.usFileNameLength   = HOST_TO_LE16( (uint16_t)(usFileNameLen + 1) );
 8011f94:	f8b7 3cfa 	ldrh.w	r3, [r7, #3322]	@ 0xcfa
 8011f98:	3301      	adds	r3, #1
 8011f9a:	b29a      	uxth	r2, r3
 8011f9c:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011fa0:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011fa4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  uSendPkt.tRequest.tData.ulChannelNo        = HOST_TO_LE32(ulChannelNumber);
 8011fa6:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011faa:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011fae:	f507 6251 	add.w	r2, r7, #3344	@ 0xd10
 8011fb2:	f6a2 5208 	subw	r2, r2, #3336	@ 0xd08
 8011fb6:	6812      	ldr	r2, [r2, #0]
 8011fb8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Setup copy buffer and copy size */
  pbCopyPtr   = ((char*)(&uSendPkt.tPacket.abData[0])) + sizeof(uSendPkt.tRequest.tData);
 8011fba:	f507 63d7 	add.w	r3, r7, #1720	@ 0x6b8
 8011fbe:	3328      	adds	r3, #40	@ 0x28
 8011fc0:	3306      	adds	r3, #6
 8011fc2:	f8c7 3d00 	str.w	r3, [r7, #3328]	@ 0xd00
  ulCopySize  = min( (sizeof(uSendPkt.tPacket.abData) - sizeof(uSendPkt.tRequest.tData)), uSendPkt.tRequest.tData.usFileNameLength);
 8011fc6:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011fca:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8011fce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8011fd0:	f240 620e 	movw	r2, #1550	@ 0x60e
 8011fd4:	4293      	cmp	r3, r2
 8011fd6:	bf28      	it	cs
 8011fd8:	4613      	movcs	r3, r2
 8011fda:	b29b      	uxth	r3, r3
 8011fdc:	f8c7 3cfc 	str.w	r3, [r7, #3324]	@ 0xcfc

  /* Insert file name */
  (void)OS_Strncpy( pbCopyPtr, pszFileName, ulCopySize);
 8011fe0:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8011fe4:	f5a3 6351 	sub.w	r3, r3, #3344	@ 0xd10
 8011fe8:	f8d7 2cfc 	ldr.w	r2, [r7, #3324]	@ 0xcfc
 8011fec:	6819      	ldr	r1, [r3, #0]
 8011fee:	f8d7 0d00 	ldr.w	r0, [r7, #3328]	@ 0xd00
 8011ff2:	f7fe f8c9 	bl	8010188 <OS_Strncpy>

  /* Read the MD5 from the system */
  lRet = pfnTransferPacket( pvChannel,
 8011ff6:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 8011ffa:	f507 61d7 	add.w	r1, r7, #1720	@ 0x6b8
 8011ffe:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8012002:	f6a3 5004 	subw	r0, r3, #3332	@ 0xd04
 8012006:	f8d7 3d30 	ldr.w	r3, [r7, #3376]	@ 0xd30
 801200a:	9302      	str	r3, [sp, #8]
 801200c:	f8d7 3d2c 	ldr.w	r3, [r7, #3372]	@ 0xd2c
 8012010:	9301      	str	r3, [sp, #4]
 8012012:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8012016:	9300      	str	r3, [sp, #0]
 8012018:	f8d7 4d28 	ldr.w	r4, [r7, #3368]	@ 0xd28
 801201c:	f240 633c 	movw	r3, #1596	@ 0x63c
 8012020:	6800      	ldr	r0, [r0, #0]
 8012022:	47a0      	blx	r4
 8012024:	f8c7 0d0c 	str.w	r0, [r7, #3340]	@ 0xd0c
                            (uint32_t)sizeof(uConf.tPacket),
                            CIFX_TO_FIRMWARE_START,       /* Could take a little while */
                            pfnRecvPacket,
                            pvUser);

  if(CIFX_NO_ERROR != lRet)
 8012028:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 801202c:	2b00      	cmp	r3, #0
 801202e:	d00e      	beq.n	801204e <DEV_CheckForDownload+0x1a2>
  {
    /* Error reading MD5 checksum */
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8012030:	4b3c      	ldr	r3, [pc, #240]	@ (8012124 <DEV_CheckForDownload+0x278>)
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	f003 0308 	and.w	r3, r3, #8
 8012038:	2b00      	cmp	r3, #0
 801203a:	d06b      	beq.n	8012114 <DEV_CheckForDownload+0x268>
    {
      USER_Trace(ptDevInstance,
 801203c:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 8012040:	4a39      	ldr	r2, [pc, #228]	@ (8012128 <DEV_CheckForDownload+0x27c>)
 8012042:	2108      	movs	r1, #8
 8012044:	f8d7 0d04 	ldr.w	r0, [r7, #3332]	@ 0xd04
 8012048:	f008 fbad 	bl	801a7a6 <USER_Trace>
 801204c:	e062      	b.n	8012114 <DEV_CheckForDownload+0x268>
                 TRACE_LEVEL_ERROR,
                 "Failed to send MD5 request, lRet = 0x%08x", lRet);
    }
  } else if(SUCCESS_HIL_OK != LE32_TO_HOST(uConf.tConf.tHead.ulSta))
 801204e:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 8012052:	f6a3 4394 	subw	r3, r3, #3220	@ 0xc94
 8012056:	699b      	ldr	r3, [r3, #24]
 8012058:	2b00      	cmp	r3, #0
 801205a:	d011      	beq.n	8012080 <DEV_CheckForDownload+0x1d4>
  {
    /* Error reading MD5 checksum */
    if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 801205c:	4b31      	ldr	r3, [pc, #196]	@ (8012124 <DEV_CheckForDownload+0x278>)
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	f003 0302 	and.w	r3, r3, #2
 8012064:	2b00      	cmp	r3, #0
 8012066:	d055      	beq.n	8012114 <DEV_CheckForDownload+0x268>
    {
      USER_Trace(ptDevInstance,
 8012068:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 801206c:	f6a3 4394 	subw	r3, r3, #3220	@ 0xc94
 8012070:	699b      	ldr	r3, [r3, #24]
 8012072:	4a2e      	ldr	r2, [pc, #184]	@ (801212c <DEV_CheckForDownload+0x280>)
 8012074:	2102      	movs	r1, #2
 8012076:	f8d7 0d04 	ldr.w	r0, [r7, #3332]	@ 0xd04
 801207a:	f008 fb94 	bl	801a7a6 <USER_Trace>
 801207e:	e049      	b.n	8012114 <DEV_CheckForDownload+0x268>
    /* We got an MD5 from the rcX, test it */
    /* Calculate MD5 */
    md5_state_t tMd5State;
    md5_byte_t  abMd5[16];

    OS_Memset(abMd5, 0, sizeof(abMd5));
 8012080:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8012084:	2210      	movs	r2, #16
 8012086:	2100      	movs	r1, #0
 8012088:	4618      	mov	r0, r3
 801208a:	f7fd fe5b 	bl	800fd44 <OS_Memset>

    md5_init(&tMd5State);
 801208e:	f107 0314 	add.w	r3, r7, #20
 8012092:	4618      	mov	r0, r3
 8012094:	f7ff fb64 	bl	8011760 <md5_init>
    md5_append(&tMd5State, (md5_byte_t*)pvFileData, ulFileSize);
 8012098:	f8d7 2d24 	ldr.w	r2, [r7, #3364]	@ 0xd24
 801209c:	f107 0314 	add.w	r3, r7, #20
 80120a0:	f8d7 1d20 	ldr.w	r1, [r7, #3360]	@ 0xd20
 80120a4:	4618      	mov	r0, r3
 80120a6:	f7ff fb81 	bl	80117ac <md5_append>
    md5_finish(&tMd5State, abMd5);
 80120aa:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80120ae:	f107 0314 	add.w	r3, r7, #20
 80120b2:	4611      	mov	r1, r2
 80120b4:	4618      	mov	r0, r3
 80120b6:	f7ff fbf1 	bl	801189c <md5_finish>

    if(OS_Memcmp(abMd5, uConf.tConf.tData.abMD5, sizeof(abMd5)) == 0)
 80120ba:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80120be:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 80120c2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80120c6:	2210      	movs	r2, #16
 80120c8:	4618      	mov	r0, r3
 80120ca:	f7fd fe5b 	bl	800fd84 <OS_Memcmp>
 80120ce:	4603      	mov	r3, r0
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d113      	bne.n	80120fc <DEV_CheckForDownload+0x250>
    {
      /* same file already on device, suppress download */
      *pfDownload = 0;
 80120d4:	f507 6351 	add.w	r3, r7, #3344	@ 0xd10
 80120d8:	f6a3 530c 	subw	r3, r3, #3340	@ 0xd0c
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	2200      	movs	r2, #0
 80120e0:	601a      	str	r2, [r3, #0]

      /* MD5 checksum is equal, no download necessary */
      if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 80120e2:	4b10      	ldr	r3, [pc, #64]	@ (8012124 <DEV_CheckForDownload+0x278>)
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	f003 0302 	and.w	r3, r3, #2
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d012      	beq.n	8012114 <DEV_CheckForDownload+0x268>
      {
        USER_Trace(ptDevInstance,
 80120ee:	4a10      	ldr	r2, [pc, #64]	@ (8012130 <DEV_CheckForDownload+0x284>)
 80120f0:	2102      	movs	r1, #2
 80120f2:	f8d7 0d04 	ldr.w	r0, [r7, #3332]	@ 0xd04
 80120f6:	f008 fb56 	bl	801a7a6 <USER_Trace>
 80120fa:	e00b      	b.n	8012114 <DEV_CheckForDownload+0x268>
      }

    } else
    {
      /* MD5 checksum is not identical, download necessary */
      if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 80120fc:	4b09      	ldr	r3, [pc, #36]	@ (8012124 <DEV_CheckForDownload+0x278>)
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	f003 0302 	and.w	r3, r3, #2
 8012104:	2b00      	cmp	r3, #0
 8012106:	d005      	beq.n	8012114 <DEV_CheckForDownload+0x268>
      {
        USER_Trace(ptDevInstance,
 8012108:	4a0a      	ldr	r2, [pc, #40]	@ (8012134 <DEV_CheckForDownload+0x288>)
 801210a:	2102      	movs	r1, #2
 801210c:	f8d7 0d04 	ldr.w	r0, [r7, #3332]	@ 0xd04
 8012110:	f008 fb49 	bl	801a7a6 <USER_Trace>
                  "MD5 not identical, process file download");
      }
    }
  }

  return lRet;
 8012114:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
} /*lint !e429 : pvFileData not freed or returned */
 8012118:	4618      	mov	r0, r3
 801211a:	f607 5714 	addw	r7, r7, #3348	@ 0xd14
 801211e:	46bd      	mov	sp, r7
 8012120:	bd90      	pop	{r4, r7, pc}
 8012122:	bf00      	nop
 8012124:	20000080 	.word	0x20000080
 8012128:	080202b8 	.word	0x080202b8
 801212c:	080202e4 	.word	0x080202e4
 8012130:	08020344 	.word	0x08020344
 8012134:	08020378 	.word	0x08020378

08012138 <DEV_ProcessFWDownload>:
                               uint8_t*              pbLoadState,
                               PFN_TRANSFER_PACKET   pfnTransferPacket,
                               PFN_PROGRESS_CALLBACK pfnCallback,
                               PFN_RECV_PKT_CALLBACK pfnRecvPktCallback,
                               void*                 pvUser)
{
 8012138:	b580      	push	{r7, lr}
 801213a:	b092      	sub	sp, #72	@ 0x48
 801213c:	af08      	add	r7, sp, #32
 801213e:	60f8      	str	r0, [r7, #12]
 8012140:	60b9      	str	r1, [r7, #8]
 8012142:	607a      	str	r2, [r7, #4]
 8012144:	603b      	str	r3, [r7, #0]
  PCHANNELINSTANCE ptSysDevice = &ptDevInstance->tSystemDevice;
 8012146:	68fb      	ldr	r3, [r7, #12]
 8012148:	33f4      	adds	r3, #244	@ 0xf4
 801214a:	61fb      	str	r3, [r7, #28]
  int32_t          lRet        = CIFX_NO_ERROR;
 801214c:	2300      	movs	r3, #0
 801214e:	627b      	str	r3, [r7, #36]	@ 0x24

  *pbLoadState  =  CIFXTKIT_DOWNLOAD_NONE;
 8012150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012152:	2200      	movs	r2, #0
 8012154:	701a      	strb	r2, [r3, #0]

  /*------------------------------------------------------------*/
  /* Process the firmware download depending on the eDeviceType */
  /*------------------------------------------------------------*/
  switch (ptDevInstance->eDeviceType)
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	7d1b      	ldrb	r3, [r3, #20]
 801215a:	2b02      	cmp	r3, #2
 801215c:	d002      	beq.n	8012164 <DEV_ProcessFWDownload+0x2c>
 801215e:	2b03      	cmp	r3, #3
 8012160:	d079      	beq.n	8012256 <DEV_ProcessFWDownload+0x11e>
 8012162:	e189      	b.n	8012478 <DEV_ProcessFWDownload+0x340>
    /* - RAM based devices are started by a RESET and therefore it is not necessary to delete a file */
    /* - Firmware files (NXF) and/or Modules (NXO) are loaded into RAM and not into the file system */
    case eCIFX_DEVICE_RAM_BASED:
    {
      /* We have not to delete files but we have to change the "transfer type" of the file */
      uint32_t ulTransfertype = HIL_FILE_XFER_MODULE;
 8012164:	2302      	movs	r3, #2
 8012166:	617b      	str	r3, [r7, #20]

      /* Check if we have a NXF*/
      if( DEV_IsNXFFile(pszFileName) &&
 8012168:	6838      	ldr	r0, [r7, #0]
 801216a:	f7ff fd51 	bl	8011c10 <DEV_IsNXFFile>
 801216e:	4603      	mov	r3, r0
 8012170:	2b00      	cmp	r3, #0
 8012172:	d00f      	beq.n	8012194 <DEV_ProcessFWDownload+0x5c>
 8012174:	68bb      	ldr	r3, [r7, #8]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d00c      	beq.n	8012194 <DEV_ProcessFWDownload+0x5c>
          (0 != ulChannel) )
      {
        /* Downloading an NXF to a channel other than 0 is not supported */
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801217a:	4b94      	ldr	r3, [pc, #592]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	f003 0308 	and.w	r3, r3, #8
 8012182:	2b00      	cmp	r3, #0
 8012184:	d066      	beq.n	8012254 <DEV_ProcessFWDownload+0x11c>
        {
          USER_Trace(ptDevInstance,
 8012186:	68bb      	ldr	r3, [r7, #8]
 8012188:	4a91      	ldr	r2, [pc, #580]	@ (80123d0 <DEV_ProcessFWDownload+0x298>)
 801218a:	2108      	movs	r1, #8
 801218c:	68f8      	ldr	r0, [r7, #12]
 801218e:	f008 fb0a 	bl	801a7a6 <USER_Trace>
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8012192:	e05f      	b.n	8012254 <DEV_ProcessFWDownload+0x11c>
                      "Error channel number %u for a firmware is not supported",
                      ulChannel);
        }

      /* Check if we have an NXO file */
      } else if( DEV_IsNXOFile(pszFileName) &&
 8012194:	6838      	ldr	r0, [r7, #0]
 8012196:	f7ff fd19 	bl	8011bcc <DEV_IsNXOFile>
 801219a:	4603      	mov	r3, r0
 801219c:	2b00      	cmp	r3, #0
 801219e:	d00f      	beq.n	80121c0 <DEV_ProcessFWDownload+0x88>
                 (!ptDevInstance->fModuleLoad))
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	691b      	ldr	r3, [r3, #16]
      } else if( DEV_IsNXOFile(pszFileName) &&
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d10b      	bne.n	80121c0 <DEV_ProcessFWDownload+0x88>
      {
        /* Downloading an NXO without a running Base OS is not allowed */
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80121a8:	4b88      	ldr	r3, [pc, #544]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	f003 0308 	and.w	r3, r3, #8
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d04f      	beq.n	8012254 <DEV_ProcessFWDownload+0x11c>
        {
          USER_Trace(ptDevInstance,
 80121b4:	4a87      	ldr	r2, [pc, #540]	@ (80123d4 <DEV_ProcessFWDownload+0x29c>)
 80121b6:	2108      	movs	r1, #8
 80121b8:	68f8      	ldr	r0, [r7, #12]
 80121ba:	f008 faf4 	bl	801a7a6 <USER_Trace>
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80121be:	e049      	b.n	8012254 <DEV_ProcessFWDownload+0x11c>
                      "Error NXO files are not allowed without a Base OS firmware");
        }
      } else
      {
        /* Download the file stored in the buffer */
        lRet = DEV_DownloadFile(ptSysDevice,
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 80121c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121c8:	9306      	str	r3, [sp, #24]
 80121ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80121cc:	9305      	str	r3, [sp, #20]
 80121ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80121d0:	9304      	str	r3, [sp, #16]
 80121d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121d4:	9303      	str	r3, [sp, #12]
 80121d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80121d8:	9302      	str	r3, [sp, #8]
 80121da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121dc:	9301      	str	r3, [sp, #4]
 80121de:	683b      	ldr	r3, [r7, #0]
 80121e0:	9300      	str	r3, [sp, #0]
 80121e2:	697b      	ldr	r3, [r7, #20]
 80121e4:	68b9      	ldr	r1, [r7, #8]
 80121e6:	69f8      	ldr	r0, [r7, #28]
 80121e8:	f000 f966 	bl	80124b8 <DEV_DownloadFile>
 80121ec:	6278      	str	r0, [r7, #36]	@ 0x24
                                pfnTransferPacket,
                                pfnCallback,
                                pfnRecvPktCallback,
                                pvUser);

        if(CIFX_NO_ERROR != lRet)
 80121ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d00f      	beq.n	8012214 <DEV_ProcessFWDownload+0xdc>
        {
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80121f4:	4b75      	ldr	r3, [pc, #468]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	f003 0308 	and.w	r3, r3, #8
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	f000 8149 	beq.w	8012494 <DEV_ProcessFWDownload+0x35c>
          {
            USER_Trace(ptDevInstance,
 8012202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012204:	9300      	str	r3, [sp, #0]
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	4a73      	ldr	r2, [pc, #460]	@ (80123d8 <DEV_ProcessFWDownload+0x2a0>)
 801220a:	2108      	movs	r1, #8
 801220c:	68f8      	ldr	r0, [r7, #12]
 801220e:	f008 faca 	bl	801a7a6 <USER_Trace>
                      pszFullFileName);
          }
        }
      }
    }
    break;
 8012212:	e13f      	b.n	8012494 <DEV_ProcessFWDownload+0x35c>
          if ( DEV_IsNXFFile( pszFileName))
 8012214:	6838      	ldr	r0, [r7, #0]
 8012216:	f7ff fcfb 	bl	8011c10 <DEV_IsNXFFile>
 801221a:	4603      	mov	r3, r0
 801221c:	2b00      	cmp	r3, #0
 801221e:	d002      	beq.n	8012226 <DEV_ProcessFWDownload+0xee>
            *pbLoadState = CIFXTKIT_DOWNLOAD_FIRMWARE | CIFXTKIT_DOWNLOAD_EXECUTED; /* we have a firmware loaded */
 8012220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012222:	2281      	movs	r2, #129	@ 0x81
 8012224:	701a      	strb	r2, [r3, #0]
          if ( DEV_IsNXOFile( pszFileName))
 8012226:	6838      	ldr	r0, [r7, #0]
 8012228:	f7ff fcd0 	bl	8011bcc <DEV_IsNXOFile>
 801222c:	4603      	mov	r3, r0
 801222e:	2b00      	cmp	r3, #0
 8012230:	d002      	beq.n	8012238 <DEV_ProcessFWDownload+0x100>
            *pbLoadState = CIFXTKIT_DOWNLOAD_MODULE  | CIFXTKIT_DOWNLOAD_EXECUTED;  /* we have a module loaded */
 8012232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012234:	2282      	movs	r2, #130	@ 0x82
 8012236:	701a      	strb	r2, [r3, #0]
          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8012238:	4b64      	ldr	r3, [pc, #400]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	f003 0301 	and.w	r3, r3, #1
 8012240:	2b00      	cmp	r3, #0
 8012242:	f000 8127 	beq.w	8012494 <DEV_ProcessFWDownload+0x35c>
            USER_Trace(ptDevInstance,
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	4a64      	ldr	r2, [pc, #400]	@ (80123dc <DEV_ProcessFWDownload+0x2a4>)
 801224a:	2101      	movs	r1, #1
 801224c:	68f8      	ldr	r0, [r7, #12]
 801224e:	f008 faaa 	bl	801a7a6 <USER_Trace>
    break;
 8012252:	e11f      	b.n	8012494 <DEV_ProcessFWDownload+0x35c>
 8012254:	e11e      	b.n	8012494 <DEV_ProcessFWDownload+0x35c>
    /* - Firmware files are only allowed for PORT0 */
    /* - If an NXO is downloaded, all files (NXO/NXD) are deleted first. An existing NXF must be protected, because it is the base module! */
    case eCIFX_DEVICE_FLASH_BASED:
    {
      /* We have not to delete files but we have to change the "transfer type" of the file */
      uint32_t ulTransfertype  = HIL_FILE_XFER_FILE;
 8012256:	2301      	movs	r3, #1
 8012258:	61bb      	str	r3, [r7, #24]
      int      fDownload       = 0;
 801225a:	2300      	movs	r3, #0
 801225c:	613b      	str	r3, [r7, #16]

      /* Does the file exist on the hardware, if so, skip the download */
      if ( CIFX_NO_ERROR != (lRet = DEV_CheckForDownload( ptSysDevice,
 801225e:	f107 0210 	add.w	r2, r7, #16
 8012262:	2300      	movs	r3, #0
 8012264:	9304      	str	r3, [sp, #16]
 8012266:	2300      	movs	r3, #0
 8012268:	9303      	str	r3, [sp, #12]
 801226a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801226c:	9302      	str	r3, [sp, #8]
 801226e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012270:	9301      	str	r3, [sp, #4]
 8012272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012274:	9300      	str	r3, [sp, #0]
 8012276:	683b      	ldr	r3, [r7, #0]
 8012278:	68b9      	ldr	r1, [r7, #8]
 801227a:	69f8      	ldr	r0, [r7, #28]
 801227c:	f7ff fe16 	bl	8011eac <DEV_CheckForDownload>
 8012280:	6278      	str	r0, [r7, #36]	@ 0x24
 8012282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012284:	2b00      	cmp	r3, #0
 8012286:	d00d      	beq.n	80122a4 <DEV_ProcessFWDownload+0x16c>
                                                          pfnTransferPacket,
                                                          NULL,
                                                          NULL)))
      {
        /* Display an error */
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8012288:	4b50      	ldr	r3, [pc, #320]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	f003 0308 	and.w	r3, r3, #8
 8012290:	2b00      	cmp	r3, #0
 8012292:	f000 8101 	beq.w	8012498 <DEV_ProcessFWDownload+0x360>
        {
          USER_Trace(ptDevInstance,
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	4a51      	ldr	r2, [pc, #324]	@ (80123e0 <DEV_ProcessFWDownload+0x2a8>)
 801229a:	2108      	movs	r1, #8
 801229c:	68f8      	ldr	r0, [r7, #12]
 801229e:	f008 fa82 	bl	801a7a6 <USER_Trace>
            *pbLoadState |= CIFXTKIT_DOWNLOAD_EXECUTED;
          }
        }
      }
    }
    break;
 80122a2:	e0f9      	b.n	8012498 <DEV_ProcessFWDownload+0x360>
      } else if(!fDownload)
 80122a4:	693b      	ldr	r3, [r7, #16]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d134      	bne.n	8012314 <DEV_ProcessFWDownload+0x1dc>
        if(DEV_IsNXOFile(pszFileName))
 80122aa:	6838      	ldr	r0, [r7, #0]
 80122ac:	f7ff fc8e 	bl	8011bcc <DEV_IsNXOFile>
 80122b0:	4603      	mov	r3, r0
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d021      	beq.n	80122fa <DEV_ProcessFWDownload+0x1c2>
          if( !ptDevInstance->fModuleLoad)
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	691b      	ldr	r3, [r3, #16]
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d10d      	bne.n	80122da <DEV_ProcessFWDownload+0x1a2>
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80122be:	4b43      	ldr	r3, [pc, #268]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	f003 0308 	and.w	r3, r3, #8
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d004      	beq.n	80122d4 <DEV_ProcessFWDownload+0x19c>
              USER_Trace(ptDevInstance,
 80122ca:	4a42      	ldr	r2, [pc, #264]	@ (80123d4 <DEV_ProcessFWDownload+0x29c>)
 80122cc:	2108      	movs	r1, #8
 80122ce:	68f8      	ldr	r0, [r7, #12]
 80122d0:	f008 fa69 	bl	801a7a6 <USER_Trace>
            lRet = CIFX_FILE_TYPE_INVALID;
 80122d4:	4b43      	ldr	r3, [pc, #268]	@ (80123e4 <DEV_ProcessFWDownload+0x2ac>)
 80122d6:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 80122d8:	e0de      	b.n	8012498 <DEV_ProcessFWDownload+0x360>
            if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80122da:	4b3c      	ldr	r3, [pc, #240]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	f003 0301 	and.w	r3, r3, #1
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d005      	beq.n	80122f2 <DEV_ProcessFWDownload+0x1ba>
              USER_Trace(ptDevInstance,
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	4a3f      	ldr	r2, [pc, #252]	@ (80123e8 <DEV_ProcessFWDownload+0x2b0>)
 80122ea:	2101      	movs	r1, #1
 80122ec:	68f8      	ldr	r0, [r7, #12]
 80122ee:	f008 fa5a 	bl	801a7a6 <USER_Trace>
            *pbLoadState = CIFXTKIT_DOWNLOAD_MODULE;
 80122f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122f4:	2202      	movs	r2, #2
 80122f6:	701a      	strb	r2, [r3, #0]
    break;
 80122f8:	e0ce      	b.n	8012498 <DEV_ProcessFWDownload+0x360>
        } else if(DEV_IsNXFFile(pszFileName))
 80122fa:	6838      	ldr	r0, [r7, #0]
 80122fc:	f7ff fc88 	bl	8011c10 <DEV_IsNXFFile>
 8012300:	4603      	mov	r3, r0
 8012302:	2b00      	cmp	r3, #0
 8012304:	d003      	beq.n	801230e <DEV_ProcessFWDownload+0x1d6>
          *pbLoadState = CIFXTKIT_DOWNLOAD_FIRMWARE;
 8012306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012308:	2201      	movs	r2, #1
 801230a:	701a      	strb	r2, [r3, #0]
    break;
 801230c:	e0c4      	b.n	8012498 <DEV_ProcessFWDownload+0x360>
          lRet = CIFX_FILE_TYPE_INVALID;
 801230e:	4b35      	ldr	r3, [pc, #212]	@ (80123e4 <DEV_ProcessFWDownload+0x2ac>)
 8012310:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8012312:	e0c1      	b.n	8012498 <DEV_ProcessFWDownload+0x360>
        if( DEV_IsNXFFile(pszFileName))
 8012314:	6838      	ldr	r0, [r7, #0]
 8012316:	f7ff fc7b 	bl	8011c10 <DEV_IsNXFFile>
 801231a:	4603      	mov	r3, r0
 801231c:	2b00      	cmp	r3, #0
 801231e:	d02c      	beq.n	801237a <DEV_ProcessFWDownload+0x242>
          if (0 != ulChannel)
 8012320:	68bb      	ldr	r3, [r7, #8]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d010      	beq.n	8012348 <DEV_ProcessFWDownload+0x210>
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8012326:	4b29      	ldr	r3, [pc, #164]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	f003 0308 	and.w	r3, r3, #8
 801232e:	2b00      	cmp	r3, #0
 8012330:	d005      	beq.n	801233e <DEV_ProcessFWDownload+0x206>
              USER_Trace(ptDevInstance,
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	4a26      	ldr	r2, [pc, #152]	@ (80123d0 <DEV_ProcessFWDownload+0x298>)
 8012336:	2108      	movs	r1, #8
 8012338:	68f8      	ldr	r0, [r7, #12]
 801233a:	f008 fa34 	bl	801a7a6 <USER_Trace>
            lRet = CIFX_INVALID_PARAMETER;
 801233e:	4b2b      	ldr	r3, [pc, #172]	@ (80123ec <DEV_ProcessFWDownload+0x2b4>)
 8012340:	627b      	str	r3, [r7, #36]	@ 0x24
            fDownload = 0;
 8012342:	2300      	movs	r3, #0
 8012344:	613b      	str	r3, [r7, #16]
 8012346:	e057      	b.n	80123f8 <DEV_ProcessFWDownload+0x2c0>
            uint32_t ulChNum = 0;
 8012348:	2300      	movs	r3, #0
 801234a:	623b      	str	r3, [r7, #32]
            for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 801234c:	2300      	movs	r3, #0
 801234e:	623b      	str	r3, [r7, #32]
 8012350:	e00c      	b.n	801236c <DEV_ProcessFWDownload+0x234>
              (void)DEV_RemoveChannelFiles(ptSysDevice, ulChNum, pfnTransferPacket, NULL, NULL, NULL);
 8012352:	2300      	movs	r3, #0
 8012354:	9301      	str	r3, [sp, #4]
 8012356:	2300      	movs	r3, #0
 8012358:	9300      	str	r3, [sp, #0]
 801235a:	2300      	movs	r3, #0
 801235c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801235e:	6a39      	ldr	r1, [r7, #32]
 8012360:	69f8      	ldr	r0, [r7, #28]
 8012362:	f7ff faf1 	bl	8011948 <DEV_RemoveChannelFiles>
            for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 8012366:	6a3b      	ldr	r3, [r7, #32]
 8012368:	3301      	adds	r3, #1
 801236a:	623b      	str	r3, [r7, #32]
 801236c:	6a3b      	ldr	r3, [r7, #32]
 801236e:	2b05      	cmp	r3, #5
 8012370:	d9ef      	bls.n	8012352 <DEV_ProcessFWDownload+0x21a>
            *pbLoadState = CIFXTKIT_DOWNLOAD_FIRMWARE;
 8012372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012374:	2201      	movs	r2, #1
 8012376:	701a      	strb	r2, [r3, #0]
 8012378:	e03e      	b.n	80123f8 <DEV_ProcessFWDownload+0x2c0>
        } else if( DEV_IsNXOFile(pszFileName))
 801237a:	6838      	ldr	r0, [r7, #0]
 801237c:	f7ff fc26 	bl	8011bcc <DEV_IsNXOFile>
 8012380:	4603      	mov	r3, r0
 8012382:	2b00      	cmp	r3, #0
 8012384:	d036      	beq.n	80123f4 <DEV_ProcessFWDownload+0x2bc>
          if( !ptDevInstance->fModuleLoad)
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	691b      	ldr	r3, [r3, #16]
 801238a:	2b00      	cmp	r3, #0
 801238c:	d10f      	bne.n	80123ae <DEV_ProcessFWDownload+0x276>
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801238e:	4b0f      	ldr	r3, [pc, #60]	@ (80123cc <DEV_ProcessFWDownload+0x294>)
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	f003 0308 	and.w	r3, r3, #8
 8012396:	2b00      	cmp	r3, #0
 8012398:	d004      	beq.n	80123a4 <DEV_ProcessFWDownload+0x26c>
              USER_Trace(ptDevInstance,
 801239a:	4a0e      	ldr	r2, [pc, #56]	@ (80123d4 <DEV_ProcessFWDownload+0x29c>)
 801239c:	2108      	movs	r1, #8
 801239e:	68f8      	ldr	r0, [r7, #12]
 80123a0:	f008 fa01 	bl	801a7a6 <USER_Trace>
            lRet = CIFX_FILE_TYPE_INVALID;
 80123a4:	4b0f      	ldr	r3, [pc, #60]	@ (80123e4 <DEV_ProcessFWDownload+0x2ac>)
 80123a6:	627b      	str	r3, [r7, #36]	@ 0x24
            fDownload = 0;
 80123a8:	2300      	movs	r3, #0
 80123aa:	613b      	str	r3, [r7, #16]
 80123ac:	e024      	b.n	80123f8 <DEV_ProcessFWDownload+0x2c0>
            (void)DEV_RemoveChannelFiles( ptSysDevice, ulChannel, pfnTransferPacket, NULL, NULL, HIL_FILE_EXTENSION_FIRMWARE);
 80123ae:	4b10      	ldr	r3, [pc, #64]	@ (80123f0 <DEV_ProcessFWDownload+0x2b8>)
 80123b0:	9301      	str	r3, [sp, #4]
 80123b2:	2300      	movs	r3, #0
 80123b4:	9300      	str	r3, [sp, #0]
 80123b6:	2300      	movs	r3, #0
 80123b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80123ba:	68b9      	ldr	r1, [r7, #8]
 80123bc:	69f8      	ldr	r0, [r7, #28]
 80123be:	f7ff fac3 	bl	8011948 <DEV_RemoveChannelFiles>
            *pbLoadState = CIFXTKIT_DOWNLOAD_MODULE;
 80123c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123c4:	2202      	movs	r2, #2
 80123c6:	701a      	strb	r2, [r3, #0]
 80123c8:	e016      	b.n	80123f8 <DEV_ProcessFWDownload+0x2c0>
 80123ca:	bf00      	nop
 80123cc:	20000080 	.word	0x20000080
 80123d0:	080203a4 	.word	0x080203a4
 80123d4:	080203dc 	.word	0x080203dc
 80123d8:	08020418 	.word	0x08020418
 80123dc:	08020454 	.word	0x08020454
 80123e0:	0802048c 	.word	0x0802048c
 80123e4:	800a000f 	.word	0x800a000f
 80123e8:	080204b0 	.word	0x080204b0
 80123ec:	800a0005 	.word	0x800a0005
 80123f0:	08020268 	.word	0x08020268
          fDownload = 0;
 80123f4:	2300      	movs	r3, #0
 80123f6:	613b      	str	r3, [r7, #16]
        if(fDownload)
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d04c      	beq.n	8012498 <DEV_ProcessFWDownload+0x360>
          lRet = DEV_DownloadFile(ptSysDevice,
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8012404:	2300      	movs	r3, #0
 8012406:	9306      	str	r3, [sp, #24]
 8012408:	2300      	movs	r3, #0
 801240a:	9305      	str	r3, [sp, #20]
 801240c:	2300      	movs	r3, #0
 801240e:	9304      	str	r3, [sp, #16]
 8012410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012412:	9303      	str	r3, [sp, #12]
 8012414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012416:	9302      	str	r3, [sp, #8]
 8012418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801241a:	9301      	str	r3, [sp, #4]
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	9300      	str	r3, [sp, #0]
 8012420:	69bb      	ldr	r3, [r7, #24]
 8012422:	68b9      	ldr	r1, [r7, #8]
 8012424:	69f8      	ldr	r0, [r7, #28]
 8012426:	f000 f847 	bl	80124b8 <DEV_DownloadFile>
 801242a:	6278      	str	r0, [r7, #36]	@ 0x24
          if(CIFX_NO_ERROR != lRet)
 801242c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801242e:	2b00      	cmp	r3, #0
 8012430:	d00e      	beq.n	8012450 <DEV_ProcessFWDownload+0x318>
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8012432:	4b1d      	ldr	r3, [pc, #116]	@ (80124a8 <DEV_ProcessFWDownload+0x370>)
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	f003 0308 	and.w	r3, r3, #8
 801243a:	2b00      	cmp	r3, #0
 801243c:	d02c      	beq.n	8012498 <DEV_ProcessFWDownload+0x360>
              USER_Trace(ptDevInstance,
 801243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012440:	9300      	str	r3, [sp, #0]
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	4a19      	ldr	r2, [pc, #100]	@ (80124ac <DEV_ProcessFWDownload+0x374>)
 8012446:	2108      	movs	r1, #8
 8012448:	68f8      	ldr	r0, [r7, #12]
 801244a:	f008 f9ac 	bl	801a7a6 <USER_Trace>
    break;
 801244e:	e023      	b.n	8012498 <DEV_ProcessFWDownload+0x360>
            if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8012450:	4b15      	ldr	r3, [pc, #84]	@ (80124a8 <DEV_ProcessFWDownload+0x370>)
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	f003 0301 	and.w	r3, r3, #1
 8012458:	2b00      	cmp	r3, #0
 801245a:	d005      	beq.n	8012468 <DEV_ProcessFWDownload+0x330>
              USER_Trace(ptDevInstance,
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	4a14      	ldr	r2, [pc, #80]	@ (80124b0 <DEV_ProcessFWDownload+0x378>)
 8012460:	2101      	movs	r1, #1
 8012462:	68f8      	ldr	r0, [r7, #12]
 8012464:	f008 f99f 	bl	801a7a6 <USER_Trace>
            *pbLoadState |= CIFXTKIT_DOWNLOAD_EXECUTED;
 8012468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801246a:	781b      	ldrb	r3, [r3, #0]
 801246c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012470:	b2da      	uxtb	r2, r3
 8012472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012474:	701a      	strb	r2, [r3, #0]
    break;
 8012476:	e00f      	b.n	8012498 <DEV_ProcessFWDownload+0x360>

    default:
      /* Unknown device type */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8012478:	4b0b      	ldr	r3, [pc, #44]	@ (80124a8 <DEV_ProcessFWDownload+0x370>)
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	f003 0308 	and.w	r3, r3, #8
 8012480:	2b00      	cmp	r3, #0
 8012482:	d00b      	beq.n	801249c <DEV_ProcessFWDownload+0x364>
      {
        USER_Trace(ptDevInstance,
                    TRACE_LEVEL_ERROR,
                    "Error unsupported device type %u found for download handling!",
                    ptDevInstance->eDeviceType);
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	7d1b      	ldrb	r3, [r3, #20]
        USER_Trace(ptDevInstance,
 8012488:	4a0a      	ldr	r2, [pc, #40]	@ (80124b4 <DEV_ProcessFWDownload+0x37c>)
 801248a:	2108      	movs	r1, #8
 801248c:	68f8      	ldr	r0, [r7, #12]
 801248e:	f008 f98a 	bl	801a7a6 <USER_Trace>
      }
    break;
 8012492:	e003      	b.n	801249c <DEV_ProcessFWDownload+0x364>
    break;
 8012494:	bf00      	nop
 8012496:	e002      	b.n	801249e <DEV_ProcessFWDownload+0x366>
    break;
 8012498:	bf00      	nop
 801249a:	e000      	b.n	801249e <DEV_ProcessFWDownload+0x366>
    break;
 801249c:	bf00      	nop

  } /* end switch */

  return lRet;
 801249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
} /*lint !e429 : pbBuffer not freed or returned */
 80124a0:	4618      	mov	r0, r3
 80124a2:	3728      	adds	r7, #40	@ 0x28
 80124a4:	46bd      	mov	sp, r7
 80124a6:	bd80      	pop	{r7, pc}
 80124a8:	20000080 	.word	0x20000080
 80124ac:	08020418 	.word	0x08020418
 80124b0:	08020454 	.word	0x08020454
 80124b4:	080204e8 	.word	0x080204e8

080124b8 <DEV_DownloadFile>:
                         void*                 pvData,
                         PFN_TRANSFER_PACKET   pfnTransferPacket,
                         PFN_PROGRESS_CALLBACK pfnCallback,
                         PFN_RECV_PKT_CALLBACK pfnRecvPktCallback,
                         void*                 pvUser)
{
 80124b8:	b590      	push	{r4, r7, lr}
 80124ba:	f6ad 4de4 	subw	sp, sp, #3300	@ 0xce4
 80124be:	af04      	add	r7, sp, #16
 80124c0:	f507 644d 	add.w	r4, r7, #3280	@ 0xcd0
 80124c4:	f6a4 44c4 	subw	r4, r4, #3268	@ 0xcc4
 80124c8:	6020      	str	r0, [r4, #0]
 80124ca:	f507 604d 	add.w	r0, r7, #3280	@ 0xcd0
 80124ce:	f6a0 40c8 	subw	r0, r0, #3272	@ 0xcc8
 80124d2:	6001      	str	r1, [r0, #0]
 80124d4:	f507 614d 	add.w	r1, r7, #3280	@ 0xcd0
 80124d8:	f6a1 41cc 	subw	r1, r1, #3276	@ 0xccc
 80124dc:	600a      	str	r2, [r1, #0]
 80124de:	f507 624d 	add.w	r2, r7, #3280	@ 0xcd0
 80124e2:	f5a2 624d 	sub.w	r2, r2, #3280	@ 0xcd0
 80124e6:	6013      	str	r3, [r2, #0]
    HIL_FILE_DOWNLOAD_DATA_CNF_T  tDownloadDataCnf;
    HIL_FILE_DOWNLOAD_ABORT_CNF_T tAbortCnf;
  }          uRecvPkt;

  /* Set download state informations */
  uint32_t   ulMaxDataLength     = ulMailboxSize -  /* Maximum possible user data length */
 80124e8:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80124ec:	f6a3 43cc 	subw	r3, r3, #3276	@ 0xccc
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	3b30      	subs	r3, #48	@ 0x30
 80124f4:	f8c7 3ccc 	str.w	r3, [r7, #3276]	@ 0xccc
                                   (uint32_t)sizeof(HIL_FILE_DOWNLOAD_DATA_REQ_T);

  char*      pbCopyPtr           = NULL;
 80124f8:	2300      	movs	r3, #0
 80124fa:	f8c7 3c98 	str.w	r3, [r7, #3224]	@ 0xc98
  uint32_t   ulCopySize          = 0;
 80124fe:	2300      	movs	r3, #0
 8012500:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94
  uint32_t   ulSendLen           = 0;
 8012504:	2300      	movs	r3, #0
 8012506:	f8c7 3cc8 	str.w	r3, [r7, #3272]	@ 0xcc8
  uint32_t   ulTransferedLength  = 0;
 801250a:	2300      	movs	r3, #0
 801250c:	f8c7 3cc4 	str.w	r3, [r7, #3268]	@ 0xcc4
  uint8_t*   pabActData          = NULL;
 8012510:	2300      	movs	r3, #0
 8012512:	f8c7 3cc0 	str.w	r3, [r7, #3264]	@ 0xcc0
  uint32_t   ulCRC               = 0;
 8012516:	2300      	movs	r3, #0
 8012518:	f8c7 3cbc 	str.w	r3, [r7, #3260]	@ 0xcbc
  uint32_t   ulBlockNumber       = 0;
 801251c:	2300      	movs	r3, #0
 801251e:	f8c7 3cb8 	str.w	r3, [r7, #3256]	@ 0xcb8
  uint32_t   ulState             = HIL_FILE_DOWNLOAD_REQ;
 8012522:	f641 6362 	movw	r3, #7778	@ 0x1e62
 8012526:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
  uint32_t   ulCmdDataState      = HIL_PACKET_SEQ_NONE;
 801252a:	2300      	movs	r3, #0
 801252c:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0
  int        fStopDownload       = 0;
 8012530:	2300      	movs	r3, #0
 8012532:	f8c7 3cac 	str.w	r3, [r7, #3244]	@ 0xcac
  int32_t    lRetAbort           = CIFX_NO_ERROR;
 8012536:	2300      	movs	r3, #0
 8012538:	f8c7 3ca8 	str.w	r3, [r7, #3240]	@ 0xca8
  int32_t    lRet                = CIFX_NO_ERROR;
 801253c:	2300      	movs	r3, #0
 801253e:	f8c7 3ca4 	str.w	r3, [r7, #3236]	@ 0xca4
  uint32_t   ulCurrentId         = 0;
 8012542:	2300      	movs	r3, #0
 8012544:	f8c7 3ca0 	str.w	r3, [r7, #3232]	@ 0xca0
  uint32_t   ulSrc               = OS_GetMilliSecCounter(); /* Early versions used pvChannel as ulSrc,
 8012548:	f7fd fc81 	bl	800fe4e <OS_GetMilliSecCounter>
 801254c:	f8c7 0c90 	str.w	r0, [r7, #3216]	@ 0xc90
                                                               but this won't work on 64 Bit machines.
                                                               As we need something unique we use the current system time */
  uint32_t   ulTransferTimeout   = CIFX_TO_SEND_PACKET;
 8012550:	f241 3388 	movw	r3, #5000	@ 0x1388
 8012554:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c

  OS_Memset(&uSendPkt, 0, sizeof(uSendPkt));
 8012558:	f507 63ca 	add.w	r3, r7, #1616	@ 0x650
 801255c:	f240 623c 	movw	r2, #1596	@ 0x63c
 8012560:	2100      	movs	r1, #0
 8012562:	4618      	mov	r0, r3
 8012564:	f7fd fbee 	bl	800fd44 <OS_Memset>
  OS_Memset(&uRecvPkt, 0, sizeof(uRecvPkt));
 8012568:	f107 0314 	add.w	r3, r7, #20
 801256c:	f240 623c 	movw	r2, #1596	@ 0x63c
 8012570:	2100      	movs	r1, #0
 8012572:	4618      	mov	r0, r3
 8012574:	f7fd fbe6 	bl	800fd44 <OS_Memset>

  /* Check parameters */
  if( NULL == pvData)
 8012578:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 801257c:	2b00      	cmp	r3, #0
 801257e:	d101      	bne.n	8012584 <DEV_DownloadFile+0xcc>
    return CIFX_INVALID_POINTER;
 8012580:	4bac      	ldr	r3, [pc, #688]	@ (8012834 <DEV_DownloadFile+0x37c>)
 8012582:	e2e2      	b.n	8012b4a <DEV_DownloadFile+0x692>

  if( 0 == ulFileLength)
 8012584:	f8d7 3ce4 	ldr.w	r3, [r7, #3300]	@ 0xce4
 8012588:	2b00      	cmp	r3, #0
 801258a:	d101      	bne.n	8012590 <DEV_DownloadFile+0xd8>
    return CIFX_INVALID_PARAMETER;
 801258c:	4baa      	ldr	r3, [pc, #680]	@ (8012838 <DEV_DownloadFile+0x380>)
 801258e:	e2dc      	b.n	8012b4a <DEV_DownloadFile+0x692>

  pabActData = (uint8_t*)pvData;
 8012590:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 8012594:	f8c7 3cc0 	str.w	r3, [r7, #3264]	@ 0xcc0

  /* Performce download */
  do
  {
    switch (ulState)
 8012598:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	@ 0xcb4
 801259c:	f641 6266 	movw	r2, #7782	@ 0x1e66
 80125a0:	4293      	cmp	r3, r2
 80125a2:	f000 824b 	beq.w	8012a3c <DEV_DownloadFile+0x584>
 80125a6:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	@ 0xcb4
 80125aa:	f641 6266 	movw	r2, #7782	@ 0x1e66
 80125ae:	4293      	cmp	r3, r2
 80125b0:	f200 82b0 	bhi.w	8012b14 <DEV_DownloadFile+0x65c>
 80125b4:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	@ 0xcb4
 80125b8:	f641 6262 	movw	r2, #7778	@ 0x1e62
 80125bc:	4293      	cmp	r3, r2
 80125be:	d007      	beq.n	80125d0 <DEV_DownloadFile+0x118>
 80125c0:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	@ 0xcb4
 80125c4:	f641 6264 	movw	r2, #7780	@ 0x1e64
 80125c8:	4293      	cmp	r3, r2
 80125ca:	f000 8139 	beq.w	8012840 <DEV_DownloadFile+0x388>
 80125ce:	e2a1      	b.n	8012b14 <DEV_DownloadFile+0x65c>
    {
      /* Send download request */
      case HIL_FILE_DOWNLOAD_REQ:
      {
        /* Validate filename length to fit mailbox/packet */
        uint32_t ulFileNameLength = min( ((uint32_t)OS_Strlen(szFileName) + 1),
 80125d0:	f8d7 0ce0 	ldr.w	r0, [r7, #3296]	@ 0xce0
 80125d4:	f7fd fdcc 	bl	8010170 <OS_Strlen>
 80125d8:	4603      	mov	r3, r0
 80125da:	1c5a      	adds	r2, r3, #1
 80125dc:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80125e0:	f6a3 43cc 	subw	r3, r3, #3276	@ 0xccc
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	3b3a      	subs	r3, #58	@ 0x3a
 80125e8:	429a      	cmp	r2, r3
 80125ea:	d906      	bls.n	80125fa <DEV_DownloadFile+0x142>
 80125ec:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80125f0:	f6a3 43cc 	subw	r3, r3, #3276	@ 0xccc
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	3b3a      	subs	r3, #58	@ 0x3a
 80125f8:	e005      	b.n	8012606 <DEV_DownloadFile+0x14e>
 80125fa:	f8d7 0ce0 	ldr.w	r0, [r7, #3296]	@ 0xce0
 80125fe:	f7fd fdb7 	bl	8010170 <OS_Strlen>
 8012602:	4603      	mov	r3, r0
 8012604:	3301      	adds	r3, #1
 8012606:	f8c7 3c8c 	str.w	r3, [r7, #3212]	@ 0xc8c
                                          (ulMailboxSize - (uint32_t)sizeof(HIL_FILE_DOWNLOAD_REQ_T))); /*lint !e666 : function call OS_Strlen() */

        /* Insert packet data */
        ++ulCurrentId;
 801260a:	f8d7 3ca0 	ldr.w	r3, [r7, #3232]	@ 0xca0
 801260e:	3301      	adds	r3, #1
 8012610:	f8c7 3ca0 	str.w	r3, [r7, #3232]	@ 0xca0
        uSendPkt.tDownloadReq.tHead.ulDest   = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8012614:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012618:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 801261c:	2200      	movs	r2, #0
 801261e:	601a      	str	r2, [r3, #0]
        uSendPkt.tDownloadReq.tHead.ulSrc    = HOST_TO_LE32(ulSrc);
 8012620:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012624:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012628:	f8d7 2c90 	ldr.w	r2, [r7, #3216]	@ 0xc90
 801262c:	605a      	str	r2, [r3, #4]
        uSendPkt.tDownloadReq.tHead.ulDestId = HOST_TO_LE32(0);
 801262e:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012632:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012636:	2200      	movs	r2, #0
 8012638:	609a      	str	r2, [r3, #8]
        uSendPkt.tDownloadReq.tHead.ulSrcId  = HOST_TO_LE32(0);
 801263a:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801263e:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012642:	2200      	movs	r2, #0
 8012644:	60da      	str	r2, [r3, #12]
        uSendPkt.tDownloadReq.tHead.ulLen    = HOST_TO_LE32((uint32_t)(sizeof(HIL_FILE_DOWNLOAD_REQ_DATA_T) +
 8012646:	f8d7 3c8c 	ldr.w	r3, [r7, #3212]	@ 0xc8c
 801264a:	f103 0212 	add.w	r2, r3, #18
 801264e:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012652:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012656:	611a      	str	r2, [r3, #16]
                                                                       ulFileNameLength));
        uSendPkt.tDownloadReq.tHead.ulId     = HOST_TO_LE32(ulCurrentId);
 8012658:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801265c:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012660:	f8d7 2ca0 	ldr.w	r2, [r7, #3232]	@ 0xca0
 8012664:	615a      	str	r2, [r3, #20]
        uSendPkt.tDownloadReq.tHead.ulSta    = HOST_TO_LE32(0);
 8012666:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801266a:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 801266e:	2200      	movs	r2, #0
 8012670:	619a      	str	r2, [r3, #24]
        uSendPkt.tDownloadReq.tHead.ulCmd    = HOST_TO_LE32(HIL_FILE_DOWNLOAD_REQ);
 8012672:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012676:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 801267a:	f641 6262 	movw	r2, #7778	@ 0x1e62
 801267e:	61da      	str	r2, [r3, #28]
        uSendPkt.tDownloadReq.tHead.ulExt    = HOST_TO_LE32(ulCmdDataState);
 8012680:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012684:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012688:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	@ 0xcb0
 801268c:	621a      	str	r2, [r3, #32]
        uSendPkt.tDownloadReq.tHead.ulRout   = HOST_TO_LE32(0);
 801268e:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012692:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012696:	2200      	movs	r2, #0
 8012698:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Insert command data (extended data) */
        uSendPkt.tDownloadReq.tData.ulFileLength     = HOST_TO_LE32(ulFileLength);
 801269a:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801269e:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80126a2:	f8d7 2ce4 	ldr.w	r2, [r7, #3300]	@ 0xce4
 80126a6:	631a      	str	r2, [r3, #48]	@ 0x30
        uSendPkt.tDownloadReq.tData.ulMaxBlockSize   = HOST_TO_LE32(ulMaxDataLength);
 80126a8:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80126ac:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80126b0:	f8d7 2ccc 	ldr.w	r2, [r7, #3276]	@ 0xccc
 80126b4:	62da      	str	r2, [r3, #44]	@ 0x2c
        uSendPkt.tDownloadReq.tData.ulXferType       = HOST_TO_LE32(ulTransferType);
 80126b6:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80126ba:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80126be:	f507 624d 	add.w	r2, r7, #3280	@ 0xcd0
 80126c2:	f5a2 624d 	sub.w	r2, r2, #3280	@ 0xcd0
 80126c6:	6812      	ldr	r2, [r2, #0]
 80126c8:	629a      	str	r2, [r3, #40]	@ 0x28
        uSendPkt.tDownloadReq.tData.ulChannelNo      = HOST_TO_LE32(ulChannel);
 80126ca:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80126ce:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80126d2:	f507 624d 	add.w	r2, r7, #3280	@ 0xcd0
 80126d6:	f6a2 42c8 	subw	r2, r2, #3272	@ 0xcc8
 80126da:	6812      	ldr	r2, [r2, #0]
 80126dc:	635a      	str	r2, [r3, #52]	@ 0x34
        uSendPkt.tDownloadReq.tData.usFileNameLength = HOST_TO_LE16((uint16_t)ulFileNameLength);
 80126de:	f8d7 3c8c 	ldr.w	r3, [r7, #3212]	@ 0xc8c
 80126e2:	b29a      	uxth	r2, r3
 80126e4:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80126e8:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80126ec:	871a      	strh	r2, [r3, #56]	@ 0x38

        /* Setup copy buffer and copy size */
        pbCopyPtr   = ((char*)(&uSendPkt.tPacket.abData[0])) + sizeof(uSendPkt.tDownloadReq.tData);
 80126ee:	f507 63ca 	add.w	r3, r7, #1616	@ 0x650
 80126f2:	3328      	adds	r3, #40	@ 0x28
 80126f4:	3312      	adds	r3, #18
 80126f6:	f8c7 3c98 	str.w	r3, [r7, #3224]	@ 0xc98
        ulCopySize  = min( (sizeof(uSendPkt.tPacket.abData) - sizeof(uSendPkt.tDownloadReq.tData)), uSendPkt.tDownloadReq.tData.usFileNameLength);
 80126fa:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80126fe:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012702:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8012704:	f240 6202 	movw	r2, #1538	@ 0x602
 8012708:	4293      	cmp	r3, r2
 801270a:	bf28      	it	cs
 801270c:	4613      	movcs	r3, r2
 801270e:	b29b      	uxth	r3, r3
 8012710:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94

        /* Insert file name */
        (void)OS_Strncpy( pbCopyPtr, szFileName, ulCopySize);
 8012714:	f8d7 2c94 	ldr.w	r2, [r7, #3220]	@ 0xc94
 8012718:	f8d7 1ce0 	ldr.w	r1, [r7, #3296]	@ 0xce0
 801271c:	f8d7 0c98 	ldr.w	r0, [r7, #3224]	@ 0xc98
 8012720:	f7fd fd32 	bl	8010188 <OS_Strncpy>

        /* Transfer packet */
        lRet = pfnTransferPacket(pvChannel,
 8012724:	f107 0214 	add.w	r2, r7, #20
 8012728:	f507 61ca 	add.w	r1, r7, #1616	@ 0x650
 801272c:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012730:	f6a3 40c4 	subw	r0, r3, #3268	@ 0xcc4
 8012734:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 8012738:	9302      	str	r3, [sp, #8]
 801273a:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 801273e:	9301      	str	r3, [sp, #4]
 8012740:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 8012744:	9300      	str	r3, [sp, #0]
 8012746:	f8d7 4cec 	ldr.w	r4, [r7, #3308]	@ 0xcec
 801274a:	f240 633c 	movw	r3, #1596	@ 0x63c
 801274e:	6800      	ldr	r0, [r0, #0]
 8012750:	47a0      	blx	r4
 8012752:	f8c7 0ca4 	str.w	r0, [r7, #3236]	@ 0xca4
                                 (uint32_t)sizeof(uRecvPkt.tPacket),
                                 ulTransferTimeout,
                                 pfnRecvPktCallback,
                                 pvUser);

        if( (CIFX_NO_ERROR  != lRet)                                 ||
 8012756:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 801275a:	2b00      	cmp	r3, #0
 801275c:	d10a      	bne.n	8012774 <DEV_DownloadFile+0x2bc>
            (SUCCESS_HIL_OK != (lRet = LE32_TO_HOST((int32_t)uRecvPkt.tDownloadCnf.tHead.ulSta))) )
 801275e:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012762:	f6a3 43bc 	subw	r3, r3, #3260	@ 0xcbc
 8012766:	699b      	ldr	r3, [r3, #24]
 8012768:	f8c7 3ca4 	str.w	r3, [r7, #3236]	@ 0xca4
        if( (CIFX_NO_ERROR  != lRet)                                 ||
 801276c:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 8012770:	2b00      	cmp	r3, #0
 8012772:	d015      	beq.n	80127a0 <DEV_DownloadFile+0x2e8>
        {
          /* Error during first packet, end download */
          /* Send progress notification */
          if(pfnCallback)
 8012774:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 8012778:	2b00      	cmp	r3, #0
 801277a:	d00c      	beq.n	8012796 <DEV_DownloadFile+0x2de>
            pfnCallback(ulTransferedLength, ulFileLength, pvUser, CIFX_CALLBACK_FINISHED, lRet);
 801277c:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 8012780:	9300      	str	r3, [sp, #0]
 8012782:	f8d7 4cf0 	ldr.w	r4, [r7, #3312]	@ 0xcf0
 8012786:	2301      	movs	r3, #1
 8012788:	f8d7 2cf8 	ldr.w	r2, [r7, #3320]	@ 0xcf8
 801278c:	f8d7 1ce4 	ldr.w	r1, [r7, #3300]	@ 0xce4
 8012790:	f8d7 0cc4 	ldr.w	r0, [r7, #3268]	@ 0xcc4
 8012794:	47a0      	blx	r4

          /* Send abort request on unusable data */
          ulState = HIL_FILE_DOWNLOAD_ABORT_REQ;
 8012796:	f641 6366 	movw	r3, #7782	@ 0x1e66
 801279a:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4

          /* Goto next state */
          ulState = HIL_FILE_DOWNLOAD_DATA_REQ;
        }
      }
      break;
 801279e:	e1c0      	b.n	8012b22 <DEV_DownloadFile+0x66a>
        } else if( LE32_TO_HOST(uRecvPkt.tDownloadCnf.tData.ulMaxBlockSize) == 0)
 80127a0:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80127a4:	f6a3 43bc 	subw	r3, r3, #3260	@ 0xcbc
 80127a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d118      	bne.n	80127e0 <DEV_DownloadFile+0x328>
          lRet = CIFX_INVALID_ACCESS_SIZE;
 80127ae:	4b23      	ldr	r3, [pc, #140]	@ (801283c <DEV_DownloadFile+0x384>)
 80127b0:	f8c7 3ca4 	str.w	r3, [r7, #3236]	@ 0xca4
          if(pfnCallback)
 80127b4:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d00c      	beq.n	80127d6 <DEV_DownloadFile+0x31e>
            pfnCallback(ulTransferedLength, ulFileLength, pvUser, CIFX_CALLBACK_FINISHED, lRet);
 80127bc:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 80127c0:	9300      	str	r3, [sp, #0]
 80127c2:	f8d7 4cf0 	ldr.w	r4, [r7, #3312]	@ 0xcf0
 80127c6:	2301      	movs	r3, #1
 80127c8:	f8d7 2cf8 	ldr.w	r2, [r7, #3320]	@ 0xcf8
 80127cc:	f8d7 1ce4 	ldr.w	r1, [r7, #3300]	@ 0xce4
 80127d0:	f8d7 0cc4 	ldr.w	r0, [r7, #3268]	@ 0xcc4
 80127d4:	47a0      	blx	r4
          ulState = HIL_FILE_DOWNLOAD_ABORT_REQ;
 80127d6:	f641 6366 	movw	r3, #7782	@ 0x1e66
 80127da:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
      break;
 80127de:	e1a0      	b.n	8012b22 <DEV_DownloadFile+0x66a>
          if( ulMaxDataLength > LE32_TO_HOST(uRecvPkt.tDownloadCnf.tData.ulMaxBlockSize))
 80127e0:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80127e4:	f6a3 43bc 	subw	r3, r3, #3260	@ 0xcbc
 80127e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127ea:	f8d7 2ccc 	ldr.w	r2, [r7, #3276]	@ 0xccc
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d906      	bls.n	8012800 <DEV_DownloadFile+0x348>
            ulMaxDataLength = LE32_TO_HOST(uRecvPkt.tDownloadCnf.tData.ulMaxBlockSize);
 80127f2:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80127f6:	f6a3 43bc 	subw	r3, r3, #3260	@ 0xcbc
 80127fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127fc:	f8c7 3ccc 	str.w	r3, [r7, #3276]	@ 0xccc
          ulSendLen = ulMaxDataLength;
 8012800:	f8d7 3ccc 	ldr.w	r3, [r7, #3276]	@ 0xccc
 8012804:	f8c7 3cc8 	str.w	r3, [r7, #3272]	@ 0xcc8
          if(ulFileLength <= ulSendLen)
 8012808:	f8d7 2ce4 	ldr.w	r2, [r7, #3300]	@ 0xce4
 801280c:	f8d7 3cc8 	ldr.w	r3, [r7, #3272]	@ 0xcc8
 8012810:	429a      	cmp	r2, r3
 8012812:	d807      	bhi.n	8012824 <DEV_DownloadFile+0x36c>
            ulSendLen       = ulFileLength;
 8012814:	f8d7 3ce4 	ldr.w	r3, [r7, #3300]	@ 0xce4
 8012818:	f8c7 3cc8 	str.w	r3, [r7, #3272]	@ 0xcc8
            ulCmdDataState  = HIL_PACKET_SEQ_NONE;
 801281c:	2300      	movs	r3, #0
 801281e:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0
 8012822:	e002      	b.n	801282a <DEV_DownloadFile+0x372>
            ulCmdDataState  = HIL_PACKET_SEQ_FIRST;
 8012824:	2380      	movs	r3, #128	@ 0x80
 8012826:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0
          ulState = HIL_FILE_DOWNLOAD_DATA_REQ;
 801282a:	f641 6364 	movw	r3, #7780	@ 0x1e64
 801282e:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
      break;
 8012832:	e176      	b.n	8012b22 <DEV_DownloadFile+0x66a>
 8012834:	800a0001 	.word	0x800a0001
 8012838:	800a0005 	.word	0x800a0005
 801283c:	800a0008 	.word	0x800a0008

      /* Data download packets */
      case HIL_FILE_DOWNLOAD_DATA_REQ:
      {
        ++ulCurrentId;
 8012840:	f8d7 3ca0 	ldr.w	r3, [r7, #3232]	@ 0xca0
 8012844:	3301      	adds	r3, #1
 8012846:	f8c7 3ca0 	str.w	r3, [r7, #3232]	@ 0xca0
        uSendPkt.tDownloadDataReq.tHead.ulDest     = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 801284a:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801284e:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012852:	2200      	movs	r2, #0
 8012854:	601a      	str	r2, [r3, #0]
        uSendPkt.tDownloadDataReq.tHead.ulSrc      = HOST_TO_LE32(ulSrc);
 8012856:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801285a:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 801285e:	f8d7 2c90 	ldr.w	r2, [r7, #3216]	@ 0xc90
 8012862:	605a      	str	r2, [r3, #4]
        uSendPkt.tDownloadDataReq.tHead.ulCmd      = HOST_TO_LE32(HIL_FILE_DOWNLOAD_DATA_REQ);
 8012864:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012868:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 801286c:	f641 6264 	movw	r2, #7780	@ 0x1e64
 8012870:	61da      	str	r2, [r3, #28]
        uSendPkt.tDownloadDataReq.tHead.ulId       = HOST_TO_LE32(ulCurrentId);
 8012872:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012876:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 801287a:	f8d7 2ca0 	ldr.w	r2, [r7, #3232]	@ 0xca0
 801287e:	615a      	str	r2, [r3, #20]
        uSendPkt.tDownloadDataReq.tHead.ulExt      = HOST_TO_LE32(ulCmdDataState);
 8012880:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012884:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012888:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	@ 0xcb0
 801288c:	621a      	str	r2, [r3, #32]

        /* Copy file data to packet */
        OS_Memcpy( &uSendPkt.tDownloadDataReq.tData + 1, pabActData, ulSendLen);
 801288e:	f507 63ca 	add.w	r3, r7, #1616	@ 0x650
 8012892:	3328      	adds	r3, #40	@ 0x28
 8012894:	3308      	adds	r3, #8
 8012896:	f8d7 2cc8 	ldr.w	r2, [r7, #3272]	@ 0xcc8
 801289a:	f8d7 1cc0 	ldr.w	r1, [r7, #3264]	@ 0xcc0
 801289e:	4618      	mov	r0, r3
 80128a0:	f7fd fa61 	bl	800fd66 <OS_Memcpy>

        /* Adjust packet length */
        uSendPkt.tDownloadDataReq.tHead.ulLen      = HOST_TO_LE32((uint32_t)(sizeof(HIL_FILE_DOWNLOAD_DATA_REQ_DATA_T) +
 80128a4:	f8d7 3cc8 	ldr.w	r3, [r7, #3272]	@ 0xcc8
 80128a8:	f103 0208 	add.w	r2, r3, #8
 80128ac:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80128b0:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80128b4:	611a      	str	r2, [r3, #16]
                                                                             ulSendLen));

        /* Create continued CRC */
        ulCRC = CreateCRC32( ulCRC, pabActData, ulSendLen);
 80128b6:	f8d7 2cc8 	ldr.w	r2, [r7, #3272]	@ 0xcc8
 80128ba:	f8d7 1cc0 	ldr.w	r1, [r7, #3264]	@ 0xcc0
 80128be:	f8d7 0cbc 	ldr.w	r0, [r7, #3260]	@ 0xcbc
 80128c2:	f7fe f89b 	bl	80109fc <CreateCRC32>
 80128c6:	f8c7 0cbc 	str.w	r0, [r7, #3260]	@ 0xcbc
        uSendPkt.tDownloadDataReq.tData.ulChksum   = HOST_TO_LE32(ulCRC);
 80128ca:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80128ce:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80128d2:	f8d7 2cbc 	ldr.w	r2, [r7, #3260]	@ 0xcbc
 80128d6:	62da      	str	r2, [r3, #44]	@ 0x2c
        uSendPkt.tDownloadDataReq.tData.ulBlockNo  = HOST_TO_LE32(ulBlockNumber);
 80128d8:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80128dc:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80128e0:	f8d7 2cb8 	ldr.w	r2, [r7, #3256]	@ 0xcb8
 80128e4:	629a      	str	r2, [r3, #40]	@ 0x28
        ++ulBlockNumber;
 80128e6:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	@ 0xcb8
 80128ea:	3301      	adds	r3, #1
 80128ec:	f8c7 3cb8 	str.w	r3, [r7, #3256]	@ 0xcb8

        /* Transfer packet */
        lRet = pfnTransferPacket(pvChannel,
 80128f0:	f107 0214 	add.w	r2, r7, #20
 80128f4:	f507 61ca 	add.w	r1, r7, #1616	@ 0x650
 80128f8:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 80128fc:	f6a3 40c4 	subw	r0, r3, #3268	@ 0xcc4
 8012900:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 8012904:	9302      	str	r3, [sp, #8]
 8012906:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 801290a:	9301      	str	r3, [sp, #4]
 801290c:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 8012910:	9300      	str	r3, [sp, #0]
 8012912:	f8d7 4cec 	ldr.w	r4, [r7, #3308]	@ 0xcec
 8012916:	f240 633c 	movw	r3, #1596	@ 0x63c
 801291a:	6800      	ldr	r0, [r0, #0]
 801291c:	47a0      	blx	r4
 801291e:	f8c7 0ca4 	str.w	r0, [r7, #3236]	@ 0xca4
                                (uint32_t)sizeof(uRecvPkt.tPacket),
                                ulTransferTimeout,
                                pfnRecvPktCallback,
                                pvUser);

        if( (CIFX_NO_ERROR  != lRet)                                   ||
 8012922:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 8012926:	2b00      	cmp	r3, #0
 8012928:	d10a      	bne.n	8012940 <DEV_DownloadFile+0x488>
            (SUCCESS_HIL_OK != (lRet = LE32_TO_HOST((int32_t)(uRecvPkt.tDownloadDataCnf.tHead.ulSta)))) )
 801292a:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 801292e:	f6a3 43bc 	subw	r3, r3, #3260	@ 0xcbc
 8012932:	699b      	ldr	r3, [r3, #24]
 8012934:	f8c7 3ca4 	str.w	r3, [r7, #3236]	@ 0xca4
        if( (CIFX_NO_ERROR  != lRet)                                   ||
 8012938:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 801293c:	2b00      	cmp	r3, #0
 801293e:	d015      	beq.n	801296c <DEV_DownloadFile+0x4b4>
        {
          /* Driver error during transfer packet, end download */
          /* Always try to send an abort request */
          if(pfnCallback)
 8012940:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 8012944:	2b00      	cmp	r3, #0
 8012946:	d00c      	beq.n	8012962 <DEV_DownloadFile+0x4aa>
            pfnCallback(ulTransferedLength, ulFileLength, pvUser, CIFX_CALLBACK_FINISHED, lRet);
 8012948:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 801294c:	9300      	str	r3, [sp, #0]
 801294e:	f8d7 4cf0 	ldr.w	r4, [r7, #3312]	@ 0xcf0
 8012952:	2301      	movs	r3, #1
 8012954:	f8d7 2cf8 	ldr.w	r2, [r7, #3320]	@ 0xcf8
 8012958:	f8d7 1ce4 	ldr.w	r1, [r7, #3300]	@ 0xce4
 801295c:	f8d7 0cc4 	ldr.w	r0, [r7, #3268]	@ 0xcc4
 8012960:	47a0      	blx	r4

          ulState = HIL_FILE_DOWNLOAD_ABORT_REQ;
 8012962:	f641 6366 	movw	r3, #7782	@ 0x1e66
 8012966:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
 801296a:	e066      	b.n	8012a3a <DEV_DownloadFile+0x582>
        } else
        {
          /* Add send size to transferred size */
          ulTransferedLength += ulSendLen;
 801296c:	f8d7 2cc4 	ldr.w	r2, [r7, #3268]	@ 0xcc4
 8012970:	f8d7 3cc8 	ldr.w	r3, [r7, #3272]	@ 0xcc8
 8012974:	4413      	add	r3, r2
 8012976:	f8c7 3cc4 	str.w	r3, [r7, #3268]	@ 0xcc4

          /* Indicate progress, if user wants a notification */
          if(pfnCallback)
 801297a:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 801297e:	2b00      	cmp	r3, #0
 8012980:	d016      	beq.n	80129b0 <DEV_DownloadFile+0x4f8>
            pfnCallback(ulTransferedLength, ulFileLength, pvUser,
 8012982:	f8d7 2cc4 	ldr.w	r2, [r7, #3268]	@ 0xcc4
 8012986:	f8d7 3ce4 	ldr.w	r3, [r7, #3300]	@ 0xce4
 801298a:	429a      	cmp	r2, r3
 801298c:	bf0c      	ite	eq
 801298e:	2301      	moveq	r3, #1
 8012990:	2300      	movne	r3, #0
 8012992:	b2db      	uxtb	r3, r3
 8012994:	b25a      	sxtb	r2, r3
 8012996:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 801299a:	9300      	str	r3, [sp, #0]
 801299c:	f8d7 4cf0 	ldr.w	r4, [r7, #3312]	@ 0xcf0
 80129a0:	4613      	mov	r3, r2
 80129a2:	f8d7 2cf8 	ldr.w	r2, [r7, #3320]	@ 0xcf8
 80129a6:	f8d7 1ce4 	ldr.w	r1, [r7, #3300]	@ 0xce4
 80129aa:	f8d7 0cc4 	ldr.w	r0, [r7, #3268]	@ 0xcc4
 80129ae:	47a0      	blx	r4
                        (ulTransferedLength == ulFileLength) ? CIFX_CALLBACK_FINISHED : CIFX_CALLBACK_ACTIVE,
                        lRet);

          /* Check if we are done with the download */
          if( (HIL_PACKET_SEQ_LAST == ulCmdDataState) ||
 80129b0:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	@ 0xcb0
 80129b4:	2b40      	cmp	r3, #64	@ 0x40
 80129b6:	d003      	beq.n	80129c0 <DEV_DownloadFile+0x508>
 80129b8:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	@ 0xcb0
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d103      	bne.n	80129c8 <DEV_DownloadFile+0x510>
              (HIL_PACKET_SEQ_NONE == ulCmdDataState) )
          {
            /* No more packets to send, end download */
            fStopDownload = 1;
 80129c0:	2301      	movs	r3, #1
 80129c2:	f8c7 3cac 	str.w	r3, [r7, #3244]	@ 0xcac
 80129c6:	e038      	b.n	8012a3a <DEV_DownloadFile+0x582>
          } else
          {
            /* Move data pointer to next data */
            pabActData += ulSendLen;
 80129c8:	f8d7 2cc0 	ldr.w	r2, [r7, #3264]	@ 0xcc0
 80129cc:	f8d7 3cc8 	ldr.w	r3, [r7, #3272]	@ 0xcc8
 80129d0:	4413      	add	r3, r2
 80129d2:	f8c7 3cc0 	str.w	r3, [r7, #3264]	@ 0xcc0

            /* Calculate next message length */
            if ( ulFileLength <= (ulSendLen + ulTransferedLength))
 80129d6:	f8d7 2cc8 	ldr.w	r2, [r7, #3272]	@ 0xcc8
 80129da:	f8d7 3cc4 	ldr.w	r3, [r7, #3268]	@ 0xcc4
 80129de:	4413      	add	r3, r2
 80129e0:	f8d7 2ce4 	ldr.w	r2, [r7, #3300]	@ 0xce4
 80129e4:	429a      	cmp	r2, r3
 80129e6:	d820      	bhi.n	8012a2a <DEV_DownloadFile+0x572>
            {
              /* Set the send length to rest of data,
                 This will be the last packet */
              ulSendLen = ulFileLength - ulTransferedLength;
 80129e8:	f8d7 2ce4 	ldr.w	r2, [r7, #3300]	@ 0xce4
 80129ec:	f8d7 3cc4 	ldr.w	r3, [r7, #3268]	@ 0xcc4
 80129f0:	1ad3      	subs	r3, r2, r3
 80129f2:	f8c7 3cc8 	str.w	r3, [r7, #3272]	@ 0xcc8
              ulCmdDataState = HIL_PACKET_SEQ_LAST;
 80129f6:	2340      	movs	r3, #64	@ 0x40
 80129f8:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0

              /* ATTENTION: Check the transfer type */
              if ( HIL_FILE_XFER_MODULE == ulTransferType)
 80129fc:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a00:	f5a3 634d 	sub.w	r3, r3, #3280	@ 0xcd0
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	2b02      	cmp	r3, #2
 8012a08:	d112      	bne.n	8012a30 <DEV_DownloadFile+0x578>
                /* Module loading will relocate the module with the last packet.
                   So the confirmation packet takes longer, depending on the
                   file size (and contained firmware).
                   Measurements showed that for every 100kB the module needs
                   one additional second for relocation */
                ulTransferTimeout += (ulFileLength / (100 * 1024)) * 1000;
 8012a0a:	f8d7 3ce4 	ldr.w	r3, [r7, #3300]	@ 0xce4
 8012a0e:	4a51      	ldr	r2, [pc, #324]	@ (8012b54 <DEV_DownloadFile+0x69c>)
 8012a10:	fba2 2303 	umull	r2, r3, r2, r3
 8012a14:	0bdb      	lsrs	r3, r3, #15
 8012a16:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012a1a:	fb02 f303 	mul.w	r3, r2, r3
 8012a1e:	f8d7 2c9c 	ldr.w	r2, [r7, #3228]	@ 0xc9c
 8012a22:	4413      	add	r3, r2
 8012a24:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c
 8012a28:	e002      	b.n	8012a30 <DEV_DownloadFile+0x578>
              }
            } else
            {
              ulCmdDataState = HIL_PACKET_SEQ_MIDDLE;
 8012a2a:	23c0      	movs	r3, #192	@ 0xc0
 8012a2c:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0
            }

            /* Goto next state */
            ulState = HIL_FILE_DOWNLOAD_DATA_REQ;
 8012a30:	f641 6364 	movw	r3, #7780	@ 0x1e64
 8012a34:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
          }
        }
      }
      break;
 8012a38:	e073      	b.n	8012b22 <DEV_DownloadFile+0x66a>
 8012a3a:	e072      	b.n	8012b22 <DEV_DownloadFile+0x66a>

      /* Abort active download */
      case HIL_FILE_DOWNLOAD_ABORT_REQ:
      {
        ++ulCurrentId;
 8012a3c:	f8d7 3ca0 	ldr.w	r3, [r7, #3232]	@ 0xca0
 8012a40:	3301      	adds	r3, #1
 8012a42:	f8c7 3ca0 	str.w	r3, [r7, #3232]	@ 0xca0
        uSendPkt.tAbortReq.tHead.ulDest   = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8012a46:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a4a:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a4e:	2200      	movs	r2, #0
 8012a50:	601a      	str	r2, [r3, #0]
        uSendPkt.tAbortReq.tHead.ulSrc    = HOST_TO_LE32(ulSrc);
 8012a52:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a56:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a5a:	f8d7 2c90 	ldr.w	r2, [r7, #3216]	@ 0xc90
 8012a5e:	605a      	str	r2, [r3, #4]
        uSendPkt.tAbortReq.tHead.ulDestId = HOST_TO_LE32(0);
 8012a60:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a64:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a68:	2200      	movs	r2, #0
 8012a6a:	609a      	str	r2, [r3, #8]
        uSendPkt.tAbortReq.tHead.ulSrcId  = HOST_TO_LE32(0);
 8012a6c:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a70:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a74:	2200      	movs	r2, #0
 8012a76:	60da      	str	r2, [r3, #12]
        uSendPkt.tAbortReq.tHead.ulLen    = HOST_TO_LE32(0);
 8012a78:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a7c:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a80:	2200      	movs	r2, #0
 8012a82:	611a      	str	r2, [r3, #16]
        uSendPkt.tAbortReq.tHead.ulId     = HOST_TO_LE32(ulCurrentId);
 8012a84:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a88:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a8c:	f8d7 2ca0 	ldr.w	r2, [r7, #3232]	@ 0xca0
 8012a90:	615a      	str	r2, [r3, #20]
        uSendPkt.tAbortReq.tHead.ulSta    = HOST_TO_LE32(0);
 8012a92:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012a96:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	619a      	str	r2, [r3, #24]
        uSendPkt.tAbortReq.tHead.ulCmd    = HOST_TO_LE32(HIL_FILE_DOWNLOAD_ABORT_REQ);
 8012a9e:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012aa2:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012aa6:	f641 6266 	movw	r2, #7782	@ 0x1e66
 8012aaa:	61da      	str	r2, [r3, #28]
        uSendPkt.tAbortReq.tHead.ulExt    = HOST_TO_LE32(HIL_PACKET_SEQ_NONE);
 8012aac:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012ab0:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	621a      	str	r2, [r3, #32]
        uSendPkt.tAbortReq.tHead.ulRout   = HOST_TO_LE32(0);
 8012ab8:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012abc:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8012ac0:	2200      	movs	r2, #0
 8012ac2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Transfer packet */
        lRetAbort = pfnTransferPacket(pvChannel,
 8012ac4:	f107 0214 	add.w	r2, r7, #20
 8012ac8:	f507 61ca 	add.w	r1, r7, #1616	@ 0x650
 8012acc:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012ad0:	f6a3 40c4 	subw	r0, r3, #3268	@ 0xcc4
 8012ad4:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 8012ad8:	9302      	str	r3, [sp, #8]
 8012ada:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8012ade:	9301      	str	r3, [sp, #4]
 8012ae0:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 8012ae4:	9300      	str	r3, [sp, #0]
 8012ae6:	f8d7 4cec 	ldr.w	r4, [r7, #3308]	@ 0xcec
 8012aea:	f240 633c 	movw	r3, #1596	@ 0x63c
 8012aee:	6800      	ldr	r0, [r0, #0]
 8012af0:	47a0      	blx	r4
 8012af2:	f8c7 0ca8 	str.w	r0, [r7, #3240]	@ 0xca8
                                      (uint32_t)sizeof(uRecvPkt.tPacket),
                                      ulTransferTimeout,
                                      pfnRecvPktCallback,
                                      pvUser);

        if( lRetAbort == CIFX_NO_ERROR)
 8012af6:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d106      	bne.n	8012b0c <DEV_DownloadFile+0x654>
        {
          /* Return packet state if function succeeded */
          lRetAbort = LE32_TO_HOST((int32_t)uRecvPkt.tAbortCnf.tHead.ulSta);
 8012afe:	f507 634d 	add.w	r3, r7, #3280	@ 0xcd0
 8012b02:	f6a3 43bc 	subw	r3, r3, #3260	@ 0xcbc
 8012b06:	699b      	ldr	r3, [r3, #24]
 8012b08:	f8c7 3ca8 	str.w	r3, [r7, #3240]	@ 0xca8
        }

        /* End download */
        fStopDownload = 1;
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	f8c7 3cac 	str.w	r3, [r7, #3244]	@ 0xcac
      }
      break;
 8012b12:	e006      	b.n	8012b22 <DEV_DownloadFile+0x66a>

      default:
        /* unknown, leave command */
        lRet = CIFX_FUNCTION_FAILED;
 8012b14:	4b10      	ldr	r3, [pc, #64]	@ (8012b58 <DEV_DownloadFile+0x6a0>)
 8012b16:	f8c7 3ca4 	str.w	r3, [r7, #3236]	@ 0xca4

        /* End download */
        fStopDownload = 1;
 8012b1a:	2301      	movs	r3, #1
 8012b1c:	f8c7 3cac 	str.w	r3, [r7, #3244]	@ 0xcac
        break;
 8012b20:	bf00      	nop
    }

  } while(!fStopDownload);
 8012b22:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	f43f ad36 	beq.w	8012598 <DEV_DownloadFile+0xe0>

  /* Always return lRet first, then abort error */
  if( CIFX_NO_ERROR != lRet)
 8012b2c:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d002      	beq.n	8012b3a <DEV_DownloadFile+0x682>
    return lRet;
 8012b34:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 8012b38:	e007      	b.n	8012b4a <DEV_DownloadFile+0x692>
  else if( CIFX_NO_ERROR != lRetAbort)
 8012b3a:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d002      	beq.n	8012b48 <DEV_DownloadFile+0x690>
    return lRetAbort;
 8012b42:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 8012b46:	e000      	b.n	8012b4a <DEV_DownloadFile+0x692>
  else
    return CIFX_NO_ERROR;
 8012b48:	2300      	movs	r3, #0
} /*lint !e429 : pvData not freed or returned */
 8012b4a:	4618      	mov	r0, r3
 8012b4c:	f607 47d4 	addw	r7, r7, #3284	@ 0xcd4
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd90      	pop	{r4, r7, pc}
 8012b54:	51eb851f 	.word	0x51eb851f
 8012b58:	800a0009 	.word	0x800a0009

08012b5c <cifXConvertEndianess>:
*   this structure is used for automatically transforming a structure (which
*   is described by this structure) from/to host endianess                   */
/*****************************************************************************/
int32_t cifXConvertEndianess(unsigned int uiOffset, void* pvBuffer, int iBufferLen,
                             const CIFX_ENDIANESS_ENTRY_T* atConv, int iConvLen)
{
 8012b5c:	b480      	push	{r7}
 8012b5e:	b085      	sub	sp, #20
 8012b60:	af00      	add	r7, sp, #0
 8012b62:	60f8      	str	r0, [r7, #12]
 8012b64:	60b9      	str	r1, [r7, #8]
 8012b66:	607a      	str	r2, [r7, #4]
 8012b68:	603b      	str	r3, [r7, #0]
  UNREFERENCED_PARAMETER(uiOffset);
  UNREFERENCED_PARAMETER(pvBuffer);
  UNREFERENCED_PARAMETER(iBufferLen);
  UNREFERENCED_PARAMETER(atConv);
  UNREFERENCED_PARAMETER(iConvLen);
  return CIFX_NO_ERROR; /*lint !e438 : unused variables */
 8012b6a:	2300      	movs	r3, #0
#endif /* CIFX_TOOLKIT_BIGENDIAN */
}
 8012b6c:	4618      	mov	r0, r3
 8012b6e:	3714      	adds	r7, #20
 8012b70:	46bd      	mov	sp, r7
 8012b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b76:	4770      	bx	lr

08012b78 <xSysdeviceOpen>:
*   \param szBoard      Name of the board to open
*   \param phSysdevice  Returned handle to the System device area
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xSysdeviceOpen(CIFXHANDLE hDriver, char* szBoard, CIFXHANDLE* phSysdevice)
{
 8012b78:	b580      	push	{r7, lr}
 8012b7a:	b086      	sub	sp, #24
 8012b7c:	af00      	add	r7, sp, #0
 8012b7e:	60f8      	str	r0, [r7, #12]
 8012b80:	60b9      	str	r1, [r7, #8]
 8012b82:	607a      	str	r2, [r7, #4]
  int32_t  lRet = CIFX_INVALID_BOARD;
 8012b84:	4b25      	ldr	r3, [pc, #148]	@ (8012c1c <xSysdeviceOpen+0xa4>)
 8012b86:	617b      	str	r3, [r7, #20]
  uint32_t ulIdx;

  if(0 == g_tDriverInfo.ulOpenCount)
 8012b88:	4b25      	ldr	r3, [pc, #148]	@ (8012c20 <xSysdeviceOpen+0xa8>)
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d101      	bne.n	8012b94 <xSysdeviceOpen+0x1c>
    return CIFX_DRV_NOT_OPENED;
 8012b90:	4b24      	ldr	r3, [pc, #144]	@ (8012c24 <xSysdeviceOpen+0xac>)
 8012b92:	e03f      	b.n	8012c14 <xSysdeviceOpen+0x9c>

  CHECK_DRIVERHANDLE(hDriver);
  CHECK_POINTER(szBoard);
  CHECK_POINTER(phSysdevice);

  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 8012b94:	2300      	movs	r3, #0
 8012b96:	613b      	str	r3, [r7, #16]
 8012b98:	e036      	b.n	8012c08 <xSysdeviceOpen+0x90>
  {
    if( (OS_Strcmp(g_pptDevices[ulIdx]->szName,  szBoard) == 0) ||
 8012b9a:	4b23      	ldr	r3, [pc, #140]	@ (8012c28 <xSysdeviceOpen+0xb0>)
 8012b9c:	681a      	ldr	r2, [r3, #0]
 8012b9e:	693b      	ldr	r3, [r7, #16]
 8012ba0:	009b      	lsls	r3, r3, #2
 8012ba2:	4413      	add	r3, r2
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	3329      	adds	r3, #41	@ 0x29
 8012ba8:	68b9      	ldr	r1, [r7, #8]
 8012baa:	4618      	mov	r0, r3
 8012bac:	f7fd fac2 	bl	8010134 <OS_Strcmp>
 8012bb0:	4603      	mov	r3, r0
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d00d      	beq.n	8012bd2 <xSysdeviceOpen+0x5a>
        (OS_Strcmp(g_pptDevices[ulIdx]->szAlias, szBoard) == 0) )
 8012bb6:	4b1c      	ldr	r3, [pc, #112]	@ (8012c28 <xSysdeviceOpen+0xb0>)
 8012bb8:	681a      	ldr	r2, [r3, #0]
 8012bba:	693b      	ldr	r3, [r7, #16]
 8012bbc:	009b      	lsls	r3, r3, #2
 8012bbe:	4413      	add	r3, r2
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	3339      	adds	r3, #57	@ 0x39
 8012bc4:	68b9      	ldr	r1, [r7, #8]
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	f7fd fab4 	bl	8010134 <OS_Strcmp>
 8012bcc:	4603      	mov	r3, r0
    if( (OS_Strcmp(g_pptDevices[ulIdx]->szName,  szBoard) == 0) ||
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d117      	bne.n	8012c02 <xSysdeviceOpen+0x8a>
    {
      ++g_pptDevices[ulIdx]->tSystemDevice.ulOpenCount;
 8012bd2:	4b15      	ldr	r3, [pc, #84]	@ (8012c28 <xSysdeviceOpen+0xb0>)
 8012bd4:	681a      	ldr	r2, [r3, #0]
 8012bd6:	693b      	ldr	r3, [r7, #16]
 8012bd8:	009b      	lsls	r3, r3, #2
 8012bda:	4413      	add	r3, r2
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8012be2:	3201      	adds	r2, #1
 8012be4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      *phSysdevice = (CIFXHANDLE)(&g_pptDevices[ulIdx]->tSystemDevice);
 8012be8:	4b0f      	ldr	r3, [pc, #60]	@ (8012c28 <xSysdeviceOpen+0xb0>)
 8012bea:	681a      	ldr	r2, [r3, #0]
 8012bec:	693b      	ldr	r3, [r7, #16]
 8012bee:	009b      	lsls	r3, r3, #2
 8012bf0:	4413      	add	r3, r2
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	f103 02f4 	add.w	r2, r3, #244	@ 0xf4
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	601a      	str	r2, [r3, #0]
      lRet = CIFX_NO_ERROR;
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	617b      	str	r3, [r7, #20]
      break;
 8012c00:	e007      	b.n	8012c12 <xSysdeviceOpen+0x9a>
  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 8012c02:	693b      	ldr	r3, [r7, #16]
 8012c04:	3301      	adds	r3, #1
 8012c06:	613b      	str	r3, [r7, #16]
 8012c08:	4b08      	ldr	r3, [pc, #32]	@ (8012c2c <xSysdeviceOpen+0xb4>)
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	693a      	ldr	r2, [r7, #16]
 8012c0e:	429a      	cmp	r2, r3
 8012c10:	d3c3      	bcc.n	8012b9a <xSysdeviceOpen+0x22>
    }
  }

  return lRet; /*lint !e438 */
 8012c12:	697b      	ldr	r3, [r7, #20]
}
 8012c14:	4618      	mov	r0, r3
 8012c16:	3718      	adds	r7, #24
 8012c18:	46bd      	mov	sp, r7
 8012c1a:	bd80      	pop	{r7, pc}
 8012c1c:	800a0002 	.word	0x800a0002
 8012c20:	200072d0 	.word	0x200072d0
 8012c24:	800b0034 	.word	0x800b0034
 8012c28:	200072cc 	.word	0x200072cc
 8012c2c:	200072c8 	.word	0x200072c8

08012c30 <xSysdeviceClose>:
/*! Closes an open System device
*   \param hSysdevice  Handle to the System device to close
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xSysdeviceClose(CIFXHANDLE hSysdevice)
{
 8012c30:	b480      	push	{r7}
 8012c32:	b085      	sub	sp, #20
 8012c34:	af00      	add	r7, sp, #0
 8012c36:	6078      	str	r0, [r7, #4]
  PCHANNELINSTANCE ptSysDevice = (PCHANNELINSTANCE)hSysdevice;
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	60fb      	str	r3, [r7, #12]

  CHECK_SYSDEVICEHANDLE(hSysdevice);

  --ptSysDevice->ulOpenCount;
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	69db      	ldr	r3, [r3, #28]
 8012c40:	1e5a      	subs	r2, r3, #1
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	61da      	str	r2, [r3, #28]

  return CIFX_NO_ERROR;
 8012c46:	2300      	movs	r3, #0
}
 8012c48:	4618      	mov	r0, r3
 8012c4a:	3714      	adds	r7, #20
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c52:	4770      	bx	lr

08012c54 <xSysdeviceDownload>:
                                     uint8_t*              pabFileData,
                                     uint32_t              ulFileSize,
                                     PFN_PROGRESS_CALLBACK pfnCallback,
                                     PFN_RECV_PKT_CALLBACK pfnRecvPktCallback,
                                     void*                 pvUser)
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b092      	sub	sp, #72	@ 0x48
 8012c58:	af08      	add	r7, sp, #32
 8012c5a:	60f8      	str	r0, [r7, #12]
 8012c5c:	60b9      	str	r1, [r7, #8]
 8012c5e:	607a      	str	r2, [r7, #4]
 8012c60:	603b      	str	r3, [r7, #0]
  PCHANNELINSTANCE ptSysDevice    = (PCHANNELINSTANCE)hSysdevice;
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	623b      	str	r3, [r7, #32]
  uint32_t         ulTransferType = 0;
 8012c66:	2300      	movs	r3, #0
 8012c68:	617b      	str	r3, [r7, #20]
  int32_t          lRet           = CIFX_NO_ERROR;
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	627b      	str	r3, [r7, #36]	@ 0x24

  CHECK_SYSDEVICEHANDLE(hSysdevice);
  CHECK_POINTER(pszFileName);
  CHECK_POINTER(pabFileData);

  switch(ulMode)
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	3b01      	subs	r3, #1
 8012c72:	2b05      	cmp	r3, #5
 8012c74:	f200 80d5 	bhi.w	8012e22 <xSysdeviceDownload+0x1ce>
 8012c78:	a201      	add	r2, pc, #4	@ (adr r2, 8012c80 <xSysdeviceDownload+0x2c>)
 8012c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c7e:	bf00      	nop
 8012c80:	08012c99 	.word	0x08012c99
 8012c84:	08012ce9 	.word	0x08012ce9
 8012c88:	08012ce9 	.word	0x08012ce9
 8012c8c:	08012e23 	.word	0x08012e23
 8012c90:	08012d1d 	.word	0x08012d1d
 8012c94:	08012d51 	.word	0x08012d51
  {
  case DOWNLOAD_MODE_FIRMWARE:
    if( CIFX_NO_ERROR != (lRet = DEV_GetFWTransferTypeFromFileName( ((PDEVICEINSTANCE)(ptSysDevice->pvDeviceInstance))->eChipType,
 8012c98:	6a3b      	ldr	r3, [r7, #32]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ca0:	f107 0214 	add.w	r2, r7, #20
 8012ca4:	6839      	ldr	r1, [r7, #0]
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	f7ff f896 	bl	8011dd8 <DEV_GetFWTransferTypeFromFileName>
 8012cac:	6278      	str	r0, [r7, #36]	@ 0x24
 8012cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d001      	beq.n	8012cb8 <xSysdeviceDownload+0x64>
                                                                     pszFileName, &ulTransferType)))
      return lRet;
 8012cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cb6:	e0b8      	b.n	8012e2a <xSysdeviceDownload+0x1d6>

    lRet = DEV_DownloadFile(ptSysDevice,
 8012cb8:	6a3b      	ldr	r3, [r7, #32]
 8012cba:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8012cbc:	6979      	ldr	r1, [r7, #20]
 8012cbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012cc0:	9306      	str	r3, [sp, #24]
 8012cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012cc4:	9305      	str	r3, [sp, #20]
 8012cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cc8:	9304      	str	r3, [sp, #16]
 8012cca:	4b5a      	ldr	r3, [pc, #360]	@ (8012e34 <xSysdeviceDownload+0x1e0>)
 8012ccc:	9303      	str	r3, [sp, #12]
 8012cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cd0:	9302      	str	r3, [sp, #8]
 8012cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012cd4:	9301      	str	r3, [sp, #4]
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	9300      	str	r3, [sp, #0]
 8012cda:	460b      	mov	r3, r1
 8012cdc:	68b9      	ldr	r1, [r7, #8]
 8012cde:	6a38      	ldr	r0, [r7, #32]
 8012ce0:	f7ff fbea 	bl	80124b8 <DEV_DownloadFile>
 8012ce4:	6278      	str	r0, [r7, #36]	@ 0x24
                            DEV_TransferPacket,
                            pfnCallback,
                            pfnRecvPktCallback,
                            pvUser);

    break;
 8012ce6:	e09f      	b.n	8012e28 <xSysdeviceDownload+0x1d4>

  case DOWNLOAD_MODE_CONFIG:
  case DOWNLOAD_MODE_FILE:
      ulTransferType = HIL_FILE_XFER_FILE;
 8012ce8:	2301      	movs	r3, #1
 8012cea:	617b      	str	r3, [r7, #20]
      lRet = DEV_DownloadFile(ptSysDevice,
 8012cec:	6a3b      	ldr	r3, [r7, #32]
 8012cee:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8012cf0:	6979      	ldr	r1, [r7, #20]
 8012cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012cf4:	9306      	str	r3, [sp, #24]
 8012cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012cf8:	9305      	str	r3, [sp, #20]
 8012cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cfc:	9304      	str	r3, [sp, #16]
 8012cfe:	4b4d      	ldr	r3, [pc, #308]	@ (8012e34 <xSysdeviceDownload+0x1e0>)
 8012d00:	9303      	str	r3, [sp, #12]
 8012d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d04:	9302      	str	r3, [sp, #8]
 8012d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012d08:	9301      	str	r3, [sp, #4]
 8012d0a:	683b      	ldr	r3, [r7, #0]
 8012d0c:	9300      	str	r3, [sp, #0]
 8012d0e:	460b      	mov	r3, r1
 8012d10:	68b9      	ldr	r1, [r7, #8]
 8012d12:	6a38      	ldr	r0, [r7, #32]
 8012d14:	f7ff fbd0 	bl	80124b8 <DEV_DownloadFile>
 8012d18:	6278      	str	r0, [r7, #36]	@ 0x24
                              pabFileData,
                              DEV_TransferPacket,
                              pfnCallback,
                              pfnRecvPktCallback,
                              pvUser);
    break;
 8012d1a:	e085      	b.n	8012e28 <xSysdeviceDownload+0x1d4>

  case DOWNLOAD_MODE_LICENSECODE:
      ulTransferType = HIL_FILE_XFER_LICENSE_CODE;
 8012d1c:	2305      	movs	r3, #5
 8012d1e:	617b      	str	r3, [r7, #20]

      lRet = DEV_DownloadFile(ptSysDevice,
 8012d20:	6a3b      	ldr	r3, [r7, #32]
 8012d22:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8012d24:	6979      	ldr	r1, [r7, #20]
 8012d26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012d28:	9306      	str	r3, [sp, #24]
 8012d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d2c:	9305      	str	r3, [sp, #20]
 8012d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d30:	9304      	str	r3, [sp, #16]
 8012d32:	4b40      	ldr	r3, [pc, #256]	@ (8012e34 <xSysdeviceDownload+0x1e0>)
 8012d34:	9303      	str	r3, [sp, #12]
 8012d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d38:	9302      	str	r3, [sp, #8]
 8012d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012d3c:	9301      	str	r3, [sp, #4]
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	9300      	str	r3, [sp, #0]
 8012d42:	460b      	mov	r3, r1
 8012d44:	68b9      	ldr	r1, [r7, #8]
 8012d46:	6a38      	ldr	r0, [r7, #32]
 8012d48:	f7ff fbb6 	bl	80124b8 <DEV_DownloadFile>
 8012d4c:	6278      	str	r0, [r7, #36]	@ 0x24
                              DEV_TransferPacket,
                              pfnCallback,
                              pfnRecvPktCallback,
                              pvUser);

    break;
 8012d4e:	e06b      	b.n	8012e28 <xSysdeviceDownload+0x1d4>

  case DOWNLOAD_MODE_MODULE:
    {
      /* We downloading a NXO file */
      PDEVICEINSTANCE   ptDevInstance = (PDEVICEINSTANCE)ptSysDevice->pvDeviceInstance;
 8012d50:	6a3b      	ldr	r3, [r7, #32]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	61fb      	str	r3, [r7, #28]
      PCHANNELINSTANCE  ptChannelInst = NULL;
 8012d56:	2300      	movs	r3, #0
 8012d58:	61bb      	str	r3, [r7, #24]

      /* Check if we have a NXO module file */
      if ( !DEV_IsNXOFile( pszFileName))
 8012d5a:	6838      	ldr	r0, [r7, #0]
 8012d5c:	f7fe ff36 	bl	8011bcc <DEV_IsNXOFile>
 8012d60:	4603      	mov	r3, r0
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d102      	bne.n	8012d6c <xSysdeviceDownload+0x118>
      {
        lRet = CIFX_FILE_NAME_INVALID;
 8012d66:	4b34      	ldr	r3, [pc, #208]	@ (8012e38 <xSysdeviceDownload+0x1e4>)
 8012d68:	627b      	str	r3, [r7, #36]	@ 0x24
            }
          }
        }
      }
    }
    break;
 8012d6a:	e05c      	b.n	8012e26 <xSysdeviceDownload+0x1d2>
      } else if(ulChannel >= ptDevInstance->ulCommChannelCount)
 8012d6c:	69fb      	ldr	r3, [r7, #28]
 8012d6e:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8012d72:	68ba      	ldr	r2, [r7, #8]
 8012d74:	429a      	cmp	r2, r3
 8012d76:	d302      	bcc.n	8012d7e <xSysdeviceDownload+0x12a>
        lRet = CIFX_INVALID_CHANNEL;
 8012d78:	4b30      	ldr	r3, [pc, #192]	@ (8012e3c <xSysdeviceDownload+0x1e8>)
 8012d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8012d7c:	e053      	b.n	8012e26 <xSysdeviceDownload+0x1d2>
        ptChannelInst = ptDevInstance->pptCommChannels[ulChannel];
 8012d7e:	69fb      	ldr	r3, [r7, #28]
 8012d80:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8012d84:	68bb      	ldr	r3, [r7, #8]
 8012d86:	009b      	lsls	r3, r3, #2
 8012d88:	4413      	add	r3, r2
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	61bb      	str	r3, [r7, #24]
        if( !ptDevInstance->fModuleLoad)
 8012d8e:	69fb      	ldr	r3, [r7, #28]
 8012d90:	691b      	ldr	r3, [r3, #16]
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d102      	bne.n	8012d9c <xSysdeviceDownload+0x148>
          lRet = CIFX_DRV_DOWNLOAD_MODULE_NO_BASEOS;
 8012d96:	4b2a      	ldr	r3, [pc, #168]	@ (8012e40 <xSysdeviceDownload+0x1ec>)
 8012d98:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8012d9a:	e044      	b.n	8012e26 <xSysdeviceDownload+0x1d2>
        } else if( DEV_IsReady(ptChannelInst))
 8012d9c:	69b8      	ldr	r0, [r7, #24]
 8012d9e:	f001 fd77 	bl	8014890 <DEV_IsReady>
 8012da2:	4603      	mov	r3, r0
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d002      	beq.n	8012dae <xSysdeviceDownload+0x15a>
          lRet = CIFX_DEV_MODULE_ALREADY_RUNNING;
 8012da8:	4b26      	ldr	r3, [pc, #152]	@ (8012e44 <xSysdeviceDownload+0x1f0>)
 8012daa:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8012dac:	e03b      	b.n	8012e26 <xSysdeviceDownload+0x1d2>
          uint8_t bLoadState = CIFXTKIT_DOWNLOAD_NONE;
 8012dae:	2300      	movs	r3, #0
 8012db0:	74fb      	strb	r3, [r7, #19]
          if ( CIFX_NO_ERROR == (lRet = DEV_ProcessFWDownload( ptDevInstance,
 8012db2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012db4:	9306      	str	r3, [sp, #24]
 8012db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012db8:	9305      	str	r3, [sp, #20]
 8012dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012dbc:	9304      	str	r3, [sp, #16]
 8012dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8012e34 <xSysdeviceDownload+0x1e0>)
 8012dc0:	9303      	str	r3, [sp, #12]
 8012dc2:	f107 0313 	add.w	r3, r7, #19
 8012dc6:	9302      	str	r3, [sp, #8]
 8012dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dca:	9301      	str	r3, [sp, #4]
 8012dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012dce:	9300      	str	r3, [sp, #0]
 8012dd0:	683b      	ldr	r3, [r7, #0]
 8012dd2:	2200      	movs	r2, #0
 8012dd4:	68b9      	ldr	r1, [r7, #8]
 8012dd6:	69f8      	ldr	r0, [r7, #28]
 8012dd8:	f7ff f9ae 	bl	8012138 <DEV_ProcessFWDownload>
 8012ddc:	6278      	str	r0, [r7, #36]	@ 0x24
 8012dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d120      	bne.n	8012e26 <xSysdeviceDownload+0x1d2>
            if (CIFX_NO_ERROR == (lRet = cifXStartModule( ptDevInstance, ulChannel, pszFileName,
 8012de4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012de6:	9301      	str	r3, [sp, #4]
 8012de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012dea:	9300      	str	r3, [sp, #0]
 8012dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012dee:	683a      	ldr	r2, [r7, #0]
 8012df0:	68b9      	ldr	r1, [r7, #8]
 8012df2:	69f8      	ldr	r0, [r7, #28]
 8012df4:	f004 f836 	bl	8016e64 <cifXStartModule>
 8012df8:	6278      	str	r0, [r7, #36]	@ 0x24
 8012dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d112      	bne.n	8012e26 <xSysdeviceDownload+0x1d2>
              if ( CIFX_NO_ERROR == (lRet = cifXReadFirmwareIdent( ptDevInstance, ulChannel,
 8012e00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012e04:	68b9      	ldr	r1, [r7, #8]
 8012e06:	69f8      	ldr	r0, [r7, #28]
 8012e08:	f003 ff74 	bl	8016cf4 <cifXReadFirmwareIdent>
 8012e0c:	6278      	str	r0, [r7, #36]	@ 0x24
 8012e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d108      	bne.n	8012e26 <xSysdeviceDownload+0x1d2>
                if ( 0 == (bLoadState & CIFXTKIT_DOWNLOAD_EXECUTED))
 8012e14:	7cfb      	ldrb	r3, [r7, #19]
 8012e16:	b25b      	sxtb	r3, r3
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	db04      	blt.n	8012e26 <xSysdeviceDownload+0x1d2>
                  lRet = CIFX_DEV_MODULE_ALREADY_EXISTS;
 8012e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8012e48 <xSysdeviceDownload+0x1f4>)
 8012e1e:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8012e20:	e001      	b.n	8012e26 <xSysdeviceDownload+0x1d2>

  default:
    return CIFX_INVALID_PARAMETER;
 8012e22:	4b0a      	ldr	r3, [pc, #40]	@ (8012e4c <xSysdeviceDownload+0x1f8>)
 8012e24:	e001      	b.n	8012e2a <xSysdeviceDownload+0x1d6>
    break;
 8012e26:	bf00      	nop
  }

  return lRet;
 8012e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	3728      	adds	r7, #40	@ 0x28
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	bd80      	pop	{r7, pc}
 8012e32:	bf00      	nop
 8012e34:	08013ec1 	.word	0x08013ec1
 8012e38:	800a0010 	.word	0x800a0010
 8012e3c:	800a0003 	.word	0x800a0003
 8012e40:	800b0042 	.word	0x800b0042
 8012e44:	800c0040 	.word	0x800c0040
 8012e48:	800c0041 	.word	0x800c0041
 8012e4c:	800a0005 	.word	0x800a0005

08012e50 <xSysdeviceInfo>:
*   \param ulSize       Size of the passed structure
*   \param pvInfo       Pointer to the structure for returned data
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xSysdeviceInfo(CIFXHANDLE hSysdevice, uint32_t ulCmd, uint32_t ulSize, void* pvInfo)
{
 8012e50:	b590      	push	{r4, r7, lr}
 8012e52:	b093      	sub	sp, #76	@ 0x4c
 8012e54:	af02      	add	r7, sp, #8
 8012e56:	60f8      	str	r0, [r7, #12]
 8012e58:	60b9      	str	r1, [r7, #8]
 8012e5a:	607a      	str	r2, [r7, #4]
 8012e5c:	603b      	str	r3, [r7, #0]
  int32_t                   lRet         = CIFX_NO_ERROR;
 8012e5e:	2300      	movs	r3, #0
 8012e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PCHANNELINSTANCE          ptSysDevice  = (PCHANNELINSTANCE)hSysdevice;
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	633b      	str	r3, [r7, #48]	@ 0x30
  HIL_DPM_SYSTEM_CHANNEL_T* ptSysChannel = NULL;
 8012e66:	2300      	movs	r3, #0
 8012e68:	62fb      	str	r3, [r7, #44]	@ 0x2c

  CHECK_SYSDEVICEHANDLE(hSysdevice);
  CHECK_POINTER(pvInfo);

  ptSysChannel = (HIL_DPM_SYSTEM_CHANNEL_T*)ptSysDevice->pbDPMChannelStart;
 8012e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e6c:	689b      	ldr	r3, [r3, #8]
 8012e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  switch(ulCmd)
 8012e70:	68bb      	ldr	r3, [r7, #8]
 8012e72:	3b01      	subs	r3, #1
 8012e74:	2b04      	cmp	r3, #4
 8012e76:	f200 812f 	bhi.w	80130d8 <xSysdeviceInfo+0x288>
 8012e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8012e80 <xSysdeviceInfo+0x30>)
 8012e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e80:	08012e95 	.word	0x08012e95
 8012e84:	08012f11 	.word	0x08012f11
 8012e88:	08012f51 	.word	0x08012f51
 8012e8c:	08013051 	.word	0x08013051
 8012e90:	08013095 	.word	0x08013095
  {
    case CIFX_INFO_CMD_SYSTEM_INFORMATION:
      if( ulSize < (uint32_t)sizeof(SYSTEM_CHANNEL_SYSTEM_INFORMATION))
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	2b17      	cmp	r3, #23
 8012e98:	d802      	bhi.n	8012ea0 <xSysdeviceInfo+0x50>
      {
        lRet = CIFX_INVALID_BUFFERSIZE;
 8012e9a:	4b93      	ldr	r3, [pc, #588]	@ (80130e8 <xSysdeviceInfo+0x298>)
 8012e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ptInfo->ulSerialNumber  = LE32_TO_HOST(HWIF_READ32(ptSysDevice->pvDeviceInstance, ptSysChannel->tSystemInfo.ulSerialNumber));

        ptInfo->ulMBXSize       = ptSysDevice->tRecvMbx.ulRecvMailboxLength;
        ptInfo->ulOpenCnt       = ptSysDevice->ulOpenCount;
      }
    break;
 8012e9e:	e11e      	b.n	80130de <xSysdeviceInfo+0x28e>
        SYSTEM_CHANNEL_SYSTEM_INFORMATION* ptInfo = (SYSTEM_CHANNEL_SYSTEM_INFORMATION*)pvInfo;
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	613b      	str	r3, [r7, #16]
        ptInfo->ulSystemError   = LE32_TO_HOST(HWIF_READ32(ptSysDevice->pvDeviceInstance, ptSysChannel->tSystemState.ulSystemError));
 8012ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ea6:	681a      	ldr	r2, [r3, #0]
 8012ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eaa:	33c8      	adds	r3, #200	@ 0xc8
 8012eac:	4619      	mov	r1, r3
 8012eae:	4610      	mov	r0, r2
 8012eb0:	f002 fabe 	bl	8015430 <HwIfRead32>
 8012eb4:	4602      	mov	r2, r0
 8012eb6:	693b      	ldr	r3, [r7, #16]
 8012eb8:	601a      	str	r2, [r3, #0]
        ptInfo->ulDpmTotalSize  = LE32_TO_HOST(HWIF_READ32(ptSysDevice->pvDeviceInstance, ptSysChannel->tSystemInfo.ulDpmTotalSize));
 8012eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ebc:	681a      	ldr	r2, [r3, #0]
 8012ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ec0:	3304      	adds	r3, #4
 8012ec2:	4619      	mov	r1, r3
 8012ec4:	4610      	mov	r0, r2
 8012ec6:	f002 fab3 	bl	8015430 <HwIfRead32>
 8012eca:	4602      	mov	r2, r0
 8012ecc:	693b      	ldr	r3, [r7, #16]
 8012ece:	605a      	str	r2, [r3, #4]
        ptInfo->ulDeviceNumber  = LE32_TO_HOST(HWIF_READ32(ptSysDevice->pvDeviceInstance, ptSysChannel->tSystemInfo.ulDeviceNumber));
 8012ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ed2:	681a      	ldr	r2, [r3, #0]
 8012ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ed6:	3308      	adds	r3, #8
 8012ed8:	4619      	mov	r1, r3
 8012eda:	4610      	mov	r0, r2
 8012edc:	f002 faa8 	bl	8015430 <HwIfRead32>
 8012ee0:	4602      	mov	r2, r0
 8012ee2:	693b      	ldr	r3, [r7, #16]
 8012ee4:	60da      	str	r2, [r3, #12]
        ptInfo->ulSerialNumber  = LE32_TO_HOST(HWIF_READ32(ptSysDevice->pvDeviceInstance, ptSysChannel->tSystemInfo.ulSerialNumber));
 8012ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ee8:	681a      	ldr	r2, [r3, #0]
 8012eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eec:	330c      	adds	r3, #12
 8012eee:	4619      	mov	r1, r3
 8012ef0:	4610      	mov	r0, r2
 8012ef2:	f002 fa9d 	bl	8015430 <HwIfRead32>
 8012ef6:	4602      	mov	r2, r0
 8012ef8:	693b      	ldr	r3, [r7, #16]
 8012efa:	611a      	str	r2, [r3, #16]
        ptInfo->ulMBXSize       = ptSysDevice->tRecvMbx.ulRecvMailboxLength;
 8012efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012efe:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8012f02:	693b      	ldr	r3, [r7, #16]
 8012f04:	609a      	str	r2, [r3, #8]
        ptInfo->ulOpenCnt       = ptSysDevice->ulOpenCount;
 8012f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f08:	69da      	ldr	r2, [r3, #28]
 8012f0a:	693b      	ldr	r3, [r7, #16]
 8012f0c:	615a      	str	r2, [r3, #20]
    break;
 8012f0e:	e0e6      	b.n	80130de <xSysdeviceInfo+0x28e>

    case CIFX_INFO_CMD_SYSTEM_INFO_BLOCK:
      if( ulSize < (uint32_t)sizeof(SYSTEM_CHANNEL_SYSTEM_INFO_BLOCK))
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	2b2f      	cmp	r3, #47	@ 0x2f
 8012f14:	d802      	bhi.n	8012f1c <xSysdeviceInfo+0xcc>
      {
        lRet = CIFX_INVALID_BUFFERSIZE;
 8012f16:	4b74      	ldr	r3, [pc, #464]	@ (80130e8 <xSysdeviceInfo+0x298>)
 8012f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                   pvInfo,
                                   ulCopyLen,
                                   s_atSystemInfoBlock,
                                   sizeof(s_atSystemInfoBlock) / sizeof(s_atSystemInfoBlock[0]));
      }
    break;
 8012f1a:	e0e0      	b.n	80130de <xSysdeviceInfo+0x28e>
        uint32_t ulCopyLen = min( ulSize,
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	2b30      	cmp	r3, #48	@ 0x30
 8012f20:	bf28      	it	cs
 8012f22:	2330      	movcs	r3, #48	@ 0x30
 8012f24:	617b      	str	r3, [r7, #20]
        HWIF_READN(ptSysDevice->pvDeviceInstance, pvInfo, &ptSysChannel->tSystemInfo, ulCopyLen);
 8012f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8012f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f30:	6819      	ldr	r1, [r3, #0]
 8012f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f34:	697b      	ldr	r3, [r7, #20]
 8012f36:	9300      	str	r3, [sp, #0]
 8012f38:	683b      	ldr	r3, [r7, #0]
 8012f3a:	2000      	movs	r0, #0
 8012f3c:	47a0      	blx	r4
        (void)cifXConvertEndianess(0,
 8012f3e:	697a      	ldr	r2, [r7, #20]
 8012f40:	2305      	movs	r3, #5
 8012f42:	9300      	str	r3, [sp, #0]
 8012f44:	4b69      	ldr	r3, [pc, #420]	@ (80130ec <xSysdeviceInfo+0x29c>)
 8012f46:	6839      	ldr	r1, [r7, #0]
 8012f48:	2000      	movs	r0, #0
 8012f4a:	f7ff fe07 	bl	8012b5c <cifXConvertEndianess>
    break;
 8012f4e:	e0c6      	b.n	80130de <xSysdeviceInfo+0x28e>

    case CIFX_INFO_CMD_SYSTEM_CHANNEL_BLOCK:
      if( ulSize < (uint32_t)sizeof(SYSTEM_CHANNEL_CHANNEL_INFO_BLOCK))
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	2b7f      	cmp	r3, #127	@ 0x7f
 8012f54:	d802      	bhi.n	8012f5c <xSysdeviceInfo+0x10c>
      {
        lRet = CIFX_INVALID_BUFFERSIZE;
 8012f56:	4b64      	ldr	r3, [pc, #400]	@ (80130e8 <xSysdeviceInfo+0x298>)
 8012f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* This should never happen */
            break;
          }
        }
      }
    break;
 8012f5a:	e0c0      	b.n	80130de <xSysdeviceInfo+0x28e>
        SYSTEM_CHANNEL_CHANNEL_INFO_BLOCK* ptInfoBuffer = (SYSTEM_CHANNEL_CHANNEL_INFO_BLOCK*) pvInfo; /* use the read buffer for data conversion */
 8012f5c:	683b      	ldr	r3, [r7, #0]
 8012f5e:	623b      	str	r3, [r7, #32]
        uint32_t ulCopyLen = min( ulSize,
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2b80      	cmp	r3, #128	@ 0x80
 8012f64:	bf28      	it	cs
 8012f66:	2380      	movcs	r3, #128	@ 0x80
 8012f68:	61fb      	str	r3, [r7, #28]
        HWIF_READN(ptSysDevice->pvDeviceInstance, pvInfo, &ptSysChannel->atChannelInfo[0], ulCopyLen);
 8012f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8012f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f74:	6819      	ldr	r1, [r3, #0]
 8012f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f78:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012f7c:	69fb      	ldr	r3, [r7, #28]
 8012f7e:	9300      	str	r3, [sp, #0]
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	2000      	movs	r0, #0
 8012f84:	47a0      	blx	r4
        for(iChannel = 0;
 8012f86:	2300      	movs	r3, #0
 8012f88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012f8a:	e05b      	b.n	8013044 <xSysdeviceInfo+0x1f4>
          uint32_t ulBlockLength = (uint32_t)sizeof(ptSysChannel->atChannelInfo[0]);
 8012f8c:	2310      	movs	r3, #16
 8012f8e:	637b      	str	r3, [r7, #52]	@ 0x34
          uint32_t ulOffset      = (uint32_t)(iChannel * ulBlockLength);
 8012f90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f94:	fb02 f303 	mul.w	r3, r2, r3
 8012f98:	61bb      	str	r3, [r7, #24]
          if( ulOffset > ulCopyLen)
 8012f9a:	69ba      	ldr	r2, [r7, #24]
 8012f9c:	69fb      	ldr	r3, [r7, #28]
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	d854      	bhi.n	801304c <xSysdeviceInfo+0x1fc>
          if( (ulOffset + sizeof(ptSysChannel->atChannelInfo[0])) > ulCopyLen)
 8012fa2:	69bb      	ldr	r3, [r7, #24]
 8012fa4:	3310      	adds	r3, #16
 8012fa6:	69fa      	ldr	r2, [r7, #28]
 8012fa8:	429a      	cmp	r2, r3
 8012faa:	d203      	bcs.n	8012fb4 <xSysdeviceInfo+0x164>
            ulBlockLength = ulCopyLen - ulOffset;
 8012fac:	69fa      	ldr	r2, [r7, #28]
 8012fae:	69bb      	ldr	r3, [r7, #24]
 8012fb0:	1ad3      	subs	r3, r2, r3
 8012fb2:	637b      	str	r3, [r7, #52]	@ 0x34
          switch(ptInfoBuffer->abInfoBlock[iChannel][0])
 8012fb4:	6a3a      	ldr	r2, [r7, #32]
 8012fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fb8:	011b      	lsls	r3, r3, #4
 8012fba:	4413      	add	r3, r2
 8012fbc:	781b      	ldrb	r3, [r3, #0]
 8012fbe:	3b03      	subs	r3, #3
 8012fc0:	2b03      	cmp	r3, #3
 8012fc2:	d83b      	bhi.n	801303c <xSysdeviceInfo+0x1ec>
 8012fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8012fcc <xSysdeviceInfo+0x17c>)
 8012fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fca:	bf00      	nop
 8012fcc:	08012fdd 	.word	0x08012fdd
 8012fd0:	08012ff5 	.word	0x08012ff5
 8012fd4:	0801300d 	.word	0x0801300d
 8012fd8:	08013025 	.word	0x08013025
                                       &ptInfoBuffer->abInfoBlock[iChannel], /*lint !e545 */
 8012fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fde:	011b      	lsls	r3, r3, #4
 8012fe0:	6a3a      	ldr	r2, [r7, #32]
 8012fe2:	18d1      	adds	r1, r2, r3
            (void)cifXConvertEndianess(0,
 8012fe4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012fe6:	2302      	movs	r3, #2
 8012fe8:	9300      	str	r3, [sp, #0]
 8012fea:	4b41      	ldr	r3, [pc, #260]	@ (80130f0 <xSysdeviceInfo+0x2a0>)
 8012fec:	2000      	movs	r0, #0
 8012fee:	f7ff fdb5 	bl	8012b5c <cifXConvertEndianess>
            break;
 8012ff2:	e024      	b.n	801303e <xSysdeviceInfo+0x1ee>
                                       &ptInfoBuffer->abInfoBlock[iChannel], /*lint !e545 */
 8012ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ff6:	011b      	lsls	r3, r3, #4
 8012ff8:	6a3a      	ldr	r2, [r7, #32]
 8012ffa:	18d1      	adds	r1, r2, r3
            (void)cifXConvertEndianess(0,
 8012ffc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012ffe:	2301      	movs	r3, #1
 8013000:	9300      	str	r3, [sp, #0]
 8013002:	4b3c      	ldr	r3, [pc, #240]	@ (80130f4 <xSysdeviceInfo+0x2a4>)
 8013004:	2000      	movs	r0, #0
 8013006:	f7ff fda9 	bl	8012b5c <cifXConvertEndianess>
            break;
 801300a:	e018      	b.n	801303e <xSysdeviceInfo+0x1ee>
                                       &ptInfoBuffer->abInfoBlock[iChannel], /*lint !e545 */
 801300c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801300e:	011b      	lsls	r3, r3, #4
 8013010:	6a3a      	ldr	r2, [r7, #32]
 8013012:	18d1      	adds	r1, r2, r3
            (void)cifXConvertEndianess(0,
 8013014:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013016:	2302      	movs	r3, #2
 8013018:	9300      	str	r3, [sp, #0]
 801301a:	4b37      	ldr	r3, [pc, #220]	@ (80130f8 <xSysdeviceInfo+0x2a8>)
 801301c:	2000      	movs	r0, #0
 801301e:	f7ff fd9d 	bl	8012b5c <cifXConvertEndianess>
            break;
 8013022:	e00c      	b.n	801303e <xSysdeviceInfo+0x1ee>
                                       &ptInfoBuffer->abInfoBlock[iChannel], /*lint !e545 */
 8013024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013026:	011b      	lsls	r3, r3, #4
 8013028:	6a3a      	ldr	r2, [r7, #32]
 801302a:	18d1      	adds	r1, r2, r3
            (void)cifXConvertEndianess(0,
 801302c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801302e:	2301      	movs	r3, #1
 8013030:	9300      	str	r3, [sp, #0]
 8013032:	4b32      	ldr	r3, [pc, #200]	@ (80130fc <xSysdeviceInfo+0x2ac>)
 8013034:	2000      	movs	r0, #0
 8013036:	f7ff fd91 	bl	8012b5c <cifXConvertEndianess>
            break;
 801303a:	e000      	b.n	801303e <xSysdeviceInfo+0x1ee>
            break;
 801303c:	bf00      	nop
            ++iChannel)
 801303e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013040:	3301      	adds	r3, #1
 8013042:	63bb      	str	r3, [r7, #56]	@ 0x38
            iChannel < (int) (sizeof(ptSysChannel->atChannelInfo) / sizeof(ptSysChannel->atChannelInfo[0]));
 8013044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013046:	2b07      	cmp	r3, #7
 8013048:	dda0      	ble.n	8012f8c <xSysdeviceInfo+0x13c>
    break;
 801304a:	e048      	b.n	80130de <xSysdeviceInfo+0x28e>
            break;
 801304c:	bf00      	nop
    break;
 801304e:	e046      	b.n	80130de <xSysdeviceInfo+0x28e>

    case CIFX_INFO_CMD_SYSTEM_CONTROL_BLOCK:
      if( ulSize < (uint32_t)sizeof(SYSTEM_CHANNEL_SYSTEM_CONTROL_BLOCK))
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	2b07      	cmp	r3, #7
 8013054:	d802      	bhi.n	801305c <xSysdeviceInfo+0x20c>
      {
        lRet = CIFX_INVALID_BUFFERSIZE;
 8013056:	4b24      	ldr	r3, [pc, #144]	@ (80130e8 <xSysdeviceInfo+0x298>)
 8013058:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                   pvInfo,
                                   ulCopyLen,
                                   s_atSystemControlBlock,
                                   sizeof(s_atSystemControlBlock) / sizeof(s_atSystemControlBlock[0]));
      }
    break;
 801305a:	e040      	b.n	80130de <xSysdeviceInfo+0x28e>
        uint32_t ulCopyLen = min(ulSize,
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	2b08      	cmp	r3, #8
 8013060:	bf28      	it	cs
 8013062:	2308      	movcs	r3, #8
 8013064:	627b      	str	r3, [r7, #36]	@ 0x24
        HWIF_READN(ptSysDevice->pvDeviceInstance, pvInfo, &ptSysChannel->tSystemControl, ulCopyLen);
 8013066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 801306e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013070:	6819      	ldr	r1, [r3, #0]
 8013072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013074:	f103 02b8 	add.w	r2, r3, #184	@ 0xb8
 8013078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801307a:	9300      	str	r3, [sp, #0]
 801307c:	683b      	ldr	r3, [r7, #0]
 801307e:	2000      	movs	r0, #0
 8013080:	47a0      	blx	r4
        (void)cifXConvertEndianess(0,
 8013082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013084:	2301      	movs	r3, #1
 8013086:	9300      	str	r3, [sp, #0]
 8013088:	4b1d      	ldr	r3, [pc, #116]	@ (8013100 <xSysdeviceInfo+0x2b0>)
 801308a:	6839      	ldr	r1, [r7, #0]
 801308c:	2000      	movs	r0, #0
 801308e:	f7ff fd65 	bl	8012b5c <cifXConvertEndianess>
    break;
 8013092:	e024      	b.n	80130de <xSysdeviceInfo+0x28e>

    case CIFX_INFO_CMD_SYSTEM_STATUS_BLOCK:
      if( ulSize < (uint32_t)sizeof(SYSTEM_CHANNEL_SYSTEM_STATUS_BLOCK))
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	2b3f      	cmp	r3, #63	@ 0x3f
 8013098:	d802      	bhi.n	80130a0 <xSysdeviceInfo+0x250>
      {
        lRet = CIFX_INVALID_BUFFERSIZE;
 801309a:	4b13      	ldr	r3, [pc, #76]	@ (80130e8 <xSysdeviceInfo+0x298>)
 801309c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                   pvInfo,
                                   ulCopyLen,
                                   s_atSystemStatusBlock,
                                   sizeof(s_atSystemStatusBlock) / sizeof(s_atSystemStatusBlock[0]));
      }
    break;
 801309e:	e01e      	b.n	80130de <xSysdeviceInfo+0x28e>
        uint32_t ulCopyLen = min(ulSize,
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	2b40      	cmp	r3, #64	@ 0x40
 80130a4:	bf28      	it	cs
 80130a6:	2340      	movcs	r3, #64	@ 0x40
 80130a8:	62bb      	str	r3, [r7, #40]	@ 0x28
        HWIF_READN(ptSysDevice->pvDeviceInstance, pvInfo, &ptSysChannel->tSystemState, ulCopyLen);
 80130aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 80130b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130b4:	6819      	ldr	r1, [r3, #0]
 80130b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80130b8:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 80130bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130be:	9300      	str	r3, [sp, #0]
 80130c0:	683b      	ldr	r3, [r7, #0]
 80130c2:	2000      	movs	r0, #0
 80130c4:	47a0      	blx	r4
        (void)cifXConvertEndianess(0,
 80130c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80130c8:	2302      	movs	r3, #2
 80130ca:	9300      	str	r3, [sp, #0]
 80130cc:	4b0d      	ldr	r3, [pc, #52]	@ (8013104 <xSysdeviceInfo+0x2b4>)
 80130ce:	6839      	ldr	r1, [r7, #0]
 80130d0:	2000      	movs	r0, #0
 80130d2:	f7ff fd43 	bl	8012b5c <cifXConvertEndianess>
    break;
 80130d6:	e002      	b.n	80130de <xSysdeviceInfo+0x28e>

    default:
      lRet = CIFX_INVALID_COMMAND;
 80130d8:	4b0b      	ldr	r3, [pc, #44]	@ (8013108 <xSysdeviceInfo+0x2b8>)
 80130da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    break;
 80130dc:	bf00      	nop

  } /* end switch */

  return lRet;
 80130de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80130e0:	4618      	mov	r0, r3
 80130e2:	3744      	adds	r7, #68	@ 0x44
 80130e4:	46bd      	mov	sp, r7
 80130e6:	bd90      	pop	{r4, r7, pc}
 80130e8:	800a0007 	.word	0x800a0007
 80130ec:	08023844 	.word	0x08023844
 80130f0:	080237fc 	.word	0x080237fc
 80130f4:	08023814 	.word	0x08023814
 80130f8:	08023820 	.word	0x08023820
 80130fc:	08023838 	.word	0x08023838
 8013100:	08023880 	.word	0x08023880
 8013104:	0802388c 	.word	0x0802388c
 8013108:	800a0006 	.word	0x800a0006

0801310c <xChannelOpen>:
*   \param phChannel  Returned handle to the channel (Needed for all channel
*                     specific operations)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelOpen(CIFXHANDLE hDriver, char* szBoard, uint32_t ulChannel, CIFXHANDLE* phChannel)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b088      	sub	sp, #32
 8013110:	af00      	add	r7, sp, #0
 8013112:	60f8      	str	r0, [r7, #12]
 8013114:	60b9      	str	r1, [r7, #8]
 8013116:	607a      	str	r2, [r7, #4]
 8013118:	603b      	str	r3, [r7, #0]
  int32_t  lRet = CIFX_INVALID_BOARD;
 801311a:	4b2d      	ldr	r3, [pc, #180]	@ (80131d0 <xChannelOpen+0xc4>)
 801311c:	61fb      	str	r3, [r7, #28]
  uint32_t ulIdx;

  if(0 == g_tDriverInfo.ulOpenCount)
 801311e:	4b2d      	ldr	r3, [pc, #180]	@ (80131d4 <xChannelOpen+0xc8>)
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d101      	bne.n	801312a <xChannelOpen+0x1e>
    return CIFX_DRV_NOT_OPENED;
 8013126:	4b2c      	ldr	r3, [pc, #176]	@ (80131d8 <xChannelOpen+0xcc>)
 8013128:	e04e      	b.n	80131c8 <xChannelOpen+0xbc>

  CHECK_DRIVERHANDLE(hDriver);
  CHECK_POINTER(szBoard);
  CHECK_POINTER(phChannel);

  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 801312a:	2300      	movs	r3, #0
 801312c:	61bb      	str	r3, [r7, #24]
 801312e:	e043      	b.n	80131b8 <xChannelOpen+0xac>
  {
    /* Try to find the requested board */
    if( (OS_Strcmp(g_pptDevices[ulIdx]->szName,  szBoard) == 0) ||
 8013130:	4b2a      	ldr	r3, [pc, #168]	@ (80131dc <xChannelOpen+0xd0>)
 8013132:	681a      	ldr	r2, [r3, #0]
 8013134:	69bb      	ldr	r3, [r7, #24]
 8013136:	009b      	lsls	r3, r3, #2
 8013138:	4413      	add	r3, r2
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	3329      	adds	r3, #41	@ 0x29
 801313e:	68b9      	ldr	r1, [r7, #8]
 8013140:	4618      	mov	r0, r3
 8013142:	f7fc fff7 	bl	8010134 <OS_Strcmp>
 8013146:	4603      	mov	r3, r0
 8013148:	2b00      	cmp	r3, #0
 801314a:	d00d      	beq.n	8013168 <xChannelOpen+0x5c>
        (OS_Strcmp(g_pptDevices[ulIdx]->szAlias, szBoard) == 0) )
 801314c:	4b23      	ldr	r3, [pc, #140]	@ (80131dc <xChannelOpen+0xd0>)
 801314e:	681a      	ldr	r2, [r3, #0]
 8013150:	69bb      	ldr	r3, [r7, #24]
 8013152:	009b      	lsls	r3, r3, #2
 8013154:	4413      	add	r3, r2
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	3339      	adds	r3, #57	@ 0x39
 801315a:	68b9      	ldr	r1, [r7, #8]
 801315c:	4618      	mov	r0, r3
 801315e:	f7fc ffe9 	bl	8010134 <OS_Strcmp>
 8013162:	4603      	mov	r3, r0
    if( (OS_Strcmp(g_pptDevices[ulIdx]->szName,  szBoard) == 0) ||
 8013164:	2b00      	cmp	r3, #0
 8013166:	d124      	bne.n	80131b2 <xChannelOpen+0xa6>
    {
      /* Try to open the given channel */
      lRet = CIFX_INVALID_CHANNEL;
 8013168:	4b1d      	ldr	r3, [pc, #116]	@ (80131e0 <xChannelOpen+0xd4>)
 801316a:	61fb      	str	r3, [r7, #28]
      if(ulChannel < g_pptDevices[ulIdx]->ulCommChannelCount)
 801316c:	4b1b      	ldr	r3, [pc, #108]	@ (80131dc <xChannelOpen+0xd0>)
 801316e:	681a      	ldr	r2, [r3, #0]
 8013170:	69bb      	ldr	r3, [r7, #24]
 8013172:	009b      	lsls	r3, r3, #2
 8013174:	4413      	add	r3, r2
 8013176:	681b      	ldr	r3, [r3, #0]
 8013178:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 801317c:	687a      	ldr	r2, [r7, #4]
 801317e:	429a      	cmp	r2, r3
 8013180:	d220      	bcs.n	80131c4 <xChannelOpen+0xb8>
      {
        /* We found the channel */
        PCHANNELINSTANCE ptChannel = g_pptDevices[ulIdx]->pptCommChannels[ulChannel];
 8013182:	4b16      	ldr	r3, [pc, #88]	@ (80131dc <xChannelOpen+0xd0>)
 8013184:	681a      	ldr	r2, [r3, #0]
 8013186:	69bb      	ldr	r3, [r7, #24]
 8013188:	009b      	lsls	r3, r3, #2
 801318a:	4413      	add	r3, r2
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	009b      	lsls	r3, r3, #2
 8013196:	4413      	add	r3, r2
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	617b      	str	r3, [r7, #20]
        ++ptChannel->ulOpenCount;
 801319c:	697b      	ldr	r3, [r7, #20]
 801319e:	69db      	ldr	r3, [r3, #28]
 80131a0:	1c5a      	adds	r2, r3, #1
 80131a2:	697b      	ldr	r3, [r7, #20]
 80131a4:	61da      	str	r2, [r3, #28]
        *phChannel = (CIFXHANDLE)ptChannel;
 80131a6:	683b      	ldr	r3, [r7, #0]
 80131a8:	697a      	ldr	r2, [r7, #20]
 80131aa:	601a      	str	r2, [r3, #0]
        lRet = CIFX_NO_ERROR;
 80131ac:	2300      	movs	r3, #0
 80131ae:	61fb      	str	r3, [r7, #28]
      }
      break;
 80131b0:	e008      	b.n	80131c4 <xChannelOpen+0xb8>
  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 80131b2:	69bb      	ldr	r3, [r7, #24]
 80131b4:	3301      	adds	r3, #1
 80131b6:	61bb      	str	r3, [r7, #24]
 80131b8:	4b0a      	ldr	r3, [pc, #40]	@ (80131e4 <xChannelOpen+0xd8>)
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	69ba      	ldr	r2, [r7, #24]
 80131be:	429a      	cmp	r2, r3
 80131c0:	d3b6      	bcc.n	8013130 <xChannelOpen+0x24>
 80131c2:	e000      	b.n	80131c6 <xChannelOpen+0xba>
      break;
 80131c4:	bf00      	nop
    }
  }

  return lRet; /*lint !e438 */
 80131c6:	69fb      	ldr	r3, [r7, #28]
}
 80131c8:	4618      	mov	r0, r3
 80131ca:	3720      	adds	r7, #32
 80131cc:	46bd      	mov	sp, r7
 80131ce:	bd80      	pop	{r7, pc}
 80131d0:	800a0002 	.word	0x800a0002
 80131d4:	200072d0 	.word	0x200072d0
 80131d8:	800b0034 	.word	0x800b0034
 80131dc:	200072cc 	.word	0x200072cc
 80131e0:	800a0003 	.word	0x800a0003
 80131e4:	200072c8 	.word	0x200072c8

080131e8 <xChannelClose>:
/*! Closes a previously opened channel
*   \param hChannel Channel handle acquired by xChannelOpen
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelClose(CIFXHANDLE hChannel)
{
 80131e8:	b480      	push	{r7}
 80131ea:	b085      	sub	sp, #20
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
  PCHANNELINSTANCE ptChannel = (PCHANNELINSTANCE)hChannel;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	60fb      	str	r3, [r7, #12]

  CHECK_CHANNELHANDLE(hChannel);

  --ptChannel->ulOpenCount;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	69db      	ldr	r3, [r3, #28]
 80131f8:	1e5a      	subs	r2, r3, #1
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	61da      	str	r2, [r3, #28]

  return CIFX_NO_ERROR;
 80131fe:	2300      	movs	r3, #0
}
 8013200:	4618      	mov	r0, r3
 8013202:	3714      	adds	r7, #20
 8013204:	46bd      	mov	sp, r7
 8013206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801320a:	4770      	bx	lr

0801320c <xChannelPutPacket>:
*   \param ptSendPkt  Packet to send to channel
*   \param ulTimeout  Time in ms to wait for card to accept the packet
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelPutPacket(CIFXHANDLE hChannel, CIFX_PACKET*  ptSendPkt, uint32_t ulTimeout)
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b086      	sub	sp, #24
 8013210:	af00      	add	r7, sp, #0
 8013212:	60f8      	str	r0, [r7, #12]
 8013214:	60b9      	str	r1, [r7, #8]
 8013216:	607a      	str	r2, [r7, #4]
  int32_t          lRet      = CIFX_NO_ERROR;
 8013218:	2300      	movs	r3, #0
 801321a:	617b      	str	r3, [r7, #20]
  PCHANNELINSTANCE ptChannel = (PCHANNELINSTANCE)hChannel;
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	613b      	str	r3, [r7, #16]

  /* Check if another command is active */
  if ( 0 == OS_WaitMutex( ptChannel->tSendMbx.pvSendMBXMutex, ulTimeout))
 8013220:	693b      	ldr	r3, [r7, #16]
 8013222:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013226:	6879      	ldr	r1, [r7, #4]
 8013228:	4618      	mov	r0, r3
 801322a:	f7fc fe91 	bl	800ff50 <OS_WaitMutex>
 801322e:	4603      	mov	r3, r0
 8013230:	2b00      	cmp	r3, #0
 8013232:	d101      	bne.n	8013238 <xChannelPutPacket+0x2c>
    return CIFX_DRV_CMD_ACTIVE;
 8013234:	4b09      	ldr	r3, [pc, #36]	@ (801325c <xChannelPutPacket+0x50>)
 8013236:	e00c      	b.n	8013252 <xChannelPutPacket+0x46>

  lRet = DEV_PutPacket(ptChannel, ptSendPkt, ulTimeout);
 8013238:	687a      	ldr	r2, [r7, #4]
 801323a:	68b9      	ldr	r1, [r7, #8]
 801323c:	6938      	ldr	r0, [r7, #16]
 801323e:	f000 fd7b 	bl	8013d38 <DEV_PutPacket>
 8013242:	6178      	str	r0, [r7, #20]

  /* Release command */
  OS_ReleaseMutex(ptChannel->tSendMbx.pvSendMBXMutex);
 8013244:	693b      	ldr	r3, [r7, #16]
 8013246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801324a:	4618      	mov	r0, r3
 801324c:	f7fc fe94 	bl	800ff78 <OS_ReleaseMutex>

  return lRet;
 8013250:	697b      	ldr	r3, [r7, #20]
}
 8013252:	4618      	mov	r0, r3
 8013254:	3718      	adds	r7, #24
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}
 801325a:	bf00      	nop
 801325c:	800b0004 	.word	0x800b0004

08013260 <xChannelGetPacket>:
*   \param ptRecvPkt  Returned packet
*   \param ulTimeout  Time in ms to wait for available message
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelGetPacket(CIFXHANDLE hChannel, uint32_t ulSize, CIFX_PACKET* ptRecvPkt, uint32_t ulTimeout)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b086      	sub	sp, #24
 8013264:	af00      	add	r7, sp, #0
 8013266:	60f8      	str	r0, [r7, #12]
 8013268:	60b9      	str	r1, [r7, #8]
 801326a:	607a      	str	r2, [r7, #4]
 801326c:	603b      	str	r3, [r7, #0]
  int32_t          lRet      = CIFX_NO_ERROR;
 801326e:	2300      	movs	r3, #0
 8013270:	617b      	str	r3, [r7, #20]
  PCHANNELINSTANCE ptChannel = (PCHANNELINSTANCE)hChannel;
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	613b      	str	r3, [r7, #16]

  /* Check if another command is active */
  if ( 0 == OS_WaitMutex( ptChannel->tRecvMbx.pvRecvMBXMutex, ulTimeout))
 8013276:	693b      	ldr	r3, [r7, #16]
 8013278:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801327c:	6839      	ldr	r1, [r7, #0]
 801327e:	4618      	mov	r0, r3
 8013280:	f7fc fe66 	bl	800ff50 <OS_WaitMutex>
 8013284:	4603      	mov	r3, r0
 8013286:	2b00      	cmp	r3, #0
 8013288:	d101      	bne.n	801328e <xChannelGetPacket+0x2e>
    return CIFX_DRV_CMD_ACTIVE;
 801328a:	4b0a      	ldr	r3, [pc, #40]	@ (80132b4 <xChannelGetPacket+0x54>)
 801328c:	e00d      	b.n	80132aa <xChannelGetPacket+0x4a>

  lRet = DEV_GetPacket(ptChannel, ptRecvPkt, ulSize, ulTimeout);
 801328e:	683b      	ldr	r3, [r7, #0]
 8013290:	68ba      	ldr	r2, [r7, #8]
 8013292:	6879      	ldr	r1, [r7, #4]
 8013294:	6938      	ldr	r0, [r7, #16]
 8013296:	f000 fda9 	bl	8013dec <DEV_GetPacket>
 801329a:	6178      	str	r0, [r7, #20]

  /* Release command */
  OS_ReleaseMutex(ptChannel->tRecvMbx.pvRecvMBXMutex);
 801329c:	693b      	ldr	r3, [r7, #16]
 801329e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80132a2:	4618      	mov	r0, r3
 80132a4:	f7fc fe68 	bl	800ff78 <OS_ReleaseMutex>

  return lRet;
 80132a8:	697b      	ldr	r3, [r7, #20]
}
 80132aa:	4618      	mov	r0, r3
 80132ac:	3718      	adds	r7, #24
 80132ae:	46bd      	mov	sp, r7
 80132b0:	bd80      	pop	{r7, pc}
 80132b2:	bf00      	nop
 80132b4:	800b0004 	.word	0x800b0004

080132b8 <xChannelBusState>:
*   \param pulState         Return actual state on CIFX_GET_BUS_STATE
*   \param ulTimeout        Timeout in [ms]
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelBusState(CIFXHANDLE  hChannel, uint32_t ulCmd, uint32_t* pulState, uint32_t ulTimeout)
{
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b086      	sub	sp, #24
 80132bc:	af00      	add	r7, sp, #0
 80132be:	60f8      	str	r0, [r7, #12]
 80132c0:	60b9      	str	r1, [r7, #8]
 80132c2:	607a      	str	r2, [r7, #4]
 80132c4:	603b      	str	r3, [r7, #0]
  int32_t lRet = CIFX_INVALID_PARAMETER;
 80132c6:	4b07      	ldr	r3, [pc, #28]	@ (80132e4 <xChannelBusState+0x2c>)
 80132c8:	617b      	str	r3, [r7, #20]

  CHECK_CHANNELHANDLE(hChannel);
  CHECK_POINTER(pulState);

  lRet = DEV_BusState( (PCHANNELINSTANCE)hChannel,
 80132ca:	683b      	ldr	r3, [r7, #0]
 80132cc:	687a      	ldr	r2, [r7, #4]
 80132ce:	68b9      	ldr	r1, [r7, #8]
 80132d0:	68f8      	ldr	r0, [r7, #12]
 80132d2:	f001 fb75 	bl	80149c0 <DEV_BusState>
 80132d6:	6178      	str	r0, [r7, #20]
                        ulCmd,
                        pulState,
                        ulTimeout);

  return lRet;
 80132d8:	697b      	ldr	r3, [r7, #20]
}
 80132da:	4618      	mov	r0, r3
 80132dc:	3718      	adds	r7, #24
 80132de:	46bd      	mov	sp, r7
 80132e0:	bd80      	pop	{r7, pc}
 80132e2:	bf00      	nop
 80132e4:	800a0005 	.word	0x800a0005

080132e8 <xChannelIORead>:
*   \param pvData       Buffer to place returned data
*   \param ulTimeout    Timeout in ms to wait for finished I/O Handshake
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelIORead(CIFXHANDLE hChannel, uint32_t ulAreaNumber, uint32_t ulOffset, uint32_t ulDataLen, void* pvData, uint32_t ulTimeout)
{
 80132e8:	b590      	push	{r4, r7, lr}
 80132ea:	b08b      	sub	sp, #44	@ 0x2c
 80132ec:	af02      	add	r7, sp, #8
 80132ee:	60f8      	str	r0, [r7, #12]
 80132f0:	60b9      	str	r1, [r7, #8]
 80132f2:	607a      	str	r2, [r7, #4]
 80132f4:	603b      	str	r3, [r7, #0]
  PCHANNELINSTANCE ptChannel   = (PCHANNELINSTANCE)hChannel;
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	61fb      	str	r3, [r7, #28]
  int32_t          lRet        = CIFX_NO_ERROR;
 80132fa:	2300      	movs	r3, #0
 80132fc:	613b      	str	r3, [r7, #16]
  PIOINSTANCE      ptIOArea    = NULL;
 80132fe:	2300      	movs	r3, #0
 8013300:	61bb      	str	r3, [r7, #24]
  uint8_t          bIOBitState = HIL_FLAGS_NONE;
 8013302:	23ff      	movs	r3, #255	@ 0xff
 8013304:	75fb      	strb	r3, [r7, #23]

  if(!DEV_IsRunning(ptChannel))
 8013306:	69f8      	ldr	r0, [r7, #28]
 8013308:	f001 faee 	bl	80148e8 <DEV_IsRunning>
 801330c:	4603      	mov	r3, r0
 801330e:	2b00      	cmp	r3, #0
 8013310:	d101      	bne.n	8013316 <xChannelIORead+0x2e>
    return CIFX_DEV_NOT_RUNNING;
 8013312:	4b43      	ldr	r3, [pc, #268]	@ (8013420 <xChannelIORead+0x138>)
 8013314:	e07f      	b.n	8013416 <xChannelIORead+0x12e>

  if(ulAreaNumber >= ptChannel->ulIOInputAreas)
 8013316:	69fb      	ldr	r3, [r7, #28]
 8013318:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 801331c:	68ba      	ldr	r2, [r7, #8]
 801331e:	429a      	cmp	r2, r3
 8013320:	d301      	bcc.n	8013326 <xChannelIORead+0x3e>
    return CIFX_INVALID_PARAMETER;
 8013322:	4b40      	ldr	r3, [pc, #256]	@ (8013424 <xChannelIORead+0x13c>)
 8013324:	e077      	b.n	8013416 <xChannelIORead+0x12e>

  ptIOArea    = ptChannel->pptIOInputAreas[ulAreaNumber];
 8013326:	69fb      	ldr	r3, [r7, #28]
 8013328:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 801332c:	68bb      	ldr	r3, [r7, #8]
 801332e:	009b      	lsls	r3, r3, #2
 8013330:	4413      	add	r3, r2
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	61bb      	str	r3, [r7, #24]
  bIOBitState = DEV_GetIOBitstate(ptChannel, ptIOArea, 0);
 8013336:	2200      	movs	r2, #0
 8013338:	69b9      	ldr	r1, [r7, #24]
 801333a:	69f8      	ldr	r0, [r7, #28]
 801333c:	f000 ff6f 	bl	801421e <DEV_GetIOBitstate>
 8013340:	4603      	mov	r3, r0
 8013342:	75fb      	strb	r3, [r7, #23]
#endif
  {
    /*---------------------------*/
    /* This is DPM data transfer */
    /*---------------------------*/
    if( (ulOffset + ulDataLen) > ptIOArea->ulDPMAreaLength)
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	683b      	ldr	r3, [r7, #0]
 8013348:	441a      	add	r2, r3
 801334a:	69bb      	ldr	r3, [r7, #24]
 801334c:	685b      	ldr	r3, [r3, #4]
 801334e:	429a      	cmp	r2, r3
 8013350:	d901      	bls.n	8013356 <xChannelIORead+0x6e>
      return CIFX_INVALID_ACCESS_SIZE; /* read size too long */
 8013352:	4b35      	ldr	r3, [pc, #212]	@ (8013428 <xChannelIORead+0x140>)
 8013354:	e05f      	b.n	8013416 <xChannelIORead+0x12e>

    /* Check if another command is active */
    if ( !OS_WaitMutex( ptIOArea->pvMutex, ulTimeout))
 8013356:	69bb      	ldr	r3, [r7, #24]
 8013358:	691b      	ldr	r3, [r3, #16]
 801335a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801335c:	4618      	mov	r0, r3
 801335e:	f7fc fdf7 	bl	800ff50 <OS_WaitMutex>
 8013362:	4603      	mov	r3, r0
 8013364:	2b00      	cmp	r3, #0
 8013366:	d101      	bne.n	801336c <xChannelIORead+0x84>
      return CIFX_DRV_CMD_ACTIVE;
 8013368:	4b30      	ldr	r3, [pc, #192]	@ (801342c <xChannelIORead+0x144>)
 801336a:	e054      	b.n	8013416 <xChannelIORead+0x12e>

    /* Read data */
    if(HIL_FLAGS_NONE == bIOBitState)
 801336c:	7dfb      	ldrb	r3, [r7, #23]
 801336e:	2bff      	cmp	r3, #255	@ 0xff
 8013370:	d115      	bne.n	801339e <xChannelIORead+0xb6>
    {
      /* Read data */
      HWIF_READN( ptChannel->pvDeviceInstance,
 8013372:	69fb      	ldr	r3, [r7, #28]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 801337a:	69fb      	ldr	r3, [r7, #28]
 801337c:	6819      	ldr	r1, [r3, #0]
 801337e:	69bb      	ldr	r3, [r7, #24]
 8013380:	681a      	ldr	r2, [r3, #0]
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	441a      	add	r2, r3
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	9300      	str	r3, [sp, #0]
 801338a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801338c:	2000      	movs	r0, #0
 801338e:	47a0      	blx	r4
                  pvData,
                  &ptIOArea->pbDPMAreaStart[ulOffset],
                  ulDataLen);

      /* Check COMM Flag for return value */
      (void)DEV_IsCommunicating(ptChannel, &lRet);
 8013390:	f107 0310 	add.w	r3, r7, #16
 8013394:	4619      	mov	r1, r3
 8013396:	69f8      	ldr	r0, [r7, #28]
 8013398:	f001 fad0 	bl	801493c <DEV_IsCommunicating>
 801339c:	e035      	b.n	801340a <xChannelIORead+0x122>

    } else if(!DEV_WaitForBitState(ptChannel, ptIOArea->bHandshakeBit, bIOBitState, ulTimeout))
 801339e:	69bb      	ldr	r3, [r7, #24]
 80133a0:	7a1b      	ldrb	r3, [r3, #8]
 80133a2:	4619      	mov	r1, r3
 80133a4:	7dfa      	ldrb	r2, [r7, #23]
 80133a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133a8:	69f8      	ldr	r0, [r7, #28]
 80133aa:	f000 ff18 	bl	80141de <DEV_WaitForBitState>
 80133ae:	4603      	mov	r3, r0
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d102      	bne.n	80133ba <xChannelIORead+0xd2>
    {
      lRet = CIFX_DEV_EXCHANGE_FAILED;
 80133b4:	4b1e      	ldr	r3, [pc, #120]	@ (8013430 <xChannelIORead+0x148>)
 80133b6:	613b      	str	r3, [r7, #16]
 80133b8:	e027      	b.n	801340a <xChannelIORead+0x122>
    } else
    {
      /* Read data */
      HWIF_READN( ptChannel->pvDeviceInstance,
 80133ba:	69fb      	ldr	r3, [r7, #28]
 80133bc:	681b      	ldr	r3, [r3, #0]
 80133be:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 80133c2:	69fb      	ldr	r3, [r7, #28]
 80133c4:	6819      	ldr	r1, [r3, #0]
 80133c6:	69bb      	ldr	r3, [r7, #24]
 80133c8:	681a      	ldr	r2, [r3, #0]
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	441a      	add	r2, r3
 80133ce:	683b      	ldr	r3, [r7, #0]
 80133d0:	9300      	str	r3, [sp, #0]
 80133d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133d4:	2000      	movs	r0, #0
 80133d6:	47a0      	blx	r4
                  pvData,
                  &ptIOArea->pbDPMAreaStart[ulOffset],
                  ulDataLen);

      /* Lock flag access */
      OS_EnterLock(ptChannel->pvLock);
 80133d8:	69fb      	ldr	r3, [r7, #28]
 80133da:	699b      	ldr	r3, [r3, #24]
 80133dc:	4618      	mov	r0, r3
 80133de:	f7fc fd7b 	bl	800fed8 <OS_EnterLock>

      /* Read data done */
      DEV_ToggleBit(ptChannel, (uint32_t)(1UL << ptIOArea->bHandshakeBit));
 80133e2:	69bb      	ldr	r3, [r7, #24]
 80133e4:	7a1b      	ldrb	r3, [r3, #8]
 80133e6:	461a      	mov	r2, r3
 80133e8:	2301      	movs	r3, #1
 80133ea:	4093      	lsls	r3, r2
 80133ec:	4619      	mov	r1, r3
 80133ee:	69f8      	ldr	r0, [r7, #28]
 80133f0:	f000 ff4d 	bl	801428e <DEV_ToggleBit>

      /* Unlock flag access */
      OS_LeaveLock(ptChannel->pvLock);
 80133f4:	69fb      	ldr	r3, [r7, #28]
 80133f6:	699b      	ldr	r3, [r3, #24]
 80133f8:	4618      	mov	r0, r3
 80133fa:	f7fc fd7f 	bl	800fefc <OS_LeaveLock>

      /* Check COMM Flag for return value */
      (void)DEV_IsCommunicating(ptChannel, &lRet);
 80133fe:	f107 0310 	add.w	r3, r7, #16
 8013402:	4619      	mov	r1, r3
 8013404:	69f8      	ldr	r0, [r7, #28]
 8013406:	f001 fa99 	bl	801493c <DEV_IsCommunicating>
    }

    /* Release command */
    OS_ReleaseMutex( ptIOArea->pvMutex);
 801340a:	69bb      	ldr	r3, [r7, #24]
 801340c:	691b      	ldr	r3, [r3, #16]
 801340e:	4618      	mov	r0, r3
 8013410:	f7fc fdb2 	bl	800ff78 <OS_ReleaseMutex>
  }

  return lRet;
 8013414:	693b      	ldr	r3, [r7, #16]
}
 8013416:	4618      	mov	r0, r3
 8013418:	3724      	adds	r7, #36	@ 0x24
 801341a:	46bd      	mov	sp, r7
 801341c:	bd90      	pop	{r4, r7, pc}
 801341e:	bf00      	nop
 8013420:	800c0012 	.word	0x800c0012
 8013424:	800a0005 	.word	0x800a0005
 8013428:	800a0008 	.word	0x800a0008
 801342c:	800b0004 	.word	0x800b0004
 8013430:	800c0022 	.word	0x800c0022

08013434 <xChannelIOWrite>:
*   \param pvData       Buffer containing send data
*   \param ulTimeout    Timeout in ms to wait for handshake completion
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelIOWrite(CIFXHANDLE hChannel, uint32_t ulAreaNumber, uint32_t ulOffset, uint32_t ulDataLen, void* pvData, uint32_t ulTimeout)
{
 8013434:	b590      	push	{r4, r7, lr}
 8013436:	b08b      	sub	sp, #44	@ 0x2c
 8013438:	af02      	add	r7, sp, #8
 801343a:	60f8      	str	r0, [r7, #12]
 801343c:	60b9      	str	r1, [r7, #8]
 801343e:	607a      	str	r2, [r7, #4]
 8013440:	603b      	str	r3, [r7, #0]
  PCHANNELINSTANCE ptChannel   = (PCHANNELINSTANCE)hChannel;
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	61fb      	str	r3, [r7, #28]
  int32_t          lRet        = CIFX_NO_ERROR;
 8013446:	2300      	movs	r3, #0
 8013448:	613b      	str	r3, [r7, #16]
  PIOINSTANCE      ptIOArea    = NULL;
 801344a:	2300      	movs	r3, #0
 801344c:	61bb      	str	r3, [r7, #24]
  uint8_t          bIOBitState = HIL_FLAGS_NONE;
 801344e:	23ff      	movs	r3, #255	@ 0xff
 8013450:	75fb      	strb	r3, [r7, #23]

  if(!DEV_IsRunning(ptChannel))
 8013452:	69f8      	ldr	r0, [r7, #28]
 8013454:	f001 fa48 	bl	80148e8 <DEV_IsRunning>
 8013458:	4603      	mov	r3, r0
 801345a:	2b00      	cmp	r3, #0
 801345c:	d101      	bne.n	8013462 <xChannelIOWrite+0x2e>
    return CIFX_DEV_NOT_RUNNING;
 801345e:	4b43      	ldr	r3, [pc, #268]	@ (801356c <xChannelIOWrite+0x138>)
 8013460:	e07f      	b.n	8013562 <xChannelIOWrite+0x12e>
  if(ulAreaNumber >= ptChannel->ulIOOutputAreas)
 8013462:	69fb      	ldr	r3, [r7, #28]
 8013464:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8013468:	68ba      	ldr	r2, [r7, #8]
 801346a:	429a      	cmp	r2, r3
 801346c:	d301      	bcc.n	8013472 <xChannelIOWrite+0x3e>
    return CIFX_INVALID_PARAMETER;
 801346e:	4b40      	ldr	r3, [pc, #256]	@ (8013570 <xChannelIOWrite+0x13c>)
 8013470:	e077      	b.n	8013562 <xChannelIOWrite+0x12e>

  ptIOArea    = ptChannel->pptIOOutputAreas[ulAreaNumber];
 8013472:	69fb      	ldr	r3, [r7, #28]
 8013474:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 8013478:	68bb      	ldr	r3, [r7, #8]
 801347a:	009b      	lsls	r3, r3, #2
 801347c:	4413      	add	r3, r2
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	61bb      	str	r3, [r7, #24]
  bIOBitState = DEV_GetIOBitstate(ptChannel, ptIOArea, 1);
 8013482:	2201      	movs	r2, #1
 8013484:	69b9      	ldr	r1, [r7, #24]
 8013486:	69f8      	ldr	r0, [r7, #28]
 8013488:	f000 fec9 	bl	801421e <DEV_GetIOBitstate>
 801348c:	4603      	mov	r3, r0
 801348e:	75fb      	strb	r3, [r7, #23]
#endif
  {
    /*---------------------------*/
    /* This is DPM data transfer */
    /*---------------------------*/
    if( (ulOffset + ulDataLen) > ptIOArea->ulDPMAreaLength)
 8013490:	687a      	ldr	r2, [r7, #4]
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	441a      	add	r2, r3
 8013496:	69bb      	ldr	r3, [r7, #24]
 8013498:	685b      	ldr	r3, [r3, #4]
 801349a:	429a      	cmp	r2, r3
 801349c:	d901      	bls.n	80134a2 <xChannelIOWrite+0x6e>
      return CIFX_INVALID_ACCESS_SIZE; /* read size too long */
 801349e:	4b35      	ldr	r3, [pc, #212]	@ (8013574 <xChannelIOWrite+0x140>)
 80134a0:	e05f      	b.n	8013562 <xChannelIOWrite+0x12e>

    /* Check if another command is active */
    if ( !OS_WaitMutex( ptIOArea->pvMutex, ulTimeout))
 80134a2:	69bb      	ldr	r3, [r7, #24]
 80134a4:	691b      	ldr	r3, [r3, #16]
 80134a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80134a8:	4618      	mov	r0, r3
 80134aa:	f7fc fd51 	bl	800ff50 <OS_WaitMutex>
 80134ae:	4603      	mov	r3, r0
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d101      	bne.n	80134b8 <xChannelIOWrite+0x84>
      return CIFX_DRV_CMD_ACTIVE;
 80134b4:	4b30      	ldr	r3, [pc, #192]	@ (8013578 <xChannelIOWrite+0x144>)
 80134b6:	e054      	b.n	8013562 <xChannelIOWrite+0x12e>

    /* Read data */
    /* TODO: define write procedure ??Toggle -> Write or Write->Toggle */
    if(HIL_FLAGS_NONE == bIOBitState)
 80134b8:	7dfb      	ldrb	r3, [r7, #23]
 80134ba:	2bff      	cmp	r3, #255	@ 0xff
 80134bc:	d115      	bne.n	80134ea <xChannelIOWrite+0xb6>
    {
      /* Read data without handshake */
      HWIF_WRITEN(  ptChannel->pvDeviceInstance,
 80134be:	69fb      	ldr	r3, [r7, #28]
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 80134c6:	69fb      	ldr	r3, [r7, #28]
 80134c8:	6819      	ldr	r1, [r3, #0]
 80134ca:	69bb      	ldr	r3, [r7, #24]
 80134cc:	681a      	ldr	r2, [r3, #0]
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	441a      	add	r2, r3
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	9300      	str	r3, [sp, #0]
 80134d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134d8:	2000      	movs	r0, #0
 80134da:	47a0      	blx	r4
                   &ptIOArea->pbDPMAreaStart[ulOffset],
                    pvData,
                    ulDataLen);

      /* Check COMM Flag for return value */
      (void)DEV_IsCommunicating(ptChannel, &lRet);
 80134dc:	f107 0310 	add.w	r3, r7, #16
 80134e0:	4619      	mov	r1, r3
 80134e2:	69f8      	ldr	r0, [r7, #28]
 80134e4:	f001 fa2a 	bl	801493c <DEV_IsCommunicating>
 80134e8:	e035      	b.n	8013556 <xChannelIOWrite+0x122>

    } else
    {
      if(!DEV_WaitForBitState(ptChannel, ptIOArea->bHandshakeBit, bIOBitState, ulTimeout))
 80134ea:	69bb      	ldr	r3, [r7, #24]
 80134ec:	7a1b      	ldrb	r3, [r3, #8]
 80134ee:	4619      	mov	r1, r3
 80134f0:	7dfa      	ldrb	r2, [r7, #23]
 80134f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134f4:	69f8      	ldr	r0, [r7, #28]
 80134f6:	f000 fe72 	bl	80141de <DEV_WaitForBitState>
 80134fa:	4603      	mov	r3, r0
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d102      	bne.n	8013506 <xChannelIOWrite+0xd2>
      {
        lRet = CIFX_DEV_EXCHANGE_FAILED;
 8013500:	4b1e      	ldr	r3, [pc, #120]	@ (801357c <xChannelIOWrite+0x148>)
 8013502:	613b      	str	r3, [r7, #16]
 8013504:	e027      	b.n	8013556 <xChannelIOWrite+0x122>
      } else
      {
        /* Read data */
        HWIF_WRITEN(  ptChannel->pvDeviceInstance,
 8013506:	69fb      	ldr	r3, [r7, #28]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801350e:	69fb      	ldr	r3, [r7, #28]
 8013510:	6819      	ldr	r1, [r3, #0]
 8013512:	69bb      	ldr	r3, [r7, #24]
 8013514:	681a      	ldr	r2, [r3, #0]
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	441a      	add	r2, r3
 801351a:	683b      	ldr	r3, [r7, #0]
 801351c:	9300      	str	r3, [sp, #0]
 801351e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013520:	2000      	movs	r0, #0
 8013522:	47a0      	blx	r4
                     &ptIOArea->pbDPMAreaStart[ulOffset],
                      pvData,
                      ulDataLen);

        /* Lock flag access */
        OS_EnterLock(ptChannel->pvLock);
 8013524:	69fb      	ldr	r3, [r7, #28]
 8013526:	699b      	ldr	r3, [r3, #24]
 8013528:	4618      	mov	r0, r3
 801352a:	f7fc fcd5 	bl	800fed8 <OS_EnterLock>

        /* Read data done */
        DEV_ToggleBit(ptChannel, (uint32_t)(1UL << ptIOArea->bHandshakeBit));
 801352e:	69bb      	ldr	r3, [r7, #24]
 8013530:	7a1b      	ldrb	r3, [r3, #8]
 8013532:	461a      	mov	r2, r3
 8013534:	2301      	movs	r3, #1
 8013536:	4093      	lsls	r3, r2
 8013538:	4619      	mov	r1, r3
 801353a:	69f8      	ldr	r0, [r7, #28]
 801353c:	f000 fea7 	bl	801428e <DEV_ToggleBit>

        /* Unlock flag access */
        OS_LeaveLock(ptChannel->pvLock);
 8013540:	69fb      	ldr	r3, [r7, #28]
 8013542:	699b      	ldr	r3, [r3, #24]
 8013544:	4618      	mov	r0, r3
 8013546:	f7fc fcd9 	bl	800fefc <OS_LeaveLock>

        /* Check COMM Flag for return value */
        (void)DEV_IsCommunicating(ptChannel, &lRet);
 801354a:	f107 0310 	add.w	r3, r7, #16
 801354e:	4619      	mov	r1, r3
 8013550:	69f8      	ldr	r0, [r7, #28]
 8013552:	f001 f9f3 	bl	801493c <DEV_IsCommunicating>
      }
    }

    /* Release command */
    OS_ReleaseMutex( ptIOArea->pvMutex);
 8013556:	69bb      	ldr	r3, [r7, #24]
 8013558:	691b      	ldr	r3, [r3, #16]
 801355a:	4618      	mov	r0, r3
 801355c:	f7fc fd0c 	bl	800ff78 <OS_ReleaseMutex>
  }

  return lRet;
 8013560:	693b      	ldr	r3, [r7, #16]
}
 8013562:	4618      	mov	r0, r3
 8013564:	3724      	adds	r7, #36	@ 0x24
 8013566:	46bd      	mov	sp, r7
 8013568:	bd90      	pop	{r4, r7, pc}
 801356a:	bf00      	nop
 801356c:	800c0012 	.word	0x800c0012
 8013570:	800a0005 	.word	0x800a0005
 8013574:	800a0008 	.word	0x800a0008
 8013578:	800b0004 	.word	0x800b0004
 801357c:	800c0022 	.word	0x800c0022

08013580 <xDriverOpen>:
/*! Open a connection to the driver
*   \param phDriver     Returned handle to the driver
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xDriverOpen(CIFXHANDLE* phDriver)
{
 8013580:	b480      	push	{r7}
 8013582:	b083      	sub	sp, #12
 8013584:	af00      	add	r7, sp, #0
 8013586:	6078      	str	r0, [r7, #4]
  if(!g_tDriverInfo.fInitialized)
 8013588:	4b0a      	ldr	r3, [pc, #40]	@ (80135b4 <xDriverOpen+0x34>)
 801358a:	685b      	ldr	r3, [r3, #4]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d101      	bne.n	8013594 <xDriverOpen+0x14>
    return CIFX_DRV_DRIVER_NOT_LOADED;
 8013590:	4b09      	ldr	r3, [pc, #36]	@ (80135b8 <xDriverOpen+0x38>)
 8013592:	e008      	b.n	80135a6 <xDriverOpen+0x26>

  CHECK_POINTER(phDriver);

  *phDriver = &g_tDriverInfo;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	4a07      	ldr	r2, [pc, #28]	@ (80135b4 <xDriverOpen+0x34>)
 8013598:	601a      	str	r2, [r3, #0]

  ++g_tDriverInfo.ulOpenCount;
 801359a:	4b06      	ldr	r3, [pc, #24]	@ (80135b4 <xDriverOpen+0x34>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	3301      	adds	r3, #1
 80135a0:	4a04      	ldr	r2, [pc, #16]	@ (80135b4 <xDriverOpen+0x34>)
 80135a2:	6013      	str	r3, [r2, #0]

  return CIFX_NO_ERROR;
 80135a4:	2300      	movs	r3, #0
}
 80135a6:	4618      	mov	r0, r3
 80135a8:	370c      	adds	r7, #12
 80135aa:	46bd      	mov	sp, r7
 80135ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135b0:	4770      	bx	lr
 80135b2:	bf00      	nop
 80135b4:	200072d0 	.word	0x200072d0
 80135b8:	800b0030 	.word	0x800b0030

080135bc <xDriverClose>:
/*! Close a connection to the driver
*   \param hDriver     Handle to connection, that is being closed
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xDriverClose(CIFXHANDLE hDriver)
{
 80135bc:	b480      	push	{r7}
 80135be:	b083      	sub	sp, #12
 80135c0:	af00      	add	r7, sp, #0
 80135c2:	6078      	str	r0, [r7, #4]
  if(!g_tDriverInfo.fInitialized)
 80135c4:	4b0b      	ldr	r3, [pc, #44]	@ (80135f4 <xDriverClose+0x38>)
 80135c6:	685b      	ldr	r3, [r3, #4]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d101      	bne.n	80135d0 <xDriverClose+0x14>
    return CIFX_DRV_DRIVER_NOT_LOADED;
 80135cc:	4b0a      	ldr	r3, [pc, #40]	@ (80135f8 <xDriverClose+0x3c>)
 80135ce:	e00b      	b.n	80135e8 <xDriverClose+0x2c>

  if(g_tDriverInfo.ulOpenCount == 0)
 80135d0:	4b08      	ldr	r3, [pc, #32]	@ (80135f4 <xDriverClose+0x38>)
 80135d2:	681b      	ldr	r3, [r3, #0]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d101      	bne.n	80135dc <xDriverClose+0x20>
    return CIFX_DRV_NOT_OPENED;
 80135d8:	4b08      	ldr	r3, [pc, #32]	@ (80135fc <xDriverClose+0x40>)
 80135da:	e005      	b.n	80135e8 <xDriverClose+0x2c>

  CHECK_DRIVERHANDLE(hDriver);

  --g_tDriverInfo.ulOpenCount;
 80135dc:	4b05      	ldr	r3, [pc, #20]	@ (80135f4 <xDriverClose+0x38>)
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	3b01      	subs	r3, #1
 80135e2:	4a04      	ldr	r2, [pc, #16]	@ (80135f4 <xDriverClose+0x38>)
 80135e4:	6013      	str	r3, [r2, #0]

  return CIFX_NO_ERROR; /*lint !e438 */
 80135e6:	2300      	movs	r3, #0
}
 80135e8:	4618      	mov	r0, r3
 80135ea:	370c      	adds	r7, #12
 80135ec:	46bd      	mov	sp, r7
 80135ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135f2:	4770      	bx	lr
 80135f4:	200072d0 	.word	0x200072d0
 80135f8:	800b0030 	.word	0x800b0030
 80135fc:	800b0034 	.word	0x800b0034

08013600 <xDriverGetInformation>:
*   \param pvDriverInfo Pointer to returned data (DRIVER_INFORMATION
*                       structure)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xDriverGetInformation(CIFXHANDLE hDriver, uint32_t ulSize, void* pvDriverInfo)
{
 8013600:	b580      	push	{r7, lr}
 8013602:	b086      	sub	sp, #24
 8013604:	af00      	add	r7, sp, #0
 8013606:	60f8      	str	r0, [r7, #12]
 8013608:	60b9      	str	r1, [r7, #8]
 801360a:	607a      	str	r2, [r7, #4]
  DRIVER_INFORMATION* ptDriverInfo = (DRIVER_INFORMATION*)pvDriverInfo;
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	617b      	str	r3, [r7, #20]

  if(g_tDriverInfo.ulOpenCount == 0)
 8013610:	4b0c      	ldr	r3, [pc, #48]	@ (8013644 <xDriverGetInformation+0x44>)
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d101      	bne.n	801361c <xDriverGetInformation+0x1c>
    return CIFX_DRV_NOT_OPENED;
 8013618:	4b0b      	ldr	r3, [pc, #44]	@ (8013648 <xDriverGetInformation+0x48>)
 801361a:	e00f      	b.n	801363c <xDriverGetInformation+0x3c>

  CHECK_DRIVERHANDLE(hDriver);
  CHECK_POINTER(pvDriverInfo);

  if(ulSize < (uint32_t)sizeof(*ptDriverInfo))
 801361c:	68bb      	ldr	r3, [r7, #8]
 801361e:	2b23      	cmp	r3, #35	@ 0x23
 8013620:	d801      	bhi.n	8013626 <xDriverGetInformation+0x26>
    return CIFX_INVALID_BUFFERSIZE;
 8013622:	4b0a      	ldr	r3, [pc, #40]	@ (801364c <xDriverGetInformation+0x4c>)
 8013624:	e00a      	b.n	801363c <xDriverGetInformation+0x3c>

  ptDriverInfo->ulBoardCnt = g_ulDeviceCount;
 8013626:	4b0a      	ldr	r3, [pc, #40]	@ (8013650 <xDriverGetInformation+0x50>)
 8013628:	681a      	ldr	r2, [r3, #0]
 801362a:	697b      	ldr	r3, [r7, #20]
 801362c:	621a      	str	r2, [r3, #32]
  (void)OS_Strncpy(ptDriverInfo->abDriverVersion, TOOLKIT_VERSION, sizeof(ptDriverInfo->abDriverVersion));
 801362e:	697b      	ldr	r3, [r7, #20]
 8013630:	2220      	movs	r2, #32
 8013632:	4908      	ldr	r1, [pc, #32]	@ (8013654 <xDriverGetInformation+0x54>)
 8013634:	4618      	mov	r0, r3
 8013636:	f7fc fda7 	bl	8010188 <OS_Strncpy>

  return CIFX_NO_ERROR; /*lint !e438 */
 801363a:	2300      	movs	r3, #0
}
 801363c:	4618      	mov	r0, r3
 801363e:	3718      	adds	r7, #24
 8013640:	46bd      	mov	sp, r7
 8013642:	bd80      	pop	{r7, pc}
 8013644:	200072d0 	.word	0x200072d0
 8013648:	800b0034 	.word	0x800b0034
 801364c:	800a0007 	.word	0x800a0007
 8013650:	200072c8 	.word	0x200072c8
 8013654:	08020e90 	.word	0x08020e90

08013658 <xDriverEnumBoards>:
*   \param ulSize       Size of return buffer
*   \param pvBoardInfo  Return buffer (BOARD_INFORMATION structure)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xDriverEnumBoards(CIFXHANDLE hDriver, uint32_t ulBoard, uint32_t ulSize, void* pvBoardInfo)
{
 8013658:	b590      	push	{r4, r7, lr}
 801365a:	b08b      	sub	sp, #44	@ 0x2c
 801365c:	af02      	add	r7, sp, #8
 801365e:	60f8      	str	r0, [r7, #12]
 8013660:	60b9      	str	r1, [r7, #8]
 8013662:	607a      	str	r2, [r7, #4]
 8013664:	603b      	str	r3, [r7, #0]
  BOARD_INFORMATION*        ptBoardInfo   = (BOARD_INFORMATION*)pvBoardInfo;
 8013666:	683b      	ldr	r3, [r7, #0]
 8013668:	61fb      	str	r3, [r7, #28]
  PDEVICEINSTANCE           ptDevInstance = NULL;
 801366a:	2300      	movs	r3, #0
 801366c:	61bb      	str	r3, [r7, #24]
  HIL_DPM_SYSTEM_CHANNEL_T* ptSysChannel  = NULL;
 801366e:	2300      	movs	r3, #0
 8013670:	617b      	str	r3, [r7, #20]

  if(g_tDriverInfo.ulOpenCount == 0)
 8013672:	4b38      	ldr	r3, [pc, #224]	@ (8013754 <xDriverEnumBoards+0xfc>)
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	2b00      	cmp	r3, #0
 8013678:	d101      	bne.n	801367e <xDriverEnumBoards+0x26>
    return CIFX_DRV_NOT_OPENED;
 801367a:	4b37      	ldr	r3, [pc, #220]	@ (8013758 <xDriverEnumBoards+0x100>)
 801367c:	e066      	b.n	801374c <xDriverEnumBoards+0xf4>

  CHECK_DRIVERHANDLE(hDriver);
  CHECK_POINTER(pvBoardInfo);

  if(ulSize < (uint32_t)sizeof(*ptBoardInfo))
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	2b6c      	cmp	r3, #108	@ 0x6c
 8013682:	d801      	bhi.n	8013688 <xDriverEnumBoards+0x30>
    return CIFX_INVALID_BUFFERSIZE;
 8013684:	4b35      	ldr	r3, [pc, #212]	@ (801375c <xDriverEnumBoards+0x104>)
 8013686:	e061      	b.n	801374c <xDriverEnumBoards+0xf4>

  if(ulBoard >= g_ulDeviceCount)
 8013688:	4b35      	ldr	r3, [pc, #212]	@ (8013760 <xDriverEnumBoards+0x108>)
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	68ba      	ldr	r2, [r7, #8]
 801368e:	429a      	cmp	r2, r3
 8013690:	d301      	bcc.n	8013696 <xDriverEnumBoards+0x3e>
    return CIFX_NO_MORE_ENTRIES;
 8013692:	4b34      	ldr	r3, [pc, #208]	@ (8013764 <xDriverEnumBoards+0x10c>)
 8013694:	e05a      	b.n	801374c <xDriverEnumBoards+0xf4>

  ptDevInstance = g_pptDevices[ulBoard];
 8013696:	4b34      	ldr	r3, [pc, #208]	@ (8013768 <xDriverEnumBoards+0x110>)
 8013698:	681a      	ldr	r2, [r3, #0]
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	009b      	lsls	r3, r3, #2
 801369e:	4413      	add	r3, r2
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	61bb      	str	r3, [r7, #24]
  ptSysChannel  = (HIL_DPM_SYSTEM_CHANNEL_T*)ptDevInstance->pbDPM;
 80136a4:	69bb      	ldr	r3, [r7, #24]
 80136a6:	6a1b      	ldr	r3, [r3, #32]
 80136a8:	617b      	str	r3, [r7, #20]

  (void)OS_Strncpy(ptBoardInfo->abBoardName,  ptDevInstance->szName,  sizeof(ptBoardInfo->abBoardName));
 80136aa:	69fb      	ldr	r3, [r7, #28]
 80136ac:	1d18      	adds	r0, r3, #4
 80136ae:	69bb      	ldr	r3, [r7, #24]
 80136b0:	3329      	adds	r3, #41	@ 0x29
 80136b2:	2210      	movs	r2, #16
 80136b4:	4619      	mov	r1, r3
 80136b6:	f7fc fd67 	bl	8010188 <OS_Strncpy>
  (void)OS_Strncpy(ptBoardInfo->abBoardAlias, ptDevInstance->szAlias, sizeof(ptBoardInfo->abBoardAlias));
 80136ba:	69fb      	ldr	r3, [r7, #28]
 80136bc:	f103 0014 	add.w	r0, r3, #20
 80136c0:	69bb      	ldr	r3, [r7, #24]
 80136c2:	3339      	adds	r3, #57	@ 0x39
 80136c4:	2210      	movs	r2, #16
 80136c6:	4619      	mov	r1, r3
 80136c8:	f7fc fd5e 	bl	8010188 <OS_Strncpy>
  ptBoardInfo->ulBoardID         = ulBoard;
 80136cc:	69fb      	ldr	r3, [r7, #28]
 80136ce:	68ba      	ldr	r2, [r7, #8]
 80136d0:	625a      	str	r2, [r3, #36]	@ 0x24

  {
    ptBoardInfo->ulSystemError     = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemState.ulSystemError));
 80136d2:	697b      	ldr	r3, [r7, #20]
 80136d4:	33c8      	adds	r3, #200	@ 0xc8
 80136d6:	4619      	mov	r1, r3
 80136d8:	69b8      	ldr	r0, [r7, #24]
 80136da:	f001 fea9 	bl	8015430 <HwIfRead32>
 80136de:	4602      	mov	r2, r0
 80136e0:	69fb      	ldr	r3, [r7, #28]
 80136e2:	629a      	str	r2, [r3, #40]	@ 0x28

    ptBoardInfo->ulPhysicalAddress = ptDevInstance->ulPhysicalAddress;
 80136e4:	69bb      	ldr	r3, [r7, #24]
 80136e6:	681a      	ldr	r2, [r3, #0]
 80136e8:	69fb      	ldr	r3, [r7, #28]
 80136ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    ptBoardInfo->ulIrqNumber       = ptDevInstance->ulIrqNumber;
 80136ec:	69bb      	ldr	r3, [r7, #24]
 80136ee:	685a      	ldr	r2, [r3, #4]
 80136f0:	69fb      	ldr	r3, [r7, #28]
 80136f2:	631a      	str	r2, [r3, #48]	@ 0x30
    ptBoardInfo->bIrqEnabled       = ptDevInstance->fIrqEnabled? 1 : 0;
 80136f4:	69bb      	ldr	r3, [r7, #24]
 80136f6:	689b      	ldr	r3, [r3, #8]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	bf14      	ite	ne
 80136fc:	2301      	movne	r3, #1
 80136fe:	2300      	moveq	r3, #0
 8013700:	b2db      	uxtb	r3, r3
 8013702:	461a      	mov	r2, r3
 8013704:	69fb      	ldr	r3, [r7, #28]
 8013706:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ptBoardInfo->ulDpmTotalSize    = ptDevInstance->ulDPMSize;
 801370a:	69bb      	ldr	r3, [r7, #24]
 801370c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801370e:	69fb      	ldr	r3, [r7, #28]
 8013710:	f8c3 2039 	str.w	r2, [r3, #57]	@ 0x39
    ptBoardInfo->ulChannelCnt      = ptDevInstance->ulCommChannelCount;
 8013714:	69bb      	ldr	r3, [r7, #24]
 8013716:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 801371a:	69fb      	ldr	r3, [r7, #28]
 801371c:	f8c3 2035 	str.w	r2, [r3, #53]	@ 0x35

    HWIF_READN(ptDevInstance, &ptBoardInfo->tSystemInfo, &ptSysChannel->tSystemInfo, sizeof(ptBoardInfo->tSystemInfo));
 8013720:	69bb      	ldr	r3, [r7, #24]
 8013722:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8013726:	697a      	ldr	r2, [r7, #20]
 8013728:	69fb      	ldr	r3, [r7, #28]
 801372a:	333d      	adds	r3, #61	@ 0x3d
 801372c:	2130      	movs	r1, #48	@ 0x30
 801372e:	9100      	str	r1, [sp, #0]
 8013730:	69b9      	ldr	r1, [r7, #24]
 8013732:	2000      	movs	r0, #0
 8013734:	47a0      	blx	r4
  }

  (void)cifXConvertEndianess(0,
                             &ptBoardInfo->tSystemInfo,
 8013736:	69fb      	ldr	r3, [r7, #28]
 8013738:	f103 013d 	add.w	r1, r3, #61	@ 0x3d
  (void)cifXConvertEndianess(0,
 801373c:	2305      	movs	r3, #5
 801373e:	9300      	str	r3, [sp, #0]
 8013740:	4b0a      	ldr	r3, [pc, #40]	@ (801376c <xDriverEnumBoards+0x114>)
 8013742:	2230      	movs	r2, #48	@ 0x30
 8013744:	2000      	movs	r0, #0
 8013746:	f7ff fa09 	bl	8012b5c <cifXConvertEndianess>
                             sizeof(ptBoardInfo->tSystemInfo),
                             s_atSystemInfoBlock,
                             sizeof(s_atSystemInfoBlock) / sizeof(s_atSystemInfoBlock[0]));

  return CIFX_NO_ERROR; /*lint !e438 */
 801374a:	2300      	movs	r3, #0
}
 801374c:	4618      	mov	r0, r3
 801374e:	3724      	adds	r7, #36	@ 0x24
 8013750:	46bd      	mov	sp, r7
 8013752:	bd90      	pop	{r4, r7, pc}
 8013754:	200072d0 	.word	0x200072d0
 8013758:	800b0034 	.word	0x800b0034
 801375c:	800a0007 	.word	0x800a0007
 8013760:	200072c8 	.word	0x200072c8
 8013764:	800a0014 	.word	0x800a0014
 8013768:	200072cc 	.word	0x200072cc
 801376c:	08023844 	.word	0x08023844

08013770 <xChannelInfo>:
*   \param ulSize         Size of return buffer
*   \param pvChannelInfo  Return buffer (CHANNEL_INFORMATION structure)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelInfo(CIFXHANDLE hChannel, uint32_t ulSize, void* pvChannelInfo)
{
 8013770:	b580      	push	{r7, lr}
 8013772:	b088      	sub	sp, #32
 8013774:	af00      	add	r7, sp, #0
 8013776:	60f8      	str	r0, [r7, #12]
 8013778:	60b9      	str	r1, [r7, #8]
 801377a:	607a      	str	r2, [r7, #4]
  CHANNEL_INFORMATION*  ptChannelInfo = (CHANNEL_INFORMATION*)pvChannelInfo;
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	61fb      	str	r3, [r7, #28]
  PCHANNELINSTANCE      ptChannel     = (PCHANNELINSTANCE)hChannel;
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	61bb      	str	r3, [r7, #24]
  PDEVICEINSTANCE       ptDevInstance = NULL;
 8013784:	2300      	movs	r3, #0
 8013786:	617b      	str	r3, [r7, #20]

  CHECK_CHANNELHANDLE(hChannel);
  CHECK_POINTER(pvChannelInfo);

  ptDevInstance = (PDEVICEINSTANCE)ptChannel->pvDeviceInstance;
 8013788:	69bb      	ldr	r3, [r7, #24]
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	617b      	str	r3, [r7, #20]

  if(ulSize < (uint32_t)sizeof(*ptChannelInfo))
 801378e:	68bb      	ldr	r3, [r7, #8]
 8013790:	2ba3      	cmp	r3, #163	@ 0xa3
 8013792:	d801      	bhi.n	8013798 <xChannelInfo+0x28>
    return CIFX_INVALID_BUFFERSIZE;
 8013794:	4b5c      	ldr	r3, [pc, #368]	@ (8013908 <xChannelInfo+0x198>)
 8013796:	e0b3      	b.n	8013900 <xChannelInfo+0x190>

  (void)OS_Strncpy(ptChannelInfo->abBoardName,
 8013798:	69f8      	ldr	r0, [r7, #28]
                   ptDevInstance->szName,
 801379a:	697b      	ldr	r3, [r7, #20]
 801379c:	3329      	adds	r3, #41	@ 0x29
  (void)OS_Strncpy(ptChannelInfo->abBoardName,
 801379e:	2210      	movs	r2, #16
 80137a0:	4619      	mov	r1, r3
 80137a2:	f7fc fcf1 	bl	8010188 <OS_Strncpy>
                   (uint32_t)sizeof(ptChannelInfo->abBoardName));
  (void)OS_Strncpy(ptChannelInfo->abBoardAlias,
 80137a6:	69fb      	ldr	r3, [r7, #28]
 80137a8:	f103 0010 	add.w	r0, r3, #16
                   ptDevInstance->szAlias,
 80137ac:	697b      	ldr	r3, [r7, #20]
 80137ae:	3339      	adds	r3, #57	@ 0x39
  (void)OS_Strncpy(ptChannelInfo->abBoardAlias,
 80137b0:	2210      	movs	r2, #16
 80137b2:	4619      	mov	r1, r3
 80137b4:	f7fc fce8 	bl	8010188 <OS_Strncpy>
                   (uint32_t)sizeof(ptChannelInfo->abBoardAlias));

  ptChannelInfo->ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 80137b8:	697b      	ldr	r3, [r7, #20]
 80137ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80137bc:	69fb      	ldr	r3, [r7, #28]
 80137be:	621a      	str	r2, [r3, #32]
  ptChannelInfo->ulSerialNumber   = ptDevInstance->ulSerialNumber;
 80137c0:	697b      	ldr	r3, [r7, #20]
 80137c2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80137c4:	69fb      	ldr	r3, [r7, #28]
 80137c6:	625a      	str	r2, [r3, #36]	@ 0x24

  ptChannelInfo->usFWMajor        = ptChannel->tFirmwareIdent.tFwVersion.usMajor;
 80137c8:	69bb      	ldr	r3, [r7, #24]
 80137ca:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80137cc:	69fb      	ldr	r3, [r7, #28]
 80137ce:	851a      	strh	r2, [r3, #40]	@ 0x28
  ptChannelInfo->usFWMinor        = ptChannel->tFirmwareIdent.tFwVersion.usMinor;
 80137d0:	69bb      	ldr	r3, [r7, #24]
 80137d2:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80137d4:	69fb      	ldr	r3, [r7, #28]
 80137d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  ptChannelInfo->usFWRevision     = ptChannel->tFirmwareIdent.tFwVersion.usRevision;
 80137d8:	69bb      	ldr	r3, [r7, #24]
 80137da:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 80137dc:	69fb      	ldr	r3, [r7, #28]
 80137de:	85da      	strh	r2, [r3, #46]	@ 0x2e
  ptChannelInfo->usFWBuild        = ptChannel->tFirmwareIdent.tFwVersion.usBuild;
 80137e0:	69bb      	ldr	r3, [r7, #24]
 80137e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80137e4:	69fb      	ldr	r3, [r7, #28]
 80137e6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  ptChannelInfo->bFWNameLength    = ptChannel->tFirmwareIdent.tFwName.bNameLength;
 80137e8:	69bb      	ldr	r3, [r7, #24]
 80137ea:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80137ee:	69fb      	ldr	r3, [r7, #28]
 80137f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  OS_Memcpy(ptChannelInfo->abFWName,
 80137f4:	69fb      	ldr	r3, [r7, #28]
 80137f6:	f103 0031 	add.w	r0, r3, #49	@ 0x31
            ptChannel->tFirmwareIdent.tFwName.abName,
 80137fa:	69bb      	ldr	r3, [r7, #24]
 80137fc:	3331      	adds	r3, #49	@ 0x31
  OS_Memcpy(ptChannelInfo->abFWName,
 80137fe:	223f      	movs	r2, #63	@ 0x3f
 8013800:	4619      	mov	r1, r3
 8013802:	f7fc fab0 	bl	800fd66 <OS_Memcpy>
            sizeof(ptChannelInfo->abFWName));

  ptChannelInfo->usFWYear         = ptChannel->tFirmwareIdent.tFwDate.usYear;
 8013806:	69bb      	ldr	r3, [r7, #24]
 8013808:	f8b3 2070 	ldrh.w	r2, [r3, #112]	@ 0x70
 801380c:	69fb      	ldr	r3, [r7, #28]
 801380e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  ptChannelInfo->bFWMonth         = ptChannel->tFirmwareIdent.tFwDate.bMonth;
 8013812:	69bb      	ldr	r3, [r7, #24]
 8013814:	f893 2072 	ldrb.w	r2, [r3, #114]	@ 0x72
 8013818:	69fb      	ldr	r3, [r7, #28]
 801381a:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
  ptChannelInfo->bFWDay           = ptChannel->tFirmwareIdent.tFwDate.bDay;
 801381e:	69bb      	ldr	r3, [r7, #24]
 8013820:	f893 2073 	ldrb.w	r2, [r3, #115]	@ 0x73
 8013824:	69fb      	ldr	r3, [r7, #28]
 8013826:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

  ptChannelInfo->ulChannelError   = 0;
 801382a:	69fb      	ldr	r3, [r7, #28]
 801382c:	2200      	movs	r2, #0
 801382e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8013832:	2200      	movs	r2, #0
 8013834:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
 8013838:	2200      	movs	r2, #0
 801383a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
 801383e:	2200      	movs	r2, #0
 8013840:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  if(0 != ptChannel->ptCommonStatusBlock)
 8013844:	69bb      	ldr	r3, [r7, #24]
 8013846:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801384a:	2b00      	cmp	r3, #0
 801384c:	d00c      	beq.n	8013868 <xChannelInfo+0xf8>
  {
    ptChannelInfo->ulChannelError = LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationError));
 801384e:	69bb      	ldr	r3, [r7, #24]
 8013850:	681a      	ldr	r2, [r3, #0]
 8013852:	69bb      	ldr	r3, [r7, #24]
 8013854:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8013858:	3308      	adds	r3, #8
 801385a:	4619      	mov	r1, r3
 801385c:	4610      	mov	r0, r2
 801385e:	f001 fde7 	bl	8015430 <HwIfRead32>
 8013862:	4602      	mov	r2, r0
 8013864:	69fb      	ldr	r3, [r7, #28]
 8013866:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  ptChannelInfo->ulOpenCnt        = ptChannel->ulOpenCount;
 8013868:	69bb      	ldr	r3, [r7, #24]
 801386a:	69da      	ldr	r2, [r3, #28]
 801386c:	69fb      	ldr	r3, [r7, #28]
 801386e:	679a      	str	r2, [r3, #120]	@ 0x78
  ptChannelInfo->ulPutPacketCnt   = ptChannel->tSendMbx.ulSendPacketCnt;
 8013870:	69bb      	ldr	r3, [r7, #24]
 8013872:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013876:	69fb      	ldr	r3, [r7, #28]
 8013878:	67da      	str	r2, [r3, #124]	@ 0x7c
  ptChannelInfo->ulGetPacketCnt   = ptChannel->tRecvMbx.ulRecvPacketCnt;
 801387a:	69bb      	ldr	r3, [r7, #24]
 801387c:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8013880:	69fb      	ldr	r3, [r7, #28]
 8013882:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  ptChannelInfo->ulMailboxSize    = ptChannel->tSendMbx.ulSendMailboxLength;
 8013886:	69bb      	ldr	r3, [r7, #24]
 8013888:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 801388a:	69fb      	ldr	r3, [r7, #28]
 801388c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  ptChannelInfo->ulIOInAreaCnt    = ptChannel->ulIOInputAreas;
 8013890:	69bb      	ldr	r3, [r7, #24]
 8013892:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8013896:	69fb      	ldr	r3, [r7, #28]
 8013898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  ptChannelInfo->ulIOOutAreaCnt   = ptChannel->ulIOOutputAreas;
 801389c:	69bb      	ldr	r3, [r7, #24]
 801389e:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 80138a2:	69fb      	ldr	r3, [r7, #28]
 80138a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  ptChannelInfo->ulHskSize        = ptChannel->bHandshakeWidth;
 80138a8:	69bb      	ldr	r3, [r7, #24]
 80138aa:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 80138ae:	461a      	mov	r2, r3
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Check if we are in interrupt mode */
  if(!((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance))->fIrqEnabled)
 80138b6:	69bb      	ldr	r3, [r7, #24]
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	689b      	ldr	r3, [r3, #8]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d104      	bne.n	80138ca <xChannelInfo+0x15a>
    DEV_ReadHandshakeFlags(ptChannel, 0, 1);
 80138c0:	2201      	movs	r2, #1
 80138c2:	2100      	movs	r1, #0
 80138c4:	69b8      	ldr	r0, [r7, #24]
 80138c6:	f000 fd99 	bl	80143fc <DEV_ReadHandshakeFlags>

  ptChannelInfo->ulNetxFlags      = ptChannel->usNetxFlags;
 80138ca:	69bb      	ldr	r3, [r7, #24]
 80138cc:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 80138d0:	461a      	mov	r2, r3
 80138d2:	69fb      	ldr	r3, [r7, #28]
 80138d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  ptChannelInfo->ulHostFlags      = ptChannel->usHostFlags;
 80138d8:	69bb      	ldr	r3, [r7, #24]
 80138da:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80138de:	461a      	mov	r2, r3
 80138e0:	69fb      	ldr	r3, [r7, #28]
 80138e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  ptChannelInfo->ulHostCOSFlags   = ptChannel->ulHostCOSFlags;
 80138e6:	69bb      	ldr	r3, [r7, #24]
 80138e8:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80138ec:	69fb      	ldr	r3, [r7, #28]
 80138ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  ptChannelInfo->ulDeviceCOSFlags = ptChannel->ulDeviceCOSFlags;
 80138f2:	69bb      	ldr	r3, [r7, #24]
 80138f4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80138f8:	69fb      	ldr	r3, [r7, #28]
 80138fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  return CIFX_NO_ERROR;
 80138fe:	2300      	movs	r3, #0
}
 8013900:	4618      	mov	r0, r3
 8013902:	3720      	adds	r7, #32
 8013904:	46bd      	mov	sp, r7
 8013906:	bd80      	pop	{r7, pc}
 8013908:	800a0007 	.word	0x800a0007

0801390c <xChannelHostState>:
*   \param ulTimeout      Time in ms to wait for start/stop communication
*                         flag
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xChannelHostState(CIFXHANDLE hChannel, uint32_t ulCmd, uint32_t* pulState, uint32_t ulTimeout)
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b086      	sub	sp, #24
 8013910:	af00      	add	r7, sp, #0
 8013912:	60f8      	str	r0, [r7, #12]
 8013914:	60b9      	str	r1, [r7, #8]
 8013916:	607a      	str	r2, [r7, #4]
 8013918:	603b      	str	r3, [r7, #0]
  int32_t lRet = CIFX_INVALID_PARAMETER;
 801391a:	4b0e      	ldr	r3, [pc, #56]	@ (8013954 <xChannelHostState+0x48>)
 801391c:	617b      	str	r3, [r7, #20]

  CHECK_CHANNELHANDLE(hChannel);
  CHECK_POINTER(pulState);

  switch(ulCmd)
 801391e:	68bb      	ldr	r3, [r7, #8]
 8013920:	2b01      	cmp	r3, #1
 8013922:	d908      	bls.n	8013936 <xChannelHostState+0x2a>
 8013924:	68bb      	ldr	r3, [r7, #8]
 8013926:	2b02      	cmp	r3, #2
 8013928:	d10c      	bne.n	8013944 <xChannelHostState+0x38>
  {
  case CIFX_HOST_STATE_READ:
    lRet = DEV_GetHostState( (PCHANNELINSTANCE)hChannel,
 801392a:	6879      	ldr	r1, [r7, #4]
 801392c:	68f8      	ldr	r0, [r7, #12]
 801392e:	f001 f93d 	bl	8014bac <DEV_GetHostState>
 8013932:	6178      	str	r0, [r7, #20]
                             pulState);
    break;
 8013934:	e009      	b.n	801394a <xChannelHostState+0x3e>

  case CIFX_HOST_STATE_READY:
  case CIFX_HOST_STATE_NOT_READY:
    lRet = DEV_SetHostState( (PCHANNELINSTANCE)hChannel,
 8013936:	683a      	ldr	r2, [r7, #0]
 8013938:	68b9      	ldr	r1, [r7, #8]
 801393a:	68f8      	ldr	r0, [r7, #12]
 801393c:	f001 f952 	bl	8014be4 <DEV_SetHostState>
 8013940:	6178      	str	r0, [r7, #20]
                             ulCmd,
                             ulTimeout);
    break;
 8013942:	e002      	b.n	801394a <xChannelHostState+0x3e>

  default:
    lRet = CIFX_INVALID_COMMAND;
 8013944:	4b04      	ldr	r3, [pc, #16]	@ (8013958 <xChannelHostState+0x4c>)
 8013946:	617b      	str	r3, [r7, #20]
    break;
 8013948:	bf00      	nop
  }

  return lRet;
 801394a:	697b      	ldr	r3, [r7, #20]
}
 801394c:	4618      	mov	r0, r3
 801394e:	3718      	adds	r7, #24
 8013950:	46bd      	mov	sp, r7
 8013952:	bd80      	pop	{r7, pc}
 8013954:	800a0005 	.word	0x800a0005
 8013958:	800a0006 	.word	0x800a0006

0801395c <xSysdeviceFindFirstFile>:
*   \param pvUser             User data for callback function
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xSysdeviceFindFirstFile(CIFXHANDLE hSysdevice, uint32_t ulChannel, CIFX_DIRECTORYENTRY* ptDirectoryInfo,
                                      PFN_RECV_PKT_CALLBACK  pfnRecvPktCallback, void* pvUser)
{
 801395c:	b590      	push	{r4, r7, lr}
 801395e:	f2ad 6db4 	subw	sp, sp, #1716	@ 0x6b4
 8013962:	af04      	add	r7, sp, #16
 8013964:	f507 64d4 	add.w	r4, r7, #1696	@ 0x6a0
 8013968:	f2a4 6494 	subw	r4, r4, #1684	@ 0x694
 801396c:	6020      	str	r0, [r4, #0]
 801396e:	f507 60d4 	add.w	r0, r7, #1696	@ 0x6a0
 8013972:	f5a0 60d3 	sub.w	r0, r0, #1688	@ 0x698
 8013976:	6001      	str	r1, [r0, #0]
 8013978:	f507 61d4 	add.w	r1, r7, #1696	@ 0x6a0
 801397c:	f2a1 619c 	subw	r1, r1, #1692	@ 0x69c
 8013980:	600a      	str	r2, [r1, #0]
 8013982:	f507 62d4 	add.w	r2, r7, #1696	@ 0x6a0
 8013986:	f5a2 62d4 	sub.w	r2, r2, #1696	@ 0x6a0
 801398a:	6013      	str	r3, [r2, #0]
  int32_t             lRet         = CIFX_NO_ERROR;
 801398c:	2300      	movs	r3, #0
 801398e:	f8c7 369c 	str.w	r3, [r7, #1692]	@ 0x69c
  PCHANNELINSTANCE    ptChannel    = (PCHANNELINSTANCE)hSysdevice;
 8013992:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013996:	f2a3 6394 	subw	r3, r3, #1684	@ 0x694
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	f8c7 3698 	str.w	r3, [r7, #1688]	@ 0x698
    HIL_DIR_LIST_REQ_T tDirListReq;

  }                   uSendPacket;
  HIL_DIR_LIST_CNF_T  tDirListCnf;

  OS_Memset(&uSendPacket, 0, sizeof(uSendPacket));
 80139a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80139a4:	f240 623c 	movw	r2, #1596	@ 0x63c
 80139a8:	2100      	movs	r1, #0
 80139aa:	4618      	mov	r0, r3
 80139ac:	f7fc f9ca 	bl	800fd44 <OS_Memset>
  OS_Memset(&tDirListCnf, 0, sizeof(tDirListCnf));
 80139b0:	f107 0314 	add.w	r3, r7, #20
 80139b4:	2240      	movs	r2, #64	@ 0x40
 80139b6:	2100      	movs	r1, #0
 80139b8:	4618      	mov	r0, r3
 80139ba:	f7fc f9c3 	bl	800fd44 <OS_Memset>
       return CIFX_INVALID_HANDLE;
#endif

  CHECK_POINTER(ptDirectoryInfo);

  if(OS_Strlen(ptDirectoryInfo->szFilename) > 0)
 80139be:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 80139c2:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	3304      	adds	r3, #4
 80139ca:	4618      	mov	r0, r3
 80139cc:	f7fc fbd0 	bl	8010170 <OS_Strlen>
 80139d0:	4603      	mov	r3, r0
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	dd23      	ble.n	8013a1e <xSysdeviceFindFirstFile+0xc2>
  {
    uint16_t usDirNameLength = (uint16_t)(OS_Strlen(ptDirectoryInfo->szFilename) + 1);
 80139d6:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 80139da:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	3304      	adds	r3, #4
 80139e2:	4618      	mov	r0, r3
 80139e4:	f7fc fbc4 	bl	8010170 <OS_Strlen>
 80139e8:	4603      	mov	r3, r0
 80139ea:	b29b      	uxth	r3, r3
 80139ec:	3301      	adds	r3, #1
 80139ee:	f8a7 3696 	strh.w	r3, [r7, #1686]	@ 0x696

    uSendPacket.tDirListReq.tData.usDirNameLength = HOST_TO_LE16(usDirNameLength);
 80139f2:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 80139f6:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 80139fa:	f8b7 2696 	ldrh.w	r2, [r7, #1686]	@ 0x696
 80139fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
    (void)OS_Strncpy( (char*)((&uSendPacket.tDirListReq.tData) + 1),
 8013a00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8013a04:	3328      	adds	r3, #40	@ 0x28
 8013a06:	3306      	adds	r3, #6
                       ptDirectoryInfo->szFilename,
 8013a08:	f507 62d4 	add.w	r2, r7, #1696	@ 0x6a0
 8013a0c:	f2a2 629c 	subw	r2, r2, #1692	@ 0x69c
 8013a10:	6812      	ldr	r2, [r2, #0]
 8013a12:	1d11      	adds	r1, r2, #4
    (void)OS_Strncpy( (char*)((&uSendPacket.tDirListReq.tData) + 1),
 8013a14:	f8b7 2696 	ldrh.w	r2, [r7, #1686]	@ 0x696
 8013a18:	4618      	mov	r0, r3
 8013a1a:	f7fc fbb5 	bl	8010188 <OS_Strncpy>
                       usDirNameLength);
  }

  uSendPacket.tDirListReq.tHead.ulDest      = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8013a1e:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a22:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013a26:	2200      	movs	r2, #0
 8013a28:	601a      	str	r2, [r3, #0]
  uSendPacket.tDirListReq.tHead.ulSrc       = HOST_TO_LE32(((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance))->ulPhysicalAddress);
 8013a2a:	f8d7 3698 	ldr.w	r3, [r7, #1688]	@ 0x698
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	681a      	ldr	r2, [r3, #0]
 8013a32:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a36:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013a3a:	605a      	str	r2, [r3, #4]
  uSendPacket.tDirListReq.tHead.ulCmd       = HOST_TO_LE32(HIL_DIR_LIST_REQ);
 8013a3c:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a40:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013a44:	f641 6270 	movw	r2, #7792	@ 0x1e70
 8013a48:	61da      	str	r2, [r3, #28]
  uSendPacket.tDirListReq.tHead.ulLen       = HOST_TO_LE32( ((uint32_t)sizeof(uSendPacket.tDirListReq.tData) +
 8013a4a:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a4e:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013a52:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013a54:	1d9a      	adds	r2, r3, #6
 8013a56:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a5a:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013a5e:	611a      	str	r2, [r3, #16]
                                                            uSendPacket.tDirListReq.tData.usDirNameLength) );
  uSendPacket.tDirListReq.tData.ulChannelNo = HOST_TO_LE32(ulChannel);
 8013a60:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a64:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013a68:	f507 62d4 	add.w	r2, r7, #1696	@ 0x6a0
 8013a6c:	f5a2 62d3 	sub.w	r2, r2, #1688	@ 0x698
 8013a70:	6812      	ldr	r2, [r2, #0]
 8013a72:	629a      	str	r2, [r3, #40]	@ 0x28


  lRet = DEV_TransferPacket(ptChannel,
 8013a74:	f107 0214 	add.w	r2, r7, #20
 8013a78:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8013a7c:	f8d7 36b0 	ldr.w	r3, [r7, #1712]	@ 0x6b0
 8013a80:	9302      	str	r3, [sp, #8]
 8013a82:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013a86:	f5a3 63d4 	sub.w	r3, r3, #1696	@ 0x6a0
 8013a8a:	681b      	ldr	r3, [r3, #0]
 8013a8c:	9301      	str	r3, [sp, #4]
 8013a8e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8013a92:	9300      	str	r3, [sp, #0]
 8013a94:	2340      	movs	r3, #64	@ 0x40
 8013a96:	f8d7 0698 	ldr.w	r0, [r7, #1688]	@ 0x698
 8013a9a:	f000 fa11 	bl	8013ec0 <DEV_TransferPacket>
 8013a9e:	f8c7 069c 	str.w	r0, [r7, #1692]	@ 0x69c
                            sizeof(tDirListCnf),
                            CIFX_TO_SEND_PACKET,
                            pfnRecvPktCallback,
                            pvUser);

  if( CIFX_NO_ERROR == lRet)
 8013aa2:	f8d7 369c 	ldr.w	r3, [r7, #1692]	@ 0x69c
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d14b      	bne.n	8013b42 <xSysdeviceFindFirstFile+0x1e6>
  {
    if( SUCCESS_HIL_OK == (lRet = LE32_TO_HOST(tDirListCnf.tHead.ulSta)) )
 8013aaa:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013aae:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013ab2:	699b      	ldr	r3, [r3, #24]
 8013ab4:	f8c7 369c 	str.w	r3, [r7, #1692]	@ 0x69c
 8013ab8:	f8d7 369c 	ldr.w	r3, [r7, #1692]	@ 0x69c
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d140      	bne.n	8013b42 <xSysdeviceFindFirstFile+0x1e6>
    {
      uint8_t* pbListEntry = (uint8_t*)&ptDirectoryInfo->hList;
 8013ac0:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013ac4:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	f8c7 3690 	str.w	r3, [r7, #1680]	@ 0x690
      if ((tDirListCnf.tHead.ulExt & HIL_PACKET_SEQ_MASK) == HIL_PACKET_SEQ_LAST)
 8013ace:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013ad2:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013ad6:	6a1b      	ldr	r3, [r3, #32]
 8013ad8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8013adc:	2b40      	cmp	r3, #64	@ 0x40
 8013ade:	d107      	bne.n	8013af0 <xSysdeviceFindFirstFile+0x194>
      {
        /* this is the last packet */
        lRet = CIFX_NO_MORE_ENTRIES;
 8013ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8013b50 <xSysdeviceFindFirstFile+0x1f4>)
 8013ae2:	f8c7 369c 	str.w	r3, [r7, #1692]	@ 0x69c
        /* invalidate handle */
        *pbListEntry = 0;
 8013ae6:	f8d7 3690 	ldr.w	r3, [r7, #1680]	@ 0x690
 8013aea:	2200      	movs	r2, #0
 8013aec:	701a      	strb	r2, [r3, #0]
 8013aee:	e028      	b.n	8013b42 <xSysdeviceFindFirstFile+0x1e6>
      } else
      {
        /* TODO: Store handle for directory list, which needs to be set by firmware */
        *pbListEntry = 1;
 8013af0:	f8d7 3690 	ldr.w	r3, [r7, #1680]	@ 0x690
 8013af4:	2201      	movs	r2, #1
 8013af6:	701a      	strb	r2, [r3, #0]

        (void)OS_Strncpy(ptDirectoryInfo->szFilename,
 8013af8:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013afc:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	1d18      	adds	r0, r3, #4
 8013b04:	f107 0314 	add.w	r3, r7, #20
 8013b08:	3328      	adds	r3, #40	@ 0x28
 8013b0a:	2210      	movs	r2, #16
 8013b0c:	4619      	mov	r1, r3
 8013b0e:	f7fc fb3b 	bl	8010188 <OS_Strncpy>
                         (const char*)tDirListCnf.tData.szName,
                         sizeof(ptDirectoryInfo->szFilename));

        ptDirectoryInfo->bFiletype  = tDirListCnf.tData.bFileType;
 8013b12:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013b16:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013b1a:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8013b1e:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013b22:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013b26:	681b      	ldr	r3, [r3, #0]
 8013b28:	751a      	strb	r2, [r3, #20]
        ptDirectoryInfo->ulFilesize = LE32_TO_HOST(tDirListCnf.tData.ulFileSize);
 8013b2a:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013b2e:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013b32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013b34:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013b38:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	f8c3 2015 	str.w	r2, [r3, #21]
      }
    }
  }

  return lRet;
 8013b42:	f8d7 369c 	ldr.w	r3, [r7, #1692]	@ 0x69c
}
 8013b46:	4618      	mov	r0, r3
 8013b48:	f207 67a4 	addw	r7, r7, #1700	@ 0x6a4
 8013b4c:	46bd      	mov	sp, r7
 8013b4e:	bd90      	pop	{r4, r7, pc}
 8013b50:	800a0014 	.word	0x800a0014

08013b54 <xSysdeviceFindNextFile>:
*   \param pvUser             User data for callback function
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t APIENTRY xSysdeviceFindNextFile(CIFXHANDLE hSysdevice, uint32_t ulChannel, CIFX_DIRECTORYENTRY* ptDirectoryInfo,
                                     PFN_RECV_PKT_CALLBACK  pfnRecvPktCallback, void* pvUser)
{
 8013b54:	b590      	push	{r4, r7, lr}
 8013b56:	f2ad 6db4 	subw	sp, sp, #1716	@ 0x6b4
 8013b5a:	af04      	add	r7, sp, #16
 8013b5c:	f507 64d4 	add.w	r4, r7, #1696	@ 0x6a0
 8013b60:	f2a4 6494 	subw	r4, r4, #1684	@ 0x694
 8013b64:	6020      	str	r0, [r4, #0]
 8013b66:	f507 60d4 	add.w	r0, r7, #1696	@ 0x6a0
 8013b6a:	f5a0 60d3 	sub.w	r0, r0, #1688	@ 0x698
 8013b6e:	6001      	str	r1, [r0, #0]
 8013b70:	f507 61d4 	add.w	r1, r7, #1696	@ 0x6a0
 8013b74:	f2a1 619c 	subw	r1, r1, #1692	@ 0x69c
 8013b78:	600a      	str	r2, [r1, #0]
 8013b7a:	f507 62d4 	add.w	r2, r7, #1696	@ 0x6a0
 8013b7e:	f5a2 62d4 	sub.w	r2, r2, #1696	@ 0x6a0
 8013b82:	6013      	str	r3, [r2, #0]
  int32_t             lRet         = CIFX_NO_ERROR;
 8013b84:	2300      	movs	r3, #0
 8013b86:	f8c7 369c 	str.w	r3, [r7, #1692]	@ 0x69c
  PCHANNELINSTANCE    ptChannel    = (PCHANNELINSTANCE)hSysdevice;
 8013b8a:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013b8e:	f2a3 6394 	subw	r3, r3, #1684	@ 0x694
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	f8c7 3698 	str.w	r3, [r7, #1688]	@ 0x698
    CIFX_PACKET         tPacket;
    HIL_DIR_LIST_REQ_T  tDirListReq;

  }                   uSendPacket;
  HIL_DIR_LIST_CNF_T  tDirListCnf;
  uint16_t            usDirNameLen = 0;
 8013b98:	2300      	movs	r3, #0
 8013b9a:	f8a7 3696 	strh.w	r3, [r7, #1686]	@ 0x696

  OS_Memset(&uSendPacket, 0, sizeof(uSendPacket));
 8013b9e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8013ba2:	f240 623c 	movw	r2, #1596	@ 0x63c
 8013ba6:	2100      	movs	r1, #0
 8013ba8:	4618      	mov	r0, r3
 8013baa:	f7fc f8cb 	bl	800fd44 <OS_Memset>
  OS_Memset(&tDirListCnf, 0, sizeof(tDirListCnf));
 8013bae:	f107 0314 	add.w	r3, r7, #20
 8013bb2:	2240      	movs	r2, #64	@ 0x40
 8013bb4:	2100      	movs	r1, #0
 8013bb6:	4618      	mov	r0, r3
 8013bb8:	f7fc f8c4 	bl	800fd44 <OS_Memset>
       return CIFX_INVALID_HANDLE;
#endif

  CHECK_POINTER(ptDirectoryInfo);

  usDirNameLen = (uint16_t)(OS_Strlen(ptDirectoryInfo->szFilename) + 1);
 8013bbc:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013bc0:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013bc4:	681b      	ldr	r3, [r3, #0]
 8013bc6:	3304      	adds	r3, #4
 8013bc8:	4618      	mov	r0, r3
 8013bca:	f7fc fad1 	bl	8010170 <OS_Strlen>
 8013bce:	4603      	mov	r3, r0
 8013bd0:	b29b      	uxth	r3, r3
 8013bd2:	3301      	adds	r3, #1
 8013bd4:	f8a7 3696 	strh.w	r3, [r7, #1686]	@ 0x696
  uSendPacket.tDirListReq.tData.usDirNameLength = HOST_TO_LE16(usDirNameLen);
 8013bd8:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013bdc:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013be0:	f8b7 2696 	ldrh.w	r2, [r7, #1686]	@ 0x696
 8013be4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  (void)OS_Strncpy( (char*)((&uSendPacket.tDirListReq.tData) + 1),
 8013be6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8013bea:	3328      	adds	r3, #40	@ 0x28
 8013bec:	3306      	adds	r3, #6
                    ptDirectoryInfo->szFilename,
 8013bee:	f507 62d4 	add.w	r2, r7, #1696	@ 0x6a0
 8013bf2:	f2a2 629c 	subw	r2, r2, #1692	@ 0x69c
 8013bf6:	6812      	ldr	r2, [r2, #0]
 8013bf8:	1d11      	adds	r1, r2, #4
  (void)OS_Strncpy( (char*)((&uSendPacket.tDirListReq.tData) + 1),
 8013bfa:	f8b7 2696 	ldrh.w	r2, [r7, #1686]	@ 0x696
 8013bfe:	4618      	mov	r0, r3
 8013c00:	f7fc fac2 	bl	8010188 <OS_Strncpy>
                    usDirNameLen);

  uSendPacket.tDirListReq.tHead.ulDest      = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8013c04:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c08:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	601a      	str	r2, [r3, #0]
  uSendPacket.tDirListReq.tHead.ulSrc       = HOST_TO_LE32(((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance))->ulPhysicalAddress);
 8013c10:	f8d7 3698 	ldr.w	r3, [r7, #1688]	@ 0x698
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	681a      	ldr	r2, [r3, #0]
 8013c18:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c1c:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013c20:	605a      	str	r2, [r3, #4]
  uSendPacket.tDirListReq.tHead.ulCmd       = HOST_TO_LE32(HIL_DIR_LIST_REQ);
 8013c22:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c26:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013c2a:	f641 6270 	movw	r2, #7792	@ 0x1e70
 8013c2e:	61da      	str	r2, [r3, #28]
  uSendPacket.tDirListReq.tHead.ulLen       = HOST_TO_LE32( ((uint32_t)sizeof(uSendPacket.tDirListReq.tData) + usDirNameLen) );
 8013c30:	f8b7 3696 	ldrh.w	r3, [r7, #1686]	@ 0x696
 8013c34:	1d9a      	adds	r2, r3, #6
 8013c36:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c3a:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013c3e:	611a      	str	r2, [r3, #16]
  uSendPacket.tDirListReq.tHead.ulExt       = HOST_TO_LE32(HIL_PACKET_SEQ_MIDDLE);
 8013c40:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c44:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013c48:	22c0      	movs	r2, #192	@ 0xc0
 8013c4a:	621a      	str	r2, [r3, #32]

  uSendPacket.tDirListReq.tData.ulChannelNo = HOST_TO_LE32(ulChannel);
 8013c4c:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c50:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 8013c54:	f507 62d4 	add.w	r2, r7, #1696	@ 0x6a0
 8013c58:	f5a2 62d3 	sub.w	r2, r2, #1688	@ 0x698
 8013c5c:	6812      	ldr	r2, [r2, #0]
 8013c5e:	629a      	str	r2, [r3, #40]	@ 0x28

  lRet = DEV_TransferPacket(ptChannel,
 8013c60:	f107 0214 	add.w	r2, r7, #20
 8013c64:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8013c68:	f8d7 36b0 	ldr.w	r3, [r7, #1712]	@ 0x6b0
 8013c6c:	9302      	str	r3, [sp, #8]
 8013c6e:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c72:	f5a3 63d4 	sub.w	r3, r3, #1696	@ 0x6a0
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	9301      	str	r3, [sp, #4]
 8013c7a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8013c7e:	9300      	str	r3, [sp, #0]
 8013c80:	2340      	movs	r3, #64	@ 0x40
 8013c82:	f8d7 0698 	ldr.w	r0, [r7, #1688]	@ 0x698
 8013c86:	f000 f91b 	bl	8013ec0 <DEV_TransferPacket>
 8013c8a:	f8c7 069c 	str.w	r0, [r7, #1692]	@ 0x69c
                            sizeof(tDirListCnf),
                            CIFX_TO_SEND_PACKET,
                            pfnRecvPktCallback,
                            pvUser);

  if(CIFX_NO_ERROR == lRet)
 8013c8e:	f8d7 369c 	ldr.w	r3, [r7, #1692]	@ 0x69c
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d147      	bne.n	8013d26 <xSysdeviceFindNextFile+0x1d2>
  {
    if( SUCCESS_HIL_OK == (lRet = (LE32_TO_HOST(tDirListCnf.tHead.ulSta))) )
 8013c96:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013c9a:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013c9e:	699b      	ldr	r3, [r3, #24]
 8013ca0:	f8c7 369c 	str.w	r3, [r7, #1692]	@ 0x69c
 8013ca4:	f8d7 369c 	ldr.w	r3, [r7, #1692]	@ 0x69c
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d13c      	bne.n	8013d26 <xSysdeviceFindNextFile+0x1d2>
    {
      if(( LE32_TO_HOST(tDirListCnf.tHead.ulExt) & HIL_PACKET_SEQ_MASK) == HIL_PACKET_SEQ_LAST)
 8013cac:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013cb0:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013cb4:	6a1b      	ldr	r3, [r3, #32]
 8013cb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8013cba:	2b40      	cmp	r3, #64	@ 0x40
 8013cbc:	d10e      	bne.n	8013cdc <xSysdeviceFindNextFile+0x188>
      {
        uint8_t* pbListEntry = (uint8_t*)&ptDirectoryInfo->hList;
 8013cbe:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013cc2:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	f8c7 3690 	str.w	r3, [r7, #1680]	@ 0x690

        /* invalidate handle */
        *pbListEntry = 0;
 8013ccc:	f8d7 3690 	ldr.w	r3, [r7, #1680]	@ 0x690
 8013cd0:	2200      	movs	r2, #0
 8013cd2:	701a      	strb	r2, [r3, #0]

        /* this is the last packet */
        lRet = CIFX_NO_MORE_ENTRIES;
 8013cd4:	4b17      	ldr	r3, [pc, #92]	@ (8013d34 <xSysdeviceFindNextFile+0x1e0>)
 8013cd6:	f8c7 369c 	str.w	r3, [r7, #1692]	@ 0x69c
 8013cda:	e024      	b.n	8013d26 <xSysdeviceFindNextFile+0x1d2>

      } else
      {
        (void)OS_Strncpy(ptDirectoryInfo->szFilename,
 8013cdc:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013ce0:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	1d18      	adds	r0, r3, #4
 8013ce8:	f107 0314 	add.w	r3, r7, #20
 8013cec:	3328      	adds	r3, #40	@ 0x28
 8013cee:	2210      	movs	r2, #16
 8013cf0:	4619      	mov	r1, r3
 8013cf2:	f7fc fa49 	bl	8010188 <OS_Strncpy>
                         (const char*)tDirListCnf.tData.szName,
                         sizeof(tDirListCnf.tData.szName));

        ptDirectoryInfo->bFiletype  = tDirListCnf.tData.bFileType;
 8013cf6:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013cfa:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013cfe:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8013d02:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013d06:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	751a      	strb	r2, [r3, #20]
        ptDirectoryInfo->ulFilesize = LE32_TO_HOST(tDirListCnf.tData.ulFileSize);
 8013d0e:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013d12:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8013d16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013d18:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8013d1c:	f2a3 639c 	subw	r3, r3, #1692	@ 0x69c
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	f8c3 2015 	str.w	r2, [r3, #21]
      }
    }
  }

  return lRet;
 8013d26:	f8d7 369c 	ldr.w	r3, [r7, #1692]	@ 0x69c
}
 8013d2a:	4618      	mov	r0, r3
 8013d2c:	f207 67a4 	addw	r7, r7, #1700	@ 0x6a4
 8013d30:	46bd      	mov	sp, r7
 8013d32:	bd90      	pop	{r4, r7, pc}
 8013d34:	800a0014 	.word	0x800a0014

08013d38 <DEV_PutPacket>:
*   \param ptSendPkt    Packet to send
*   \param ulTimeout    Maximum time in ms to wait for an empty mailbox
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_PutPacket(PCHANNELINSTANCE ptChannel, CIFX_PACKET* ptSendPkt, uint32_t ulTimeout)
{
 8013d38:	b590      	push	{r4, r7, lr}
 8013d3a:	b089      	sub	sp, #36	@ 0x24
 8013d3c:	af02      	add	r7, sp, #8
 8013d3e:	60f8      	str	r0, [r7, #12]
 8013d40:	60b9      	str	r1, [r7, #8]
 8013d42:	607a      	str	r2, [r7, #4]
  int32_t lRet = CIFX_DEV_MAILBOX_FULL;
 8013d44:	4b26      	ldr	r3, [pc, #152]	@ (8013de0 <DEV_PutPacket+0xa8>)
 8013d46:	617b      	str	r3, [r7, #20]

  if(!DEV_IsReady(ptChannel))
 8013d48:	68f8      	ldr	r0, [r7, #12]
 8013d4a:	f000 fda1 	bl	8014890 <DEV_IsReady>
 8013d4e:	4603      	mov	r3, r0
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d101      	bne.n	8013d58 <DEV_PutPacket+0x20>
    return CIFX_DEV_NOT_READY;
 8013d54:	4b23      	ldr	r3, [pc, #140]	@ (8013de4 <DEV_PutPacket+0xac>)
 8013d56:	e03f      	b.n	8013dd8 <DEV_PutPacket+0xa0>

  /* Check if packet fits into the mailbox */
  if( (LE32_TO_HOST(ptSendPkt->tHeader.ulLen) + HIL_PACKET_HEADER_SIZE) > ptChannel->tSendMbx.ulSendMailboxLength)
 8013d58:	68bb      	ldr	r3, [r7, #8]
 8013d5a:	691b      	ldr	r3, [r3, #16]
 8013d5c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013d64:	429a      	cmp	r2, r3
 8013d66:	d901      	bls.n	8013d6c <DEV_PutPacket+0x34>
    return CIFX_DEV_MAILBOX_TOO_SHORT;
 8013d68:	4b1f      	ldr	r3, [pc, #124]	@ (8013de8 <DEV_PutPacket+0xb0>)
 8013d6a:	e035      	b.n	8013dd8 <DEV_PutPacket+0xa0>

  if(DEV_WaitForBitState(ptChannel, ptChannel->tSendMbx.bSendCMDBitoffset, HIL_FLAGS_EQUAL, ulTimeout))
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8013d72:	4619      	mov	r1, r3
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	2200      	movs	r2, #0
 8013d78:	68f8      	ldr	r0, [r7, #12]
 8013d7a:	f000 fa30 	bl	80141de <DEV_WaitForBitState>
 8013d7e:	4603      	mov	r3, r0
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d028      	beq.n	8013dd6 <DEV_PutPacket+0x9e>
  {
    /* Copy packet to mailbox */
    ++ptChannel->tSendMbx.ulSendPacketCnt;
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013d8a:	1c5a      	adds	r2, r3, #1
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    HWIF_WRITEN(ptChannel->pvDeviceInstance,
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	6819      	ldr	r1, [r3, #0]
 8013d9e:	68fb      	ldr	r3, [r7, #12]
 8013da0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013da2:	1d1a      	adds	r2, r3, #4
 8013da4:	68bb      	ldr	r3, [r7, #8]
 8013da6:	691b      	ldr	r3, [r3, #16]
 8013da8:	3328      	adds	r3, #40	@ 0x28
 8013daa:	9300      	str	r3, [sp, #0]
 8013dac:	68bb      	ldr	r3, [r7, #8]
 8013dae:	2000      	movs	r0, #0
 8013db0:	47a0      	blx	r4
                ptChannel->tSendMbx.ptSendMailboxStart->abSendMailbox,
                ptSendPkt,
                LE32_TO_HOST(ptSendPkt->tHeader.ulLen) + HIL_PACKET_HEADER_SIZE);

    /* Lock flag access */
    OS_EnterLock(ptChannel->pvLock);
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	699b      	ldr	r3, [r3, #24]
 8013db6:	4618      	mov	r0, r3
 8013db8:	f7fc f88e 	bl	800fed8 <OS_EnterLock>

    /* Signal new packet */
    DEV_ToggleBit(ptChannel, ptChannel->tSendMbx.ulSendCMDBitmask);
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013dc0:	4619      	mov	r1, r3
 8013dc2:	68f8      	ldr	r0, [r7, #12]
 8013dc4:	f000 fa63 	bl	801428e <DEV_ToggleBit>

    /* Unlock flag access */
    OS_LeaveLock(ptChannel->pvLock);
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	699b      	ldr	r3, [r3, #24]
 8013dcc:	4618      	mov	r0, r3
 8013dce:	f7fc f895 	bl	800fefc <OS_LeaveLock>

    lRet = CIFX_NO_ERROR;
 8013dd2:	2300      	movs	r3, #0
 8013dd4:	617b      	str	r3, [r7, #20]
  }

  return lRet;
 8013dd6:	697b      	ldr	r3, [r7, #20]
}
 8013dd8:	4618      	mov	r0, r3
 8013dda:	371c      	adds	r7, #28
 8013ddc:	46bd      	mov	sp, r7
 8013dde:	bd90      	pop	{r4, r7, pc}
 8013de0:	800c0016 	.word	0x800c0016
 8013de4:	800c0011 	.word	0x800c0011
 8013de8:	800c001a 	.word	0x800c001a

08013dec <DEV_GetPacket>:
*   \param ulRecvBufferSize Length of the receive buffer
*   \param ulTimeout        Maximum time in ms to wait for an empty mailbox
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_GetPacket( PCHANNELINSTANCE ptChannel, CIFX_PACKET* ptRecvPkt, uint32_t ulRecvBufferSize, uint32_t ulTimeout)
{
 8013dec:	b590      	push	{r4, r7, lr}
 8013dee:	b08b      	sub	sp, #44	@ 0x2c
 8013df0:	af02      	add	r7, sp, #8
 8013df2:	60f8      	str	r0, [r7, #12]
 8013df4:	60b9      	str	r1, [r7, #8]
 8013df6:	607a      	str	r2, [r7, #4]
 8013df8:	603b      	str	r3, [r7, #0]
  int32_t       lRet        = CIFX_NO_ERROR;
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	61fb      	str	r3, [r7, #28]
  uint32_t      ulCopySize  = 0;
 8013dfe:	2300      	movs	r3, #0
 8013e00:	61bb      	str	r3, [r7, #24]
  CIFX_PACKET*  ptPacket    = NULL;
 8013e02:	2300      	movs	r3, #0
 8013e04:	617b      	str	r3, [r7, #20]

  if(!DEV_IsReady(ptChannel))
 8013e06:	68f8      	ldr	r0, [r7, #12]
 8013e08:	f000 fd42 	bl	8014890 <DEV_IsReady>
 8013e0c:	4603      	mov	r3, r0
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d101      	bne.n	8013e16 <DEV_GetPacket+0x2a>
    return CIFX_DEV_NOT_READY;
 8013e12:	4b28      	ldr	r3, [pc, #160]	@ (8013eb4 <DEV_GetPacket+0xc8>)
 8013e14:	e04a      	b.n	8013eac <DEV_GetPacket+0xc0>

  if(!DEV_WaitForBitState(ptChannel, ptChannel->tRecvMbx.bRecvACKBitoffset, HIL_FLAGS_NOT_EQUAL, ulTimeout))
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8013e1c:	4619      	mov	r1, r3
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	2201      	movs	r2, #1
 8013e22:	68f8      	ldr	r0, [r7, #12]
 8013e24:	f000 f9db 	bl	80141de <DEV_WaitForBitState>
 8013e28:	4603      	mov	r3, r0
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d101      	bne.n	8013e32 <DEV_GetPacket+0x46>
    return CIFX_DEV_GET_NO_PACKET;
 8013e2e:	4b22      	ldr	r3, [pc, #136]	@ (8013eb8 <DEV_GetPacket+0xcc>)
 8013e30:	e03c      	b.n	8013eac <DEV_GetPacket+0xc0>

  ++ptChannel->tRecvMbx.ulRecvPacketCnt;
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013e38:	1c5a      	adds	r2, r3, #1
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

  ptPacket   = (CIFX_PACKET*)ptChannel->tRecvMbx.ptRecvMailboxStart->abRecvMailbox;
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013e46:	3304      	adds	r3, #4
 8013e48:	617b      	str	r3, [r7, #20]
  ulCopySize = LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptPacket->tHeader.ulLen)) + HIL_PACKET_HEADER_SIZE;
 8013e4a:	68fb      	ldr	r3, [r7, #12]
 8013e4c:	681a      	ldr	r2, [r3, #0]
 8013e4e:	697b      	ldr	r3, [r7, #20]
 8013e50:	3310      	adds	r3, #16
 8013e52:	4619      	mov	r1, r3
 8013e54:	4610      	mov	r0, r2
 8013e56:	f001 faeb 	bl	8015430 <HwIfRead32>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	3328      	adds	r3, #40	@ 0x28
 8013e5e:	61bb      	str	r3, [r7, #24]
  if(ulCopySize > ulRecvBufferSize)
 8013e60:	69ba      	ldr	r2, [r7, #24]
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	429a      	cmp	r2, r3
 8013e66:	d903      	bls.n	8013e70 <DEV_GetPacket+0x84>
  {
    /* We have to free the mailbox, read as much as possible */
    ulCopySize = ulRecvBufferSize;
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	61bb      	str	r3, [r7, #24]
    lRet = CIFX_BUFFER_TOO_SHORT;
 8013e6c:	4b13      	ldr	r3, [pc, #76]	@ (8013ebc <DEV_GetPacket+0xd0>)
 8013e6e:	61fb      	str	r3, [r7, #28]
  }

  HWIF_READN(ptChannel->pvDeviceInstance, ptRecvPkt, ptPacket, ulCopySize);
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	6819      	ldr	r1, [r3, #0]
 8013e7c:	69bb      	ldr	r3, [r7, #24]
 8013e7e:	9300      	str	r3, [sp, #0]
 8013e80:	68bb      	ldr	r3, [r7, #8]
 8013e82:	697a      	ldr	r2, [r7, #20]
 8013e84:	2000      	movs	r0, #0
 8013e86:	47a0      	blx	r4

  /* Lock flag access */
  OS_EnterLock(ptChannel->pvLock);
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	699b      	ldr	r3, [r3, #24]
 8013e8c:	4618      	mov	r0, r3
 8013e8e:	f7fc f823 	bl	800fed8 <OS_EnterLock>

  /* Signal read packet done */
  DEV_ToggleBit(ptChannel, ptChannel->tRecvMbx.ulRecvACKBitmask);
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013e98:	4619      	mov	r1, r3
 8013e9a:	68f8      	ldr	r0, [r7, #12]
 8013e9c:	f000 f9f7 	bl	801428e <DEV_ToggleBit>

  /* Unlock flag access */
  OS_LeaveLock(ptChannel->pvLock);
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	699b      	ldr	r3, [r3, #24]
 8013ea4:	4618      	mov	r0, r3
 8013ea6:	f7fc f829 	bl	800fefc <OS_LeaveLock>

  return lRet;
 8013eaa:	69fb      	ldr	r3, [r7, #28]
}
 8013eac:	4618      	mov	r0, r3
 8013eae:	3724      	adds	r7, #36	@ 0x24
 8013eb0:	46bd      	mov	sp, r7
 8013eb2:	bd90      	pop	{r4, r7, pc}
 8013eb4:	800c0011 	.word	0x800c0011
 8013eb8:	800c0019 	.word	0x800c0019
 8013ebc:	800a0012 	.word	0x800a0012

08013ec0 <DEV_TransferPacket>:
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_TransferPacket( void*                  pvChannel,        CIFX_PACKET*  ptSendPkt, CIFX_PACKET* ptRecvPkt,
                            uint32_t               ulRecvBufferSize, uint32_t      ulTimeout,
                            PFN_RECV_PKT_CALLBACK  pvPktCallback,    void*         pvUser)
{
 8013ec0:	b580      	push	{r7, lr}
 8013ec2:	b088      	sub	sp, #32
 8013ec4:	af00      	add	r7, sp, #0
 8013ec6:	60f8      	str	r0, [r7, #12]
 8013ec8:	60b9      	str	r1, [r7, #8]
 8013eca:	607a      	str	r2, [r7, #4]
 8013ecc:	603b      	str	r3, [r7, #0]
  int32_t          lCount     = 0;
 8013ece:	2300      	movs	r3, #0
 8013ed0:	61fb      	str	r3, [r7, #28]
  int32_t          lRet       = CIFX_NO_ERROR;
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	61bb      	str	r3, [r7, #24]
  PCHANNELINSTANCE ptChannel  = (PCHANNELINSTANCE)pvChannel;
 8013ed6:	68fb      	ldr	r3, [r7, #12]
 8013ed8:	617b      	str	r3, [r7, #20]

  if( (lRet = DEV_PutPacket(ptChannel, ptSendPkt, ulTimeout)) == CIFX_NO_ERROR)
 8013eda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013edc:	68b9      	ldr	r1, [r7, #8]
 8013ede:	6978      	ldr	r0, [r7, #20]
 8013ee0:	f7ff ff2a 	bl	8013d38 <DEV_PutPacket>
 8013ee4:	61b8      	str	r0, [r7, #24]
 8013ee6:	69bb      	ldr	r3, [r7, #24]
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d134      	bne.n	8013f56 <DEV_TransferPacket+0x96>
  {
    do
    {
      if( (lRet = DEV_GetPacket(ptChannel, ptRecvPkt, ulRecvBufferSize, ulTimeout)) == CIFX_NO_ERROR)
 8013eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013eee:	683a      	ldr	r2, [r7, #0]
 8013ef0:	6879      	ldr	r1, [r7, #4]
 8013ef2:	6978      	ldr	r0, [r7, #20]
 8013ef4:	f7ff ff7a 	bl	8013dec <DEV_GetPacket>
 8013ef8:	61b8      	str	r0, [r7, #24]
 8013efa:	69bb      	ldr	r3, [r7, #24]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d129      	bne.n	8013f54 <DEV_TransferPacket+0x94>
      {
        /* Check if we got the answer */
        if(  ((LE32_TO_HOST(ptRecvPkt->tHeader.ulCmd) & ~HIL_MSK_PACKET_ANSWER) == LE32_TO_HOST(ptSendPkt->tHeader.ulCmd))  &&
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	69db      	ldr	r3, [r3, #28]
 8013f04:	f023 0201 	bic.w	r2, r3, #1
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	69db      	ldr	r3, [r3, #28]
 8013f0c:	429a      	cmp	r2, r3
 8013f0e:	d111      	bne.n	8013f34 <DEV_TransferPacket+0x74>
             (ptRecvPkt->tHeader.ulSrc   == ptSendPkt->tHeader.ulSrc)    &&
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	685a      	ldr	r2, [r3, #4]
 8013f14:	68bb      	ldr	r3, [r7, #8]
 8013f16:	685b      	ldr	r3, [r3, #4]
        if(  ((LE32_TO_HOST(ptRecvPkt->tHeader.ulCmd) & ~HIL_MSK_PACKET_ANSWER) == LE32_TO_HOST(ptSendPkt->tHeader.ulCmd))  &&
 8013f18:	429a      	cmp	r2, r3
 8013f1a:	d10b      	bne.n	8013f34 <DEV_TransferPacket+0x74>
             (ptRecvPkt->tHeader.ulId    == ptSendPkt->tHeader.ulId)     &&
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	695a      	ldr	r2, [r3, #20]
 8013f20:	68bb      	ldr	r3, [r7, #8]
 8013f22:	695b      	ldr	r3, [r3, #20]
             (ptRecvPkt->tHeader.ulSrc   == ptSendPkt->tHeader.ulSrc)    &&
 8013f24:	429a      	cmp	r2, r3
 8013f26:	d105      	bne.n	8013f34 <DEV_TransferPacket+0x74>
             (ptRecvPkt->tHeader.ulSrcId == ptSendPkt->tHeader.ulSrcId)  )
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	68da      	ldr	r2, [r3, #12]
 8013f2c:	68bb      	ldr	r3, [r7, #8]
 8013f2e:	68db      	ldr	r3, [r3, #12]
             (ptRecvPkt->tHeader.ulId    == ptSendPkt->tHeader.ulId)     &&
 8013f30:	429a      	cmp	r2, r3
 8013f32:	d010      	beq.n	8013f56 <DEV_TransferPacket+0x96>
          /* lRet = ptRecvPkt->tHeader.ulState; */ /* Do not deliver back this information */
          break;
        } else
        {
          /* This is not our packet, check if the user wants it */
          if( NULL != pvPktCallback)
 8013f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d003      	beq.n	8013f42 <DEV_TransferPacket+0x82>
          {
            pvPktCallback(ptRecvPkt, pvUser);
 8013f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013f3e:	6878      	ldr	r0, [r7, #4]
 8013f40:	4798      	blx	r3
          }
        }
        /* Reset error, in case we might drop out of the loop, with no proper answer,
           returning a "good" state */
        lRet = CIFX_DEV_GET_TIMEOUT;
 8013f42:	4b07      	ldr	r3, [pc, #28]	@ (8013f60 <DEV_TransferPacket+0xa0>)
 8013f44:	61bb      	str	r3, [r7, #24]
        lCount++;
 8013f46:	69fb      	ldr	r3, [r7, #28]
 8013f48:	3301      	adds	r3, #1
 8013f4a:	61fb      	str	r3, [r7, #28]
      } else
      {
        /* Error during packet receive */
        break;
      }
    } while ( lCount < 10);
 8013f4c:	69fb      	ldr	r3, [r7, #28]
 8013f4e:	2b09      	cmp	r3, #9
 8013f50:	ddcc      	ble.n	8013eec <DEV_TransferPacket+0x2c>
 8013f52:	e000      	b.n	8013f56 <DEV_TransferPacket+0x96>
        break;
 8013f54:	bf00      	nop
  }

  return lRet;
 8013f56:	69bb      	ldr	r3, [r7, #24]
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	3720      	adds	r7, #32
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}
 8013f60:	800c0018 	.word	0x800c0018

08013f64 <DEV_WaitForBitState_Poll>:
*                       from this function
*   \param ulTimeout    Maximum time in ms to wait for the desired bit state
*   \return 0 on error/timeout, 1 on success                                 */
/*****************************************************************************/
static int DEV_WaitForBitState_Poll(PCHANNELINSTANCE ptChannel, uint32_t ulBitNumber, uint8_t bState, uint32_t ulTimeout)
{
 8013f64:	b580      	push	{r7, lr}
 8013f66:	b08a      	sub	sp, #40	@ 0x28
 8013f68:	af00      	add	r7, sp, #0
 8013f6a:	60f8      	str	r0, [r7, #12]
 8013f6c:	60b9      	str	r1, [r7, #8]
 8013f6e:	603b      	str	r3, [r7, #0]
 8013f70:	4613      	mov	r3, r2
 8013f72:	71fb      	strb	r3, [r7, #7]
  uint8_t   bActualState;
  int       iRet        = 0;
 8013f74:	2300      	movs	r3, #0
 8013f76:	623b      	str	r3, [r7, #32]
  uint32_t  ulBitMask   = 1 << ulBitNumber;
 8013f78:	2201      	movs	r2, #1
 8013f7a:	68bb      	ldr	r3, [r7, #8]
 8013f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8013f80:	61fb      	str	r3, [r7, #28]
  int32_t   lStartTime  = 0;
 8013f82:	2300      	movs	r3, #0
 8013f84:	61bb      	str	r3, [r7, #24]

  DEV_ReadHandshakeFlags(ptChannel, 0, 1);
 8013f86:	2201      	movs	r2, #1
 8013f88:	2100      	movs	r1, #0
 8013f8a:	68f8      	ldr	r0, [r7, #12]
 8013f8c:	f000 fa36 	bl	80143fc <DEV_ReadHandshakeFlags>

  if( (HIL_FLAGS_CLEAR == bState) ||
 8013f90:	79fb      	ldrb	r3, [r7, #7]
 8013f92:	2b02      	cmp	r3, #2
 8013f94:	d002      	beq.n	8013f9c <DEV_WaitForBitState_Poll+0x38>
 8013f96:	79fb      	ldrb	r3, [r7, #7]
 8013f98:	2b03      	cmp	r3, #3
 8013f9a:	d10d      	bne.n	8013fb8 <DEV_WaitForBitState_Poll+0x54>
      (HIL_FLAGS_SET == bState) )
  {
    bActualState = (ptChannel->usNetxFlags & ulBitMask)? HIL_FLAGS_SET : HIL_FLAGS_CLEAR;
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8013fa2:	461a      	mov	r2, r3
 8013fa4:	69fb      	ldr	r3, [r7, #28]
 8013fa6:	4013      	ands	r3, r2
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d001      	beq.n	8013fb0 <DEV_WaitForBitState_Poll+0x4c>
 8013fac:	2303      	movs	r3, #3
 8013fae:	e000      	b.n	8013fb2 <DEV_WaitForBitState_Poll+0x4e>
 8013fb0:	2302      	movs	r3, #2
 8013fb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013fb6:	e013      	b.n	8013fe0 <DEV_WaitForBitState_Poll+0x7c>

  } else
  {
    if((ptChannel->usHostFlags ^ ptChannel->usNetxFlags) & ulBitMask)
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	@ 0xbc
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8013fc4:	4053      	eors	r3, r2
 8013fc6:	b29b      	uxth	r3, r3
 8013fc8:	461a      	mov	r2, r3
 8013fca:	69fb      	ldr	r3, [r7, #28]
 8013fcc:	4013      	ands	r3, r2
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d003      	beq.n	8013fda <DEV_WaitForBitState_Poll+0x76>
      bActualState = HIL_FLAGS_NOT_EQUAL;
 8013fd2:	2301      	movs	r3, #1
 8013fd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013fd8:	e002      	b.n	8013fe0 <DEV_WaitForBitState_Poll+0x7c>
    else
      bActualState = HIL_FLAGS_EQUAL;
 8013fda:	2300      	movs	r3, #0
 8013fdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* The desired state is already there, so just return true */
  if(bActualState == bState)
 8013fe0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8013fe4:	79fb      	ldrb	r3, [r7, #7]
 8013fe6:	429a      	cmp	r2, r3
 8013fe8:	d101      	bne.n	8013fee <DEV_WaitForBitState_Poll+0x8a>
    return 1;
 8013fea:	2301      	movs	r3, #1
 8013fec:	e055      	b.n	801409a <DEV_WaitForBitState_Poll+0x136>

  /* If no timeout is given, don't try to wait for the Bit change */
  if(0 == ulTimeout)
 8013fee:	683b      	ldr	r3, [r7, #0]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d101      	bne.n	8013ff8 <DEV_WaitForBitState_Poll+0x94>
    return 0;
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	e050      	b.n	801409a <DEV_WaitForBitState_Poll+0x136>

  lStartTime = (int32_t)OS_GetMilliSecCounter();
 8013ff8:	f7fb ff29 	bl	800fe4e <OS_GetMilliSecCounter>
 8013ffc:	4603      	mov	r3, r0
 8013ffe:	61bb      	str	r3, [r7, #24]

  /* Poll for desired bit state */
  while(bActualState != bState)
 8014000:	e043      	b.n	801408a <DEV_WaitForBitState_Poll+0x126>
  {
    uint32_t   ulDiffTime  = 0L;
 8014002:	2300      	movs	r3, #0
 8014004:	617b      	str	r3, [r7, #20]

    DEV_ReadHandshakeFlags(ptChannel, 0, 1);
 8014006:	2201      	movs	r2, #1
 8014008:	2100      	movs	r1, #0
 801400a:	68f8      	ldr	r0, [r7, #12]
 801400c:	f000 f9f6 	bl	80143fc <DEV_ReadHandshakeFlags>

    if( (HIL_FLAGS_CLEAR == bState) ||
 8014010:	79fb      	ldrb	r3, [r7, #7]
 8014012:	2b02      	cmp	r3, #2
 8014014:	d002      	beq.n	801401c <DEV_WaitForBitState_Poll+0xb8>
 8014016:	79fb      	ldrb	r3, [r7, #7]
 8014018:	2b03      	cmp	r3, #3
 801401a:	d10d      	bne.n	8014038 <DEV_WaitForBitState_Poll+0xd4>
        (HIL_FLAGS_SET == bState) )
    {
      bActualState = (ptChannel->usNetxFlags & ulBitMask)? HIL_FLAGS_SET : HIL_FLAGS_CLEAR;
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8014022:	461a      	mov	r2, r3
 8014024:	69fb      	ldr	r3, [r7, #28]
 8014026:	4013      	ands	r3, r2
 8014028:	2b00      	cmp	r3, #0
 801402a:	d001      	beq.n	8014030 <DEV_WaitForBitState_Poll+0xcc>
 801402c:	2303      	movs	r3, #3
 801402e:	e000      	b.n	8014032 <DEV_WaitForBitState_Poll+0xce>
 8014030:	2302      	movs	r3, #2
 8014032:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014036:	e013      	b.n	8014060 <DEV_WaitForBitState_Poll+0xfc>

    } else
    {
      if((ptChannel->usHostFlags ^ ptChannel->usNetxFlags) & ulBitMask)
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	@ 0xbc
 801403e:	68fb      	ldr	r3, [r7, #12]
 8014040:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8014044:	4053      	eors	r3, r2
 8014046:	b29b      	uxth	r3, r3
 8014048:	461a      	mov	r2, r3
 801404a:	69fb      	ldr	r3, [r7, #28]
 801404c:	4013      	ands	r3, r2
 801404e:	2b00      	cmp	r3, #0
 8014050:	d003      	beq.n	801405a <DEV_WaitForBitState_Poll+0xf6>
        bActualState = HIL_FLAGS_NOT_EQUAL;
 8014052:	2301      	movs	r3, #1
 8014054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014058:	e002      	b.n	8014060 <DEV_WaitForBitState_Poll+0xfc>
      else
        bActualState = HIL_FLAGS_EQUAL;
 801405a:	2300      	movs	r3, #0
 801405c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(bActualState == bState)
 8014060:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014064:	79fb      	ldrb	r3, [r7, #7]
 8014066:	429a      	cmp	r2, r3
 8014068:	d102      	bne.n	8014070 <DEV_WaitForBitState_Poll+0x10c>
    {
      iRet = 1;
 801406a:	2301      	movs	r3, #1
 801406c:	623b      	str	r3, [r7, #32]
      break;
 801406e:	e013      	b.n	8014098 <DEV_WaitForBitState_Poll+0x134>
    }

    /* Check for timeout */
    ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 8014070:	f7fb feed 	bl	800fe4e <OS_GetMilliSecCounter>
 8014074:	4602      	mov	r2, r0
 8014076:	69bb      	ldr	r3, [r7, #24]
 8014078:	1ad3      	subs	r3, r2, r3
 801407a:	617b      	str	r3, [r7, #20]
    if ( ulDiffTime > ulTimeout)
 801407c:	697a      	ldr	r2, [r7, #20]
 801407e:	683b      	ldr	r3, [r7, #0]
 8014080:	429a      	cmp	r2, r3
 8014082:	d808      	bhi.n	8014096 <DEV_WaitForBitState_Poll+0x132>
    {
      break;
    }

    OS_Sleep(0);
 8014084:	2000      	movs	r0, #0
 8014086:	f7fb fee9 	bl	800fe5c <OS_Sleep>
  while(bActualState != bState)
 801408a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801408e:	79fb      	ldrb	r3, [r7, #7]
 8014090:	429a      	cmp	r2, r3
 8014092:	d1b6      	bne.n	8014002 <DEV_WaitForBitState_Poll+0x9e>
 8014094:	e000      	b.n	8014098 <DEV_WaitForBitState_Poll+0x134>
      break;
 8014096:	bf00      	nop
  }

  return iRet;
 8014098:	6a3b      	ldr	r3, [r7, #32]
}
 801409a:	4618      	mov	r0, r3
 801409c:	3728      	adds	r7, #40	@ 0x28
 801409e:	46bd      	mov	sp, r7
 80140a0:	bd80      	pop	{r7, pc}

080140a2 <DEV_WaitForBitState_Irq>:
*                       from this function
*   \param ulTimeout    Maximum time in ms to wait for the desired bit state
*   \return 0 on error/timeout, 1 on success                                 */
/*****************************************************************************/
static int DEV_WaitForBitState_Irq(PCHANNELINSTANCE ptChannel, uint32_t ulBitNumber, uint8_t bState, uint32_t ulTimeout)
{
 80140a2:	b580      	push	{r7, lr}
 80140a4:	b08c      	sub	sp, #48	@ 0x30
 80140a6:	af00      	add	r7, sp, #0
 80140a8:	60f8      	str	r0, [r7, #12]
 80140aa:	60b9      	str	r1, [r7, #8]
 80140ac:	603b      	str	r3, [r7, #0]
 80140ae:	4613      	mov	r3, r2
 80140b0:	71fb      	strb	r3, [r7, #7]
  uint8_t  bActualState;
  int      iRet              = 0;
 80140b2:	2300      	movs	r3, #0
 80140b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t ulBitMask         = 1 << ulBitNumber;
 80140b6:	2201      	movs	r2, #1
 80140b8:	68bb      	ldr	r3, [r7, #8]
 80140ba:	fa02 f303 	lsl.w	r3, r2, r3
 80140be:	623b      	str	r3, [r7, #32]
  int32_t  lStartTime        = 0;
 80140c0:	2300      	movs	r3, #0
 80140c2:	61fb      	str	r3, [r7, #28]
  uint32_t ulInternalTimeout = ulTimeout;
 80140c4:	683b      	ldr	r3, [r7, #0]
 80140c6:	627b      	str	r3, [r7, #36]	@ 0x24

  if( (HIL_FLAGS_CLEAR == bState) ||
 80140c8:	79fb      	ldrb	r3, [r7, #7]
 80140ca:	2b02      	cmp	r3, #2
 80140cc:	d002      	beq.n	80140d4 <DEV_WaitForBitState_Irq+0x32>
 80140ce:	79fb      	ldrb	r3, [r7, #7]
 80140d0:	2b03      	cmp	r3, #3
 80140d2:	d10d      	bne.n	80140f0 <DEV_WaitForBitState_Irq+0x4e>
      (HIL_FLAGS_SET == bState) )
  {
    bActualState = (ptChannel->usNetxFlags & ulBitMask)? HIL_FLAGS_SET : HIL_FLAGS_CLEAR;
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 80140da:	461a      	mov	r2, r3
 80140dc:	6a3b      	ldr	r3, [r7, #32]
 80140de:	4013      	ands	r3, r2
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d001      	beq.n	80140e8 <DEV_WaitForBitState_Irq+0x46>
 80140e4:	2303      	movs	r3, #3
 80140e6:	e000      	b.n	80140ea <DEV_WaitForBitState_Irq+0x48>
 80140e8:	2302      	movs	r3, #2
 80140ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80140ee:	e013      	b.n	8014118 <DEV_WaitForBitState_Irq+0x76>

  } else
  {
    if((ptChannel->usHostFlags ^ ptChannel->usNetxFlags) & ulBitMask)
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	@ 0xbc
 80140f6:	68fb      	ldr	r3, [r7, #12]
 80140f8:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 80140fc:	4053      	eors	r3, r2
 80140fe:	b29b      	uxth	r3, r3
 8014100:	461a      	mov	r2, r3
 8014102:	6a3b      	ldr	r3, [r7, #32]
 8014104:	4013      	ands	r3, r2
 8014106:	2b00      	cmp	r3, #0
 8014108:	d003      	beq.n	8014112 <DEV_WaitForBitState_Irq+0x70>
      bActualState = HIL_FLAGS_NOT_EQUAL;
 801410a:	2301      	movs	r3, #1
 801410c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8014110:	e002      	b.n	8014118 <DEV_WaitForBitState_Irq+0x76>
    else
      bActualState = HIL_FLAGS_EQUAL;
 8014112:	2300      	movs	r3, #0
 8014114:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* The desired state is already there, so just return true */
  if(bActualState == bState)
 8014118:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801411c:	79fb      	ldrb	r3, [r7, #7]
 801411e:	429a      	cmp	r2, r3
 8014120:	d101      	bne.n	8014126 <DEV_WaitForBitState_Irq+0x84>
    return 1;
 8014122:	2301      	movs	r3, #1
 8014124:	e057      	b.n	80141d6 <DEV_WaitForBitState_Irq+0x134>

  /* If no timeout is given, don't try to wait for the Bit change */
  if(0 == ulTimeout)
 8014126:	683b      	ldr	r3, [r7, #0]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d101      	bne.n	8014130 <DEV_WaitForBitState_Irq+0x8e>
    return 0;
 801412c:	2300      	movs	r3, #0
 801412e:	e052      	b.n	80141d6 <DEV_WaitForBitState_Irq+0x134>
  /* Just wait for the Interrupt event to be signalled. This bit was toggled if the interrupt
     is executed, so we don't need to check bit state afterwards
     Note: Wait first time with timeout 0 and check if the state is the expected one.
           If not it was a previously set event and we need to wait with the user supplied time out */

  lStartTime = (int32_t)OS_GetMilliSecCounter();
 8014130:	f7fb fe8d 	bl	800fe4e <OS_GetMilliSecCounter>
 8014134:	4603      	mov	r3, r0
 8014136:	61fb      	str	r3, [r7, #28]
  {
    uint32_t ulCurrentTime;
    uint32_t ulDiffTime;

    /* Wait for DSR to signal Handshake bit change event */
    (void)OS_WaitEvent(ptChannel->ahHandshakeBitEvents[ulBitNumber], ulInternalTimeout);
 8014138:	68fa      	ldr	r2, [r7, #12]
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	333e      	adds	r3, #62	@ 0x3e
 801413e:	009b      	lsls	r3, r3, #2
 8014140:	4413      	add	r3, r2
 8014142:	685b      	ldr	r3, [r3, #4]
 8014144:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014146:	4618      	mov	r0, r3
 8014148:	f7fb ffa6 	bl	8010098 <OS_WaitEvent>

    ulCurrentTime = OS_GetMilliSecCounter();
 801414c:	f7fb fe7f 	bl	800fe4e <OS_GetMilliSecCounter>
 8014150:	61b8      	str	r0, [r7, #24]
    ulDiffTime    = ulCurrentTime - lStartTime;
 8014152:	69fb      	ldr	r3, [r7, #28]
 8014154:	69ba      	ldr	r2, [r7, #24]
 8014156:	1ad3      	subs	r3, r2, r3
 8014158:	617b      	str	r3, [r7, #20]

    /* Adjust timeout for next run */
    ulInternalTimeout = ulTimeout - ulDiffTime;
 801415a:	683a      	ldr	r2, [r7, #0]
 801415c:	697b      	ldr	r3, [r7, #20]
 801415e:	1ad3      	subs	r3, r2, r3
 8014160:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check bit state */
    if( (HIL_FLAGS_CLEAR == bState) ||
 8014162:	79fb      	ldrb	r3, [r7, #7]
 8014164:	2b02      	cmp	r3, #2
 8014166:	d002      	beq.n	801416e <DEV_WaitForBitState_Irq+0xcc>
 8014168:	79fb      	ldrb	r3, [r7, #7]
 801416a:	2b03      	cmp	r3, #3
 801416c:	d10d      	bne.n	801418a <DEV_WaitForBitState_Irq+0xe8>
        (HIL_FLAGS_SET == bState) )
    {
      bActualState = (ptChannel->usNetxFlags & ulBitMask)? HIL_FLAGS_SET : HIL_FLAGS_CLEAR;
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8014174:	461a      	mov	r2, r3
 8014176:	6a3b      	ldr	r3, [r7, #32]
 8014178:	4013      	ands	r3, r2
 801417a:	2b00      	cmp	r3, #0
 801417c:	d001      	beq.n	8014182 <DEV_WaitForBitState_Irq+0xe0>
 801417e:	2303      	movs	r3, #3
 8014180:	e000      	b.n	8014184 <DEV_WaitForBitState_Irq+0xe2>
 8014182:	2302      	movs	r3, #2
 8014184:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8014188:	e013      	b.n	80141b2 <DEV_WaitForBitState_Irq+0x110>

    } else
    {
      if((ptChannel->usHostFlags ^ ptChannel->usNetxFlags) & ulBitMask)
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	@ 0xbc
 8014190:	68fb      	ldr	r3, [r7, #12]
 8014192:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8014196:	4053      	eors	r3, r2
 8014198:	b29b      	uxth	r3, r3
 801419a:	461a      	mov	r2, r3
 801419c:	6a3b      	ldr	r3, [r7, #32]
 801419e:	4013      	ands	r3, r2
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d003      	beq.n	80141ac <DEV_WaitForBitState_Irq+0x10a>
        bActualState = HIL_FLAGS_NOT_EQUAL;
 80141a4:	2301      	movs	r3, #1
 80141a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80141aa:	e002      	b.n	80141b2 <DEV_WaitForBitState_Irq+0x110>
      else
        bActualState = HIL_FLAGS_EQUAL;
 80141ac:	2300      	movs	r3, #0
 80141ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if(bActualState == bState)
 80141b2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80141b6:	79fb      	ldrb	r3, [r7, #7]
 80141b8:	429a      	cmp	r2, r3
 80141ba:	d102      	bne.n	80141c2 <DEV_WaitForBitState_Irq+0x120>
    {
      iRet = 1;
 80141bc:	2301      	movs	r3, #1
 80141be:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80141c0:	e008      	b.n	80141d4 <DEV_WaitForBitState_Irq+0x132>
    }

    if( ulDiffTime >= ulTimeout)
 80141c2:	697a      	ldr	r2, [r7, #20]
 80141c4:	683b      	ldr	r3, [r7, #0]
 80141c6:	429a      	cmp	r2, r3
 80141c8:	d203      	bcs.n	80141d2 <DEV_WaitForBitState_Irq+0x130>
    {
      /* Timeout expired */
      break;
    }

  } while(iRet == 0);
 80141ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d0b3      	beq.n	8014138 <DEV_WaitForBitState_Irq+0x96>
 80141d0:	e000      	b.n	80141d4 <DEV_WaitForBitState_Irq+0x132>
      break;
 80141d2:	bf00      	nop

  return iRet;
 80141d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80141d6:	4618      	mov	r0, r3
 80141d8:	3730      	adds	r7, #48	@ 0x30
 80141da:	46bd      	mov	sp, r7
 80141dc:	bd80      	pop	{r7, pc}

080141de <DEV_WaitForBitState>:
*                       from this function
*   \param ulTimeout    Maximum time in ms to wait for the desired bit state
*   \return 0 on error/timeout, 1 on success                                 */
/*****************************************************************************/
int DEV_WaitForBitState(PCHANNELINSTANCE ptChannel, uint32_t ulBitNumber, uint8_t bState, uint32_t ulTimeout)
{
 80141de:	b580      	push	{r7, lr}
 80141e0:	b084      	sub	sp, #16
 80141e2:	af00      	add	r7, sp, #0
 80141e4:	60f8      	str	r0, [r7, #12]
 80141e6:	60b9      	str	r1, [r7, #8]
 80141e8:	603b      	str	r3, [r7, #0]
 80141ea:	4613      	mov	r3, r2
 80141ec:	71fb      	strb	r3, [r7, #7]
  if( ((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance))->fIrqEnabled)
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	689b      	ldr	r3, [r3, #8]
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d007      	beq.n	8014208 <DEV_WaitForBitState+0x2a>
    return DEV_WaitForBitState_Irq(ptChannel, ulBitNumber, bState, ulTimeout);
 80141f8:	79fa      	ldrb	r2, [r7, #7]
 80141fa:	683b      	ldr	r3, [r7, #0]
 80141fc:	68b9      	ldr	r1, [r7, #8]
 80141fe:	68f8      	ldr	r0, [r7, #12]
 8014200:	f7ff ff4f 	bl	80140a2 <DEV_WaitForBitState_Irq>
 8014204:	4603      	mov	r3, r0
 8014206:	e006      	b.n	8014216 <DEV_WaitForBitState+0x38>
  else
    return DEV_WaitForBitState_Poll(ptChannel, ulBitNumber, bState, ulTimeout);
 8014208:	79fa      	ldrb	r2, [r7, #7]
 801420a:	683b      	ldr	r3, [r7, #0]
 801420c:	68b9      	ldr	r1, [r7, #8]
 801420e:	68f8      	ldr	r0, [r7, #12]
 8014210:	f7ff fea8 	bl	8013f64 <DEV_WaitForBitState_Poll>
 8014214:	4603      	mov	r3, r0
}
 8014216:	4618      	mov	r0, r3
 8014218:	3710      	adds	r7, #16
 801421a:	46bd      	mov	sp, r7
 801421c:	bd80      	pop	{r7, pc}

0801421e <DEV_GetIOBitstate>:
*   \param ptIOInstance Pointer to IOInstance
*   \param fOutput      !=0 for output areas
*   \return Expected handshake bit state                                     */
/*****************************************************************************/
uint8_t DEV_GetIOBitstate(PCHANNELINSTANCE ptChannel, PIOINSTANCE ptIOInstance, int fOutput)
{
 801421e:	b580      	push	{r7, lr}
 8014220:	b086      	sub	sp, #24
 8014222:	af00      	add	r7, sp, #0
 8014224:	60f8      	str	r0, [r7, #12]
 8014226:	60b9      	str	r1, [r7, #8]
 8014228:	607a      	str	r2, [r7, #4]
  uint8_t  bRet        = ptIOInstance->bHandshakeBitState;
 801422a:	68bb      	ldr	r3, [r7, #8]
 801422c:	7b1b      	ldrb	r3, [r3, #12]
 801422e:	75fb      	strb	r3, [r7, #23]
  uint8_t* pbIOHskMode = NULL;
 8014230:	2300      	movs	r3, #0
 8014232:	613b      	str	r3, [r7, #16]

  if(fOutput)
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	2b00      	cmp	r3, #0
 8014238:	d005      	beq.n	8014246 <DEV_GetIOBitstate+0x28>
    pbIOHskMode = &ptChannel->ptCommonStatusBlock->bPDOutHskMode;
 801423a:	68fb      	ldr	r3, [r7, #12]
 801423c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8014240:	3312      	adds	r3, #18
 8014242:	613b      	str	r3, [r7, #16]
 8014244:	e004      	b.n	8014250 <DEV_GetIOBitstate+0x32>
  else
    pbIOHskMode = &ptChannel->ptCommonStatusBlock->bPDInHskMode;
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801424c:	3310      	adds	r3, #16
 801424e:	613b      	str	r3, [r7, #16]

  switch(HWIF_READ8(ptChannel->pvDeviceInstance, *pbIOHskMode))
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	6939      	ldr	r1, [r7, #16]
 8014256:	4618      	mov	r0, r3
 8014258:	f001 f8bc 	bl	80153d4 <HwIfRead8>
 801425c:	4603      	mov	r3, r0
 801425e:	2b04      	cmp	r3, #4
 8014260:	d00c      	beq.n	801427c <DEV_GetIOBitstate+0x5e>
 8014262:	2b04      	cmp	r3, #4
 8014264:	dc0d      	bgt.n	8014282 <DEV_GetIOBitstate+0x64>
 8014266:	2b02      	cmp	r3, #2
 8014268:	d002      	beq.n	8014270 <DEV_GetIOBitstate+0x52>
 801426a:	2b03      	cmp	r3, #3
 801426c:	d003      	beq.n	8014276 <DEV_GetIOBitstate+0x58>

    case HIL_IO_MODE_DEFAULT:
    default:
      /* Use data from channel information read on startup,
         as I/O Mode is not provided in DPM */
      break;
 801426e:	e008      	b.n	8014282 <DEV_GetIOBitstate+0x64>
      bRet = HIL_FLAGS_NOT_EQUAL;
 8014270:	2301      	movs	r3, #1
 8014272:	75fb      	strb	r3, [r7, #23]
      break;
 8014274:	e006      	b.n	8014284 <DEV_GetIOBitstate+0x66>
      bRet = HIL_FLAGS_NONE;
 8014276:	23ff      	movs	r3, #255	@ 0xff
 8014278:	75fb      	strb	r3, [r7, #23]
      break;
 801427a:	e003      	b.n	8014284 <DEV_GetIOBitstate+0x66>
      bRet = HIL_FLAGS_EQUAL;
 801427c:	2300      	movs	r3, #0
 801427e:	75fb      	strb	r3, [r7, #23]
      break;
 8014280:	e000      	b.n	8014284 <DEV_GetIOBitstate+0x66>
      break;
 8014282:	bf00      	nop
  }

  return bRet;
 8014284:	7dfb      	ldrb	r3, [r7, #23]
}
 8014286:	4618      	mov	r0, r3
 8014288:	3718      	adds	r7, #24
 801428a:	46bd      	mov	sp, r7
 801428c:	bd80      	pop	{r7, pc}

0801428e <DEV_ToggleBit>:
/*! Toggles the given command handshake bit
*   \param ptChannel    Channel instance to change for bit for
*   \param ulBitMask    Bitmask to eXOR into command bits                    */
/*****************************************************************************/
void DEV_ToggleBit(PCHANNELINSTANCE ptChannel, uint32_t ulBitMask)
{
 801428e:	b590      	push	{r4, r7, lr}
 8014290:	b087      	sub	sp, #28
 8014292:	af02      	add	r7, sp, #8
 8014294:	6078      	str	r0, [r7, #4]
 8014296:	6039      	str	r1, [r7, #0]
  ptChannel->usHostFlags ^= (uint16_t)ulBitMask;
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	@ 0xbc
 801429e:	683b      	ldr	r3, [r7, #0]
 80142a0:	b29b      	uxth	r3, r3
 80142a2:	4053      	eors	r3, r2
 80142a4:	b29a      	uxth	r2, r3
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc

  if( ptChannel->bHandshakeWidth == HIL_HANDSHAKE_SIZE_8BIT)
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 80142b2:	2b01      	cmp	r3, #1
 80142b4:	d115      	bne.n	80142e2 <DEV_ToggleBit+0x54>
  {
    HWIF_WRITE8(ptChannel->pvDeviceInstance, ptChannel->ptHandshakeCell->t8Bit.bHostFlags, (uint8_t)ptChannel->usHostFlags);
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80142bc:	b2db      	uxtb	r3, r3
 80142be:	73fb      	strb	r3, [r7, #15]
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6819      	ldr	r1, [r3, #0]
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80142d2:	1cda      	adds	r2, r3, #3
 80142d4:	f107 030f 	add.w	r3, r7, #15
 80142d8:	2001      	movs	r0, #1
 80142da:	9000      	str	r0, [sp, #0]
 80142dc:	2001      	movs	r0, #1
 80142de:	47a0      	blx	r4
  } else
  {
    /* Write 16 Bit handshake */
    HWIF_WRITE16(ptChannel->pvDeviceInstance, ptChannel->ptHandshakeCell->t16Bit.usHostFlags, HOST_TO_LE16(ptChannel->usHostFlags));
  }
}
 80142e0:	e013      	b.n	801430a <DEV_ToggleBit+0x7c>
    HWIF_WRITE16(ptChannel->pvDeviceInstance, ptChannel->ptHandshakeCell->t16Bit.usHostFlags, HOST_TO_LE16(ptChannel->usHostFlags));
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80142e8:	81bb      	strh	r3, [r7, #12]
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	6819      	ldr	r1, [r3, #0]
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80142fc:	1c9a      	adds	r2, r3, #2
 80142fe:	f107 030c 	add.w	r3, r7, #12
 8014302:	2002      	movs	r0, #2
 8014304:	9000      	str	r0, [sp, #0]
 8014306:	2001      	movs	r0, #1
 8014308:	47a0      	blx	r4
}
 801430a:	bf00      	nop
 801430c:	3714      	adds	r7, #20
 801430e:	46bd      	mov	sp, r7
 8014310:	bd90      	pop	{r4, r7, pc}

08014312 <DEV_ReadHostFlags>:
/*! Reads the actual state of the host handshake bits for the given channel
*   \param ptChannel    Channel instance to change for bit for
*   \param fReadHostCOS !=0 if Application COS should be read                */
/*****************************************************************************/
void DEV_ReadHostFlags(PCHANNELINSTANCE ptChannel, int fReadHostCOS)
{
 8014312:	b580      	push	{r7, lr}
 8014314:	b084      	sub	sp, #16
 8014316:	af00      	add	r7, sp, #0
 8014318:	6078      	str	r0, [r7, #4]
 801431a:	6039      	str	r1, [r7, #0]
  PDEVICEINSTANCE ptDevInstance = (PDEVICEINSTANCE)ptChannel->pvDeviceInstance;
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	60fb      	str	r3, [r7, #12]

  if(ptChannel->bHandshakeWidth == HIL_HANDSHAKE_SIZE_8BIT)
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8014328:	2b01      	cmp	r3, #1
 801432a:	d10f      	bne.n	801434c <DEV_ReadHostFlags+0x3a>
    ptChannel->usHostFlags = HWIF_READ8(ptChannel->pvDeviceInstance, ptChannel->ptHandshakeCell->t8Bit.bHostFlags);
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	681a      	ldr	r2, [r3, #0]
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014336:	3303      	adds	r3, #3
 8014338:	4619      	mov	r1, r3
 801433a:	4610      	mov	r0, r2
 801433c:	f001 f84a 	bl	80153d4 <HwIfRead8>
 8014340:	4603      	mov	r3, r0
 8014342:	461a      	mov	r2, r3
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
 801434a:	e00e      	b.n	801436a <DEV_ReadHostFlags+0x58>
  else
    ptChannel->usHostFlags = LE16_TO_HOST(HWIF_READ16(ptChannel->pvDeviceInstance, ptChannel->ptHandshakeCell->t16Bit.usHostFlags));
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	681a      	ldr	r2, [r3, #0]
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014356:	3302      	adds	r3, #2
 8014358:	4619      	mov	r1, r3
 801435a:	4610      	mov	r0, r2
 801435c:	f001 f851 	bl	8015402 <HwIfRead16>
 8014360:	4603      	mov	r3, r0
 8014362:	461a      	mov	r2, r3
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc

  /* Also read host sync flags, as they might not be set to zero on flash based devices */
  if( (ptDevInstance->pbHandshakeBlock != NULL) &&
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801436e:	2b00      	cmp	r3, #0
 8014370:	d013      	beq.n	801439a <DEV_ReadHostFlags+0x88>
      (ptChannel->fIsSysDevice) )
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	6a1b      	ldr	r3, [r3, #32]
  if( (ptDevInstance->pbHandshakeBlock != NULL) &&
 8014376:	2b00      	cmp	r3, #0
 8014378:	d00f      	beq.n	801439a <DEV_ReadHostFlags+0x88>
  {
    HIL_DPM_HANDSHAKE_ARRAY_T* ptHandshakeBlock = (HIL_DPM_HANDSHAKE_ARRAY_T*)ptDevInstance->pbHandshakeBlock;
 801437a:	68fb      	ldr	r3, [r7, #12]
 801437c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801437e:	60bb      	str	r3, [r7, #8]
    ptDevInstance->tSyncData.usHSyncFlags       = LE16_TO_HOST(HWIF_READ16(ptChannel->pvDeviceInstance, ptHandshakeBlock->atHsk[1].t16Bit.usHostFlags));
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681a      	ldr	r2, [r3, #0]
 8014384:	68bb      	ldr	r3, [r7, #8]
 8014386:	3306      	adds	r3, #6
 8014388:	4619      	mov	r1, r3
 801438a:	4610      	mov	r0, r2
 801438c:	f001 f839 	bl	8015402 <HwIfRead16>
 8014390:	4603      	mov	r3, r0
 8014392:	461a      	mov	r2, r3
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	f8a3 2272 	strh.w	r2, [r3, #626]	@ 0x272
  }

  if(NULL != ptChannel->ptCommonStatusBlock)
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d00c      	beq.n	80143be <DEV_ReadHostFlags+0xac>
    ptChannel->ulDeviceCOSFlags = LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS));
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	681a      	ldr	r2, [r3, #0]
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80143ae:	4619      	mov	r1, r3
 80143b0:	4610      	mov	r0, r2
 80143b2:	f001 f83d 	bl	8015430 <HwIfRead32>
 80143b6:	4602      	mov	r2, r0
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  if( fReadHostCOS)
 80143be:	683b      	ldr	r3, [r7, #0]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d017      	beq.n	80143f4 <DEV_ReadHostFlags+0xe2>
  {
    if(NULL != ptChannel->ptControlBlock)
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d012      	beq.n	80143f4 <DEV_ReadHostFlags+0xe2>
    {
      ptChannel->ulHostCOSFlags       = LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptControlBlock->ulApplicationCOS));
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	681a      	ldr	r2, [r3, #0]
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80143d8:	4619      	mov	r1, r3
 80143da:	4610      	mov	r0, r2
 80143dc:	f001 f828 	bl	8015430 <HwIfRead32>
 80143e0:	4602      	mov	r2, r0
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
      ptChannel->ulHostCOSFlagsSaved  = ptChannel->ulHostCOSFlags;
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  }
  }
}
 80143f4:	bf00      	nop
 80143f6:	3710      	adds	r7, #16
 80143f8:	46bd      	mov	sp, r7
 80143fa:	bd80      	pop	{r7, pc}

080143fc <DEV_ReadHandshakeFlags>:
*   \param ptChannel      Channel instance to change for bit for
*   \param fReadSyncFlags !=0 if sync flags should be updated
*   \param fLockNeeded    !=0 if flag access lock is needed.                 */
/*****************************************************************************/
void DEV_ReadHandshakeFlags(PCHANNELINSTANCE ptChannel, int fReadSyncFlags, int fLockNeeded)
{
 80143fc:	b580      	push	{r7, lr}
 80143fe:	b08a      	sub	sp, #40	@ 0x28
 8014400:	af00      	add	r7, sp, #0
 8014402:	60f8      	str	r0, [r7, #12]
 8014404:	60b9      	str	r1, [r7, #8]
 8014406:	607a      	str	r2, [r7, #4]
  uint16_t  usCOSAckBitMask = 0;
 8014408:	2300      	movs	r3, #0
 801440a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint32_t  ulNewCOSFlags   = 0;
 801440c:	2300      	movs	r3, #0
 801440e:	623b      	str	r3, [r7, #32]

  /* Read sync flags */
  PDEVICEINSTANCE ptDevInstance = (PDEVICEINSTANCE)ptChannel->pvDeviceInstance;
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	681b      	ldr	r3, [r3, #0]
 8014414:	61fb      	str	r3, [r7, #28]

  /* Lock Handshake Cell and COS flag accesses */
  if(fLockNeeded)
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d004      	beq.n	8014426 <DEV_ReadHandshakeFlags+0x2a>
    OS_EnterLock(ptChannel->pvLock);
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	699b      	ldr	r3, [r3, #24]
 8014420:	4618      	mov	r0, r3
 8014422:	f7fb fd59 	bl	800fed8 <OS_EnterLock>

  if( (ptDevInstance->pbHandshakeBlock != NULL) &&
 8014426:	69fb      	ldr	r3, [r7, #28]
 8014428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801442a:	2b00      	cmp	r3, #0
 801442c:	d010      	beq.n	8014450 <DEV_ReadHandshakeFlags+0x54>
 801442e:	68bb      	ldr	r3, [r7, #8]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d00d      	beq.n	8014450 <DEV_ReadHandshakeFlags+0x54>
      fReadSyncFlags )
  {
    HIL_DPM_HANDSHAKE_ARRAY_T* ptHandshakeBlock = (HIL_DPM_HANDSHAKE_ARRAY_T*)ptDevInstance->pbHandshakeBlock;
 8014434:	69fb      	ldr	r3, [r7, #28]
 8014436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014438:	61bb      	str	r3, [r7, #24]
    ptDevInstance->tSyncData.usNSyncFlags       = LE16_TO_HOST(HWIF_READ16(ptDevInstance, ptHandshakeBlock->atHsk[1].t16Bit.usNetxFlags));
 801443a:	69bb      	ldr	r3, [r7, #24]
 801443c:	3304      	adds	r3, #4
 801443e:	4619      	mov	r1, r3
 8014440:	69f8      	ldr	r0, [r7, #28]
 8014442:	f000 ffde 	bl	8015402 <HwIfRead16>
 8014446:	4603      	mov	r3, r0
 8014448:	461a      	mov	r2, r3
 801444a:	69fb      	ldr	r3, [r7, #28]
 801444c:	f8a3 2274 	strh.w	r2, [r3, #628]	@ 0x274
  }

  if(ptChannel->bHandshakeWidth == HIL_HANDSHAKE_SIZE_8BIT)
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8014456:	2b01      	cmp	r3, #1
 8014458:	d10d      	bne.n	8014476 <DEV_ReadHandshakeFlags+0x7a>
  {
    /* Read 8 Bit handshake */
    ptChannel->usNetxFlags = HWIF_READ8(ptDevInstance, ptChannel->ptHandshakeCell->t8Bit.bNetxFlags);
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014460:	3302      	adds	r3, #2
 8014462:	4619      	mov	r1, r3
 8014464:	69f8      	ldr	r0, [r7, #28]
 8014466:	f000 ffb5 	bl	80153d4 <HwIfRead8>
 801446a:	4603      	mov	r3, r0
 801446c:	461a      	mov	r2, r3
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
 8014474:	e00b      	b.n	801448e <DEV_ReadHandshakeFlags+0x92>
  } else
  {
    /* Read 16 Bit handshake */
    ptChannel->usNetxFlags = LE16_TO_HOST(HWIF_READ16(ptDevInstance, ptChannel->ptHandshakeCell->t16Bit.usNetxFlags));
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801447c:	4619      	mov	r1, r3
 801447e:	69f8      	ldr	r0, [r7, #28]
 8014480:	f000 ffbf 	bl	8015402 <HwIfRead16>
 8014484:	4603      	mov	r3, r0
 8014486:	461a      	mov	r2, r3
 8014488:	68fb      	ldr	r3, [r7, #12]
 801448a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
  }

  /* Read device COS command state two times */
  if(ptChannel->fIsSysDevice)
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	6a1b      	ldr	r3, [r3, #32]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d018      	beq.n	80144c8 <DEV_ReadHandshakeFlags+0xcc>
  {
    /* This is the system device */
    HIL_DPM_SYSTEM_CHANNEL_T* ptSysChannel = (HIL_DPM_SYSTEM_CHANNEL_T*)ptChannel->pbDPMChannelStart;
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	689b      	ldr	r3, [r3, #8]
 801449a:	617b      	str	r3, [r7, #20]
    if ((ptChannel->usNetxFlags ^ ptChannel->usHostFlags) & NSF_NETX_COS_CMD)
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80144a8:	4053      	eors	r3, r2
 80144aa:	b29b      	uxth	r3, r3
 80144ac:	f003 0308 	and.w	r3, r3, #8
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d024      	beq.n	80144fe <DEV_ReadHandshakeFlags+0x102>
    {
      ulNewCOSFlags   = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemState.ulSystemCOS)); /* Read actual COS flags */
 80144b4:	697b      	ldr	r3, [r7, #20]
 80144b6:	33c0      	adds	r3, #192	@ 0xc0
 80144b8:	4619      	mov	r1, r3
 80144ba:	69f8      	ldr	r0, [r7, #28]
 80144bc:	f000 ffb8 	bl	8015430 <HwIfRead32>
 80144c0:	6238      	str	r0, [r7, #32]
      usCOSAckBitMask = HSF_NETX_COS_ACK;
 80144c2:	2308      	movs	r3, #8
 80144c4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80144c6:	e01a      	b.n	80144fe <DEV_ReadHandshakeFlags+0x102>
    }
  } else if(NULL != ptChannel->ptCommonStatusBlock)
 80144c8:	68fb      	ldr	r3, [r7, #12]
 80144ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d015      	beq.n	80144fe <DEV_ReadHandshakeFlags+0x102>
  {
    /* This is a communication channel */
    if ((ptChannel->usNetxFlags ^ ptChannel->usHostFlags) & NCF_NETX_COS_CMD)
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80144de:	4053      	eors	r3, r2
 80144e0:	b29b      	uxth	r3, r3
 80144e2:	f003 0308 	and.w	r3, r3, #8
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d009      	beq.n	80144fe <DEV_ReadHandshakeFlags+0x102>
    {
      ulNewCOSFlags   = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)); /* Read actual COS flags */
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80144f0:	4619      	mov	r1, r3
 80144f2:	69f8      	ldr	r0, [r7, #28]
 80144f4:	f000 ff9c 	bl	8015430 <HwIfRead32>
 80144f8:	6238      	str	r0, [r7, #32]
      usCOSAckBitMask = HCF_NETX_COS_ACK;
 80144fa:	2308      	movs	r3, #8
 80144fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }
  }

  if (usCOSAckBitMask)
 80144fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014500:	2b00      	cmp	r3, #0
 8014502:	d016      	beq.n	8014532 <DEV_ReadHandshakeFlags+0x136>
  {
    /* Read the flags and acknowledge */
    if(ptChannel->ulDeviceCOSFlags != ulNewCOSFlags)
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801450a:	6a3a      	ldr	r2, [r7, #32]
 801450c:	429a      	cmp	r2, r3
 801450e:	d00b      	beq.n	8014528 <DEV_ReadHandshakeFlags+0x12c>
    {
      ptChannel->ulDeviceCOSFlagsChanged  = ptChannel->ulDeviceCOSFlags ^ ulNewCOSFlags;
 8014510:	68fb      	ldr	r3, [r7, #12]
 8014512:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8014516:	6a3b      	ldr	r3, [r7, #32]
 8014518:	405a      	eors	r2, r3
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
      ptChannel->ulDeviceCOSFlags         = ulNewCOSFlags;
 8014520:	68fb      	ldr	r3, [r7, #12]
 8014522:	6a3a      	ldr	r2, [r7, #32]
 8014524:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    }

    DEV_ToggleBit(ptChannel, usCOSAckBitMask);
 8014528:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801452a:	4619      	mov	r1, r3
 801452c:	68f8      	ldr	r0, [r7, #12]
 801452e:	f7ff feae 	bl	801428e <DEV_ToggleBit>
  }

  /* Unlock Handshake Cell and COS flag accesses */
  if(fLockNeeded)
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d004      	beq.n	8014542 <DEV_ReadHandshakeFlags+0x146>
    OS_LeaveLock(ptChannel->pvLock);
 8014538:	68fb      	ldr	r3, [r7, #12]
 801453a:	699b      	ldr	r3, [r3, #24]
 801453c:	4618      	mov	r0, r3
 801453e:	f7fb fcdd 	bl	800fefc <OS_LeaveLock>
}
 8014542:	bf00      	nop
 8014544:	3728      	adds	r7, #40	@ 0x28
 8014546:	46bd      	mov	sp, r7
 8014548:	bd80      	pop	{r7, pc}
	...

0801454c <DEV_WaitForNotReady_Poll>:
*   \param ptChannel Channel instance to check
*   \param ulTimeout Wait time
*   \return 1 if channel is NOT ready                                            */
/*****************************************************************************/
int DEV_WaitForNotReady_Poll(PCHANNELINSTANCE ptChannel, uint32_t ulTimeout)
{
 801454c:	b580      	push	{r7, lr}
 801454e:	b086      	sub	sp, #24
 8014550:	af00      	add	r7, sp, #0
 8014552:	6078      	str	r0, [r7, #4]
 8014554:	6039      	str	r1, [r7, #0]
  /* Poll for Ready bit */
  int      iActualState = 0;
 8014556:	2300      	movs	r3, #0
 8014558:	617b      	str	r3, [r7, #20]
  uint32_t ulDiffTime   = 0L;
 801455a:	2300      	movs	r3, #0
 801455c:	613b      	str	r3, [r7, #16]
  int32_t  lStartTime   = (int32_t)OS_GetMilliSecCounter();
 801455e:	f7fb fc76 	bl	800fe4e <OS_GetMilliSecCounter>
 8014562:	4603      	mov	r3, r0
 8014564:	60fb      	str	r3, [r7, #12]

  /* We do nothing without a timeout */
  if( ulTimeout == 0)
 8014566:	683b      	ldr	r3, [r7, #0]
 8014568:	2b00      	cmp	r3, #0
 801456a:	d101      	bne.n	8014570 <DEV_WaitForNotReady_Poll+0x24>
    return iActualState;
 801456c:	697b      	ldr	r3, [r7, #20]
 801456e:	e071      	b.n	8014654 <DEV_WaitForNotReady_Poll+0x108>

  /* Check which READY to use */
  if(ptChannel->fIsSysDevice)
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	6a1b      	ldr	r3, [r3, #32]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d03c      	beq.n	80145f2 <DEV_WaitForNotReady_Poll+0xa6>
  {
    /* This is the system channel which will reset the whole card */
    do
    {
      /* Check if firmware is READY because we need the DPM Layout */
      DEVICEINSTANCE* ptDevInstance  = (DEVICEINSTANCE*)ptChannel->pvDeviceInstance;
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	60bb      	str	r3, [r7, #8]

      if( (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) == CIFX_DPM_INVALID_CONTENT)     ||
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	681a      	ldr	r2, [r3, #0]
 8014582:	68bb      	ldr	r3, [r7, #8]
 8014584:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8014588:	4619      	mov	r1, r3
 801458a:	4610      	mov	r0, r2
 801458c:	f000 ff50 	bl	8015430 <HwIfRead32>
 8014590:	4603      	mov	r3, r0
 8014592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014596:	d01b      	beq.n	80145d0 <DEV_WaitForNotReady_Poll+0x84>
          (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) == CIFX_DPM_NO_MEMORY_ASSIGNED)  ||
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	681a      	ldr	r2, [r3, #0]
 801459c:	68bb      	ldr	r3, [r7, #8]
 801459e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 80145a2:	4619      	mov	r1, r3
 80145a4:	4610      	mov	r0, r2
 80145a6:	f000 ff43 	bl	8015430 <HwIfRead32>
 80145aa:	4603      	mov	r3, r0
      if( (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) == CIFX_DPM_INVALID_CONTENT)     ||
 80145ac:	4a2b      	ldr	r2, [pc, #172]	@ (801465c <DEV_WaitForNotReady_Poll+0x110>)
 80145ae:	4293      	cmp	r3, r2
 80145b0:	d00e      	beq.n	80145d0 <DEV_WaitForNotReady_Poll+0x84>
          (0 == (HWIF_READ8(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->t8Bit.bNetxFlags) & NSF_READY))     )
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	681a      	ldr	r2, [r3, #0]
 80145b6:	68bb      	ldr	r3, [r7, #8]
 80145b8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 80145bc:	3302      	adds	r3, #2
 80145be:	4619      	mov	r1, r3
 80145c0:	4610      	mov	r0, r2
 80145c2:	f000 ff07 	bl	80153d4 <HwIfRead8>
 80145c6:	4603      	mov	r3, r0
 80145c8:	f003 0301 	and.w	r3, r3, #1
          (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) == CIFX_DPM_NO_MEMORY_ASSIGNED)  ||
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d102      	bne.n	80145d6 <DEV_WaitForNotReady_Poll+0x8a>
      {
        /* Card is not ready anymore */
        iActualState = 1;
 80145d0:	2301      	movs	r3, #1
 80145d2:	617b      	str	r3, [r7, #20]
        break;
 80145d4:	e03d      	b.n	8014652 <DEV_WaitForNotReady_Poll+0x106>
      }
      /* Check time */
      ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 80145d6:	f7fb fc3a 	bl	800fe4e <OS_GetMilliSecCounter>
 80145da:	4602      	mov	r2, r0
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	1ad3      	subs	r3, r2, r3
 80145e0:	613b      	str	r3, [r7, #16]

      OS_Sleep(0);
 80145e2:	2000      	movs	r0, #0
 80145e4:	f7fb fc3a 	bl	800fe5c <OS_Sleep>

    } while (ulDiffTime < ulTimeout);
 80145e8:	693a      	ldr	r2, [r7, #16]
 80145ea:	683b      	ldr	r3, [r7, #0]
 80145ec:	429a      	cmp	r2, r3
 80145ee:	d3c3      	bcc.n	8014578 <DEV_WaitForNotReady_Poll+0x2c>
 80145f0:	e02f      	b.n	8014652 <DEV_WaitForNotReady_Poll+0x106>
  } else
  {
    /* This is a communication channel which is restarted */
    do
    {
      if( (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) == CIFX_DPM_INVALID_CONTENT)     ||
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	681a      	ldr	r2, [r3, #0]
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80145fc:	4619      	mov	r1, r3
 80145fe:	4610      	mov	r0, r2
 8014600:	f000 ff16 	bl	8015430 <HwIfRead32>
 8014604:	4603      	mov	r3, r0
 8014606:	f1b3 3fff 	cmp.w	r3, #4294967295
 801460a:	d012      	beq.n	8014632 <DEV_WaitForNotReady_Poll+0xe6>
          (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) == CIFX_DPM_NO_MEMORY_ASSIGNED)  ||
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	681a      	ldr	r2, [r3, #0]
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8014616:	4619      	mov	r1, r3
 8014618:	4610      	mov	r0, r2
 801461a:	f000 ff09 	bl	8015430 <HwIfRead32>
 801461e:	4603      	mov	r3, r0
      if( (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) == CIFX_DPM_INVALID_CONTENT)     ||
 8014620:	4a0e      	ldr	r2, [pc, #56]	@ (801465c <DEV_WaitForNotReady_Poll+0x110>)
 8014622:	4293      	cmp	r3, r2
 8014624:	d005      	beq.n	8014632 <DEV_WaitForNotReady_Poll+0xe6>
          (!DEV_IsReady(ptChannel))                                                            )
 8014626:	6878      	ldr	r0, [r7, #4]
 8014628:	f000 f932 	bl	8014890 <DEV_IsReady>
 801462c:	4603      	mov	r3, r0
          (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) == CIFX_DPM_NO_MEMORY_ASSIGNED)  ||
 801462e:	2b00      	cmp	r3, #0
 8014630:	d102      	bne.n	8014638 <DEV_WaitForNotReady_Poll+0xec>
      {
        /* Channel is not READY anymore */
        iActualState = 1;
 8014632:	2301      	movs	r3, #1
 8014634:	617b      	str	r3, [r7, #20]
        break;
 8014636:	e00c      	b.n	8014652 <DEV_WaitForNotReady_Poll+0x106>
      }

      /* Check time */
      ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 8014638:	f7fb fc09 	bl	800fe4e <OS_GetMilliSecCounter>
 801463c:	4602      	mov	r2, r0
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	1ad3      	subs	r3, r2, r3
 8014642:	613b      	str	r3, [r7, #16]

      /* Wait until firmware is down */
      OS_Sleep(1);
 8014644:	2001      	movs	r0, #1
 8014646:	f7fb fc09 	bl	800fe5c <OS_Sleep>

    } while (ulDiffTime < ulTimeout);
 801464a:	693a      	ldr	r2, [r7, #16]
 801464c:	683b      	ldr	r3, [r7, #0]
 801464e:	429a      	cmp	r2, r3
 8014650:	d3cf      	bcc.n	80145f2 <DEV_WaitForNotReady_Poll+0xa6>
  }

  return iActualState;
 8014652:	697b      	ldr	r3, [r7, #20]
}
 8014654:	4618      	mov	r0, r3
 8014656:	3718      	adds	r7, #24
 8014658:	46bd      	mov	sp, r7
 801465a:	bd80      	pop	{r7, pc}
 801465c:	0bad0bad 	.word	0x0bad0bad

08014660 <DEV_WaitForReady_Poll>:
*   \param ptChannel Channel instance to check
*   \param ulTimeout Wait time
*   \return 1 if channel is ready                                            */
/*****************************************************************************/
int DEV_WaitForReady_Poll(PCHANNELINSTANCE ptChannel, uint32_t ulTimeout)
{
 8014660:	b590      	push	{r4, r7, lr}
 8014662:	b08b      	sub	sp, #44	@ 0x2c
 8014664:	af02      	add	r7, sp, #8
 8014666:	6078      	str	r0, [r7, #4]
 8014668:	6039      	str	r1, [r7, #0]
  /* Poll for Ready bit */
  int      iActualState = 0;
 801466a:	2300      	movs	r3, #0
 801466c:	61fb      	str	r3, [r7, #28]
  uint32_t ulDiffTime   = 0L;
 801466e:	2300      	movs	r3, #0
 8014670:	61bb      	str	r3, [r7, #24]
  int32_t  lStartTime   = (int32_t)OS_GetMilliSecCounter();
 8014672:	f7fb fbec 	bl	800fe4e <OS_GetMilliSecCounter>
 8014676:	4603      	mov	r3, r0
 8014678:	617b      	str	r3, [r7, #20]

  /* We do nothing without a timeout */
  if( ulTimeout == 0)
 801467a:	683b      	ldr	r3, [r7, #0]
 801467c:	2b00      	cmp	r3, #0
 801467e:	d101      	bne.n	8014684 <DEV_WaitForReady_Poll+0x24>
    return iActualState;
 8014680:	69fb      	ldr	r3, [r7, #28]
 8014682:	e08a      	b.n	801479a <DEV_WaitForReady_Poll+0x13a>

  /* Check which READY to use */
  if(ptChannel->fIsSysDevice)
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	6a1b      	ldr	r3, [r3, #32]
 8014688:	2b00      	cmp	r3, #0
 801468a:	d067      	beq.n	801475c <DEV_WaitForReady_Poll+0xfc>
  {
    /* This is the system channel of the whole card */
    /* Wait until firmware is running */
    OS_Sleep( 10);
 801468c:	200a      	movs	r0, #10
 801468e:	f7fb fbe5 	bl	800fe5c <OS_Sleep>

    do
    {
      DEVICEINSTANCE* ptDevInstance  = (DEVICEINSTANCE*)ptChannel->pvDeviceInstance;
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	613b      	str	r3, [r7, #16]
      char            szCookie[5]    = {0};
 8014698:	2300      	movs	r3, #0
 801469a:	60bb      	str	r3, [r7, #8]
 801469c:	2300      	movs	r3, #0
 801469e:	733b      	strb	r3, [r7, #12]

      /* Read the DPM cookie */
      HWIF_READN(ptDevInstance, szCookie, ptDevInstance->pbDPM, 4);
 80146a0:	693b      	ldr	r3, [r7, #16]
 80146a2:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 80146a6:	693b      	ldr	r3, [r7, #16]
 80146a8:	6a1a      	ldr	r2, [r3, #32]
 80146aa:	f107 0308 	add.w	r3, r7, #8
 80146ae:	2104      	movs	r1, #4
 80146b0:	9100      	str	r1, [sp, #0]
 80146b2:	6939      	ldr	r1, [r7, #16]
 80146b4:	2000      	movs	r0, #0
 80146b6:	47a0      	blx	r4

      /* We need to check for a valid cookie */
      if ( (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_BSL_STR)) ||
 80146b8:	f107 0308 	add.w	r3, r7, #8
 80146bc:	4939      	ldr	r1, [pc, #228]	@ (80147a4 <DEV_WaitForReady_Poll+0x144>)
 80146be:	4618      	mov	r0, r3
 80146c0:	f7fb fd38 	bl	8010134 <OS_Strcmp>
 80146c4:	4603      	mov	r3, r0
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d008      	beq.n	80146dc <DEV_WaitForReady_Poll+0x7c>
           (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_FW_STR)) )
 80146ca:	f107 0308 	add.w	r3, r7, #8
 80146ce:	4936      	ldr	r1, [pc, #216]	@ (80147a8 <DEV_WaitForReady_Poll+0x148>)
 80146d0:	4618      	mov	r0, r3
 80146d2:	f7fb fd2f 	bl	8010134 <OS_Strcmp>
 80146d6:	4603      	mov	r3, r0
      if ( (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_BSL_STR)) ||
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d131      	bne.n	8014740 <DEV_WaitForReady_Poll+0xe0>
      {
        /* Check if firmware is READY because we need the DPM Layout */
        if( (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) != CIFX_DPM_INVALID_CONTENT) &&
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	681a      	ldr	r2, [r3, #0]
 80146e0:	693b      	ldr	r3, [r7, #16]
 80146e2:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 80146e6:	4619      	mov	r1, r3
 80146e8:	4610      	mov	r0, r2
 80146ea:	f000 fea1 	bl	8015430 <HwIfRead32>
 80146ee:	4603      	mov	r3, r0
 80146f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146f4:	d024      	beq.n	8014740 <DEV_WaitForReady_Poll+0xe0>
            (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) != CIFX_DPM_NO_MEMORY_ASSIGNED)  )
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	681a      	ldr	r2, [r3, #0]
 80146fa:	693b      	ldr	r3, [r7, #16]
 80146fc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8014700:	4619      	mov	r1, r3
 8014702:	4610      	mov	r0, r2
 8014704:	f000 fe94 	bl	8015430 <HwIfRead32>
 8014708:	4603      	mov	r3, r0
        if( (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue)) != CIFX_DPM_INVALID_CONTENT) &&
 801470a:	4a28      	ldr	r2, [pc, #160]	@ (80147ac <DEV_WaitForReady_Poll+0x14c>)
 801470c:	4293      	cmp	r3, r2
 801470e:	d017      	beq.n	8014740 <DEV_WaitForReady_Poll+0xe0>
        {
          /* Check if firmware is READY because we need the DPM Layout */
          if(HWIF_READ8(ptChannel->pvDeviceInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->t8Bit.bNetxFlags) & NSF_READY)
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	681a      	ldr	r2, [r3, #0]
 8014714:	693b      	ldr	r3, [r7, #16]
 8014716:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 801471a:	3302      	adds	r3, #2
 801471c:	4619      	mov	r1, r3
 801471e:	4610      	mov	r0, r2
 8014720:	f000 fe58 	bl	80153d4 <HwIfRead8>
 8014724:	4603      	mov	r3, r0
 8014726:	f003 0301 	and.w	r3, r3, #1
 801472a:	2b00      	cmp	r3, #0
 801472c:	d008      	beq.n	8014740 <DEV_WaitForReady_Poll+0xe0>
          {
            DEV_ReadHostFlags(&ptDevInstance->tSystemDevice, 0);
 801472e:	693b      	ldr	r3, [r7, #16]
 8014730:	33f4      	adds	r3, #244	@ 0xf4
 8014732:	2100      	movs	r1, #0
 8014734:	4618      	mov	r0, r3
 8014736:	f7ff fdec 	bl	8014312 <DEV_ReadHostFlags>

            iActualState = 1;
 801473a:	2301      	movs	r3, #1
 801473c:	61fb      	str	r3, [r7, #28]
 801473e:	e02b      	b.n	8014798 <DEV_WaitForReady_Poll+0x138>
            break;
          }
        }
      }
      ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 8014740:	f7fb fb85 	bl	800fe4e <OS_GetMilliSecCounter>
 8014744:	4602      	mov	r2, r0
 8014746:	697b      	ldr	r3, [r7, #20]
 8014748:	1ad3      	subs	r3, r2, r3
 801474a:	61bb      	str	r3, [r7, #24]

      /* Wait until firmware is running */
      OS_Sleep(1);
 801474c:	2001      	movs	r0, #1
 801474e:	f7fb fb85 	bl	800fe5c <OS_Sleep>

    } while ( ulDiffTime < ulTimeout);
 8014752:	69ba      	ldr	r2, [r7, #24]
 8014754:	683b      	ldr	r3, [r7, #0]
 8014756:	429a      	cmp	r2, r3
 8014758:	d39b      	bcc.n	8014692 <DEV_WaitForReady_Poll+0x32>
 801475a:	e01d      	b.n	8014798 <DEV_WaitForReady_Poll+0x138>
  } else
  {
    /* This is a communication channel which is restarted */
    /* Check if this is a real channel (not for bootloader */
    if( ptChannel->fIsChannel)
 801475c:	687b      	ldr	r3, [r7, #4]
 801475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014760:	2b00      	cmp	r3, #0
 8014762:	d019      	beq.n	8014798 <DEV_WaitForReady_Poll+0x138>
    {
      do
      {
        /* Wait until the channel is running */
        OS_Sleep( 1);
 8014764:	2001      	movs	r0, #1
 8014766:	f7fb fb79 	bl	800fe5c <OS_Sleep>

        /* Wait for READY */
        if( DEV_IsReady(ptChannel))
 801476a:	6878      	ldr	r0, [r7, #4]
 801476c:	f000 f890 	bl	8014890 <DEV_IsReady>
 8014770:	4603      	mov	r3, r0
 8014772:	2b00      	cmp	r3, #0
 8014774:	d006      	beq.n	8014784 <DEV_WaitForReady_Poll+0x124>
        {
          DEV_ReadHostFlags(ptChannel, 0);
 8014776:	2100      	movs	r1, #0
 8014778:	6878      	ldr	r0, [r7, #4]
 801477a:	f7ff fdca 	bl	8014312 <DEV_ReadHostFlags>
          iActualState = 1;
 801477e:	2301      	movs	r3, #1
 8014780:	61fb      	str	r3, [r7, #28]
          break;
 8014782:	e009      	b.n	8014798 <DEV_WaitForReady_Poll+0x138>
        }
        ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 8014784:	f7fb fb63 	bl	800fe4e <OS_GetMilliSecCounter>
 8014788:	4602      	mov	r2, r0
 801478a:	697b      	ldr	r3, [r7, #20]
 801478c:	1ad3      	subs	r3, r2, r3
 801478e:	61bb      	str	r3, [r7, #24]

      } while ( ulDiffTime < ulTimeout);
 8014790:	69ba      	ldr	r2, [r7, #24]
 8014792:	683b      	ldr	r3, [r7, #0]
 8014794:	429a      	cmp	r2, r3
 8014796:	d3e5      	bcc.n	8014764 <DEV_WaitForReady_Poll+0x104>
    }
  }

  return iActualState;
 8014798:	69fb      	ldr	r3, [r7, #28]
}
 801479a:	4618      	mov	r0, r3
 801479c:	3724      	adds	r7, #36	@ 0x24
 801479e:	46bd      	mov	sp, r7
 80147a0:	bd90      	pop	{r4, r7, pc}
 80147a2:	bf00      	nop
 80147a4:	08020ea8 	.word	0x08020ea8
 80147a8:	08020eb0 	.word	0x08020eb0
 80147ac:	0bad0bad 	.word	0x0bad0bad

080147b0 <DEV_WaitForNotRunning_Poll>:
*   \param ptChannel Channel instance to check
*   \param ulTimeout Wait time
*   \return 1 if channel is NOT running                                            */
/*****************************************************************************/
int DEV_WaitForNotRunning_Poll(PCHANNELINSTANCE ptChannel, uint32_t ulTimeout)
{
 80147b0:	b580      	push	{r7, lr}
 80147b2:	b086      	sub	sp, #24
 80147b4:	af00      	add	r7, sp, #0
 80147b6:	6078      	str	r0, [r7, #4]
 80147b8:	6039      	str	r1, [r7, #0]
  /* Poll for Ready bit */
  int      iActualState = 1;
 80147ba:	2301      	movs	r3, #1
 80147bc:	617b      	str	r3, [r7, #20]
  uint32_t ulDiffTime   = 0L;
 80147be:	2300      	movs	r3, #0
 80147c0:	613b      	str	r3, [r7, #16]
  int32_t  lStartTime   = (int32_t)OS_GetMilliSecCounter();
 80147c2:	f7fb fb44 	bl	800fe4e <OS_GetMilliSecCounter>
 80147c6:	4603      	mov	r3, r0
 80147c8:	60fb      	str	r3, [r7, #12]

  /* We not processing a system channel */
  if(ptChannel->fIsSysDevice)
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	6a1b      	ldr	r3, [r3, #32]
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d001      	beq.n	80147d6 <DEV_WaitForNotRunning_Poll+0x26>
    return iActualState;
 80147d2:	697b      	ldr	r3, [r7, #20]
 80147d4:	e022      	b.n	801481c <DEV_WaitForNotRunning_Poll+0x6c>

  /* Check user timeout */
  if( 0 == ulTimeout)
 80147d6:	683b      	ldr	r3, [r7, #0]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d118      	bne.n	801480e <DEV_WaitForNotRunning_Poll+0x5e>
  {
    if( DEV_IsRunning(ptChannel))
 80147dc:	6878      	ldr	r0, [r7, #4]
 80147de:	f000 f883 	bl	80148e8 <DEV_IsRunning>
 80147e2:	4603      	mov	r3, r0
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d018      	beq.n	801481a <DEV_WaitForNotRunning_Poll+0x6a>
      iActualState = 0;
 80147e8:	2300      	movs	r3, #0
 80147ea:	617b      	str	r3, [r7, #20]
 80147ec:	e015      	b.n	801481a <DEV_WaitForNotRunning_Poll+0x6a>
  {
    /* User wants to wait */
    while(DEV_IsRunning(ptChannel))
    {
      /* Check for timeout */
      ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 80147ee:	f7fb fb2e 	bl	800fe4e <OS_GetMilliSecCounter>
 80147f2:	4602      	mov	r2, r0
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	1ad3      	subs	r3, r2, r3
 80147f8:	613b      	str	r3, [r7, #16]

      if(ulDiffTime > ulTimeout)
 80147fa:	693a      	ldr	r2, [r7, #16]
 80147fc:	683b      	ldr	r3, [r7, #0]
 80147fe:	429a      	cmp	r2, r3
 8014800:	d902      	bls.n	8014808 <DEV_WaitForNotRunning_Poll+0x58>
      {
        iActualState = 0;
 8014802:	2300      	movs	r3, #0
 8014804:	617b      	str	r3, [r7, #20]
        break;
 8014806:	e008      	b.n	801481a <DEV_WaitForNotRunning_Poll+0x6a>
      }

      OS_Sleep(1);
 8014808:	2001      	movs	r0, #1
 801480a:	f7fb fb27 	bl	800fe5c <OS_Sleep>
    while(DEV_IsRunning(ptChannel))
 801480e:	6878      	ldr	r0, [r7, #4]
 8014810:	f000 f86a 	bl	80148e8 <DEV_IsRunning>
 8014814:	4603      	mov	r3, r0
 8014816:	2b00      	cmp	r3, #0
 8014818:	d1e9      	bne.n	80147ee <DEV_WaitForNotRunning_Poll+0x3e>
    }
  }

  return iActualState;
 801481a:	697b      	ldr	r3, [r7, #20]
}
 801481c:	4618      	mov	r0, r3
 801481e:	3718      	adds	r7, #24
 8014820:	46bd      	mov	sp, r7
 8014822:	bd80      	pop	{r7, pc}

08014824 <DEV_WaitForRunning_Poll>:
*   \param ptChannel Channel instance to check
*   \param ulTimeout Wait time
*   \return 1 if channel is RUNNING                                            */
/*****************************************************************************/
int DEV_WaitForRunning_Poll(PCHANNELINSTANCE ptChannel, uint32_t ulTimeout)
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b086      	sub	sp, #24
 8014828:	af00      	add	r7, sp, #0
 801482a:	6078      	str	r0, [r7, #4]
 801482c:	6039      	str	r1, [r7, #0]
  /* Poll for Ready bit */
  int      iActualState = 1;
 801482e:	2301      	movs	r3, #1
 8014830:	617b      	str	r3, [r7, #20]
  uint32_t ulDiffTime   = 0L;
 8014832:	2300      	movs	r3, #0
 8014834:	613b      	str	r3, [r7, #16]
  int32_t  lStartTime   = (int32_t)OS_GetMilliSecCounter();
 8014836:	f7fb fb0a 	bl	800fe4e <OS_GetMilliSecCounter>
 801483a:	4603      	mov	r3, r0
 801483c:	60fb      	str	r3, [r7, #12]

  /* We not processing a system channel, so always return a valid state */
  if(ptChannel->fIsSysDevice)
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	6a1b      	ldr	r3, [r3, #32]
 8014842:	2b00      	cmp	r3, #0
 8014844:	d001      	beq.n	801484a <DEV_WaitForRunning_Poll+0x26>
    return iActualState;
 8014846:	697b      	ldr	r3, [r7, #20]
 8014848:	e01e      	b.n	8014888 <DEV_WaitForRunning_Poll+0x64>

  /* Check user timeout */
  if( 0 == ulTimeout)
 801484a:	683b      	ldr	r3, [r7, #0]
 801484c:	2b00      	cmp	r3, #0
 801484e:	d114      	bne.n	801487a <DEV_WaitForRunning_Poll+0x56>
  {
    /* Just return the actual state */
    iActualState = DEV_IsRunning(ptChannel);
 8014850:	6878      	ldr	r0, [r7, #4]
 8014852:	f000 f849 	bl	80148e8 <DEV_IsRunning>
 8014856:	6178      	str	r0, [r7, #20]
 8014858:	e015      	b.n	8014886 <DEV_WaitForRunning_Poll+0x62>
  {
    /* User wants to wait */
    while(!DEV_IsRunning(ptChannel))
    {
      /* Check for timeout */
      ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 801485a:	f7fb faf8 	bl	800fe4e <OS_GetMilliSecCounter>
 801485e:	4602      	mov	r2, r0
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	1ad3      	subs	r3, r2, r3
 8014864:	613b      	str	r3, [r7, #16]

      if(ulDiffTime > ulTimeout)
 8014866:	693a      	ldr	r2, [r7, #16]
 8014868:	683b      	ldr	r3, [r7, #0]
 801486a:	429a      	cmp	r2, r3
 801486c:	d902      	bls.n	8014874 <DEV_WaitForRunning_Poll+0x50>
      {
        iActualState = 0;
 801486e:	2300      	movs	r3, #0
 8014870:	617b      	str	r3, [r7, #20]
        break;
 8014872:	e008      	b.n	8014886 <DEV_WaitForRunning_Poll+0x62>
      }

      OS_Sleep(1);
 8014874:	2001      	movs	r0, #1
 8014876:	f7fb faf1 	bl	800fe5c <OS_Sleep>
    while(!DEV_IsRunning(ptChannel))
 801487a:	6878      	ldr	r0, [r7, #4]
 801487c:	f000 f834 	bl	80148e8 <DEV_IsRunning>
 8014880:	4603      	mov	r3, r0
 8014882:	2b00      	cmp	r3, #0
 8014884:	d0e9      	beq.n	801485a <DEV_WaitForRunning_Poll+0x36>
    }
  }

  return iActualState;
 8014886:	697b      	ldr	r3, [r7, #20]
}
 8014888:	4618      	mov	r0, r3
 801488a:	3718      	adds	r7, #24
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}

08014890 <DEV_IsReady>:
/*! Checks if the channel is ready
*   \param ptChannel Channel instance to check
*   \return 1 if channel is ready                                            */
/*****************************************************************************/
int DEV_IsReady(PCHANNELINSTANCE ptChannel)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b084      	sub	sp, #16
 8014894:	af00      	add	r7, sp, #0
 8014896:	6078      	str	r0, [r7, #4]
  int iRet = 0;
 8014898:	2300      	movs	r3, #0
 801489a:	60fb      	str	r3, [r7, #12]

  /* Handshake flags are read on interrupt, so no need to read them here */
  if(!((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance))->fIrqEnabled)
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	681b      	ldr	r3, [r3, #0]
 80148a0:	689b      	ldr	r3, [r3, #8]
 80148a2:	2b00      	cmp	r3, #0
 80148a4:	d104      	bne.n	80148b0 <DEV_IsReady+0x20>
    DEV_ReadHandshakeFlags(ptChannel, 0, 1);
 80148a6:	2201      	movs	r2, #1
 80148a8:	2100      	movs	r1, #0
 80148aa:	6878      	ldr	r0, [r7, #4]
 80148ac:	f7ff fda6 	bl	80143fc <DEV_ReadHandshakeFlags>

  if(ptChannel->fIsSysDevice)
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	6a1b      	ldr	r3, [r3, #32]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d009      	beq.n	80148cc <DEV_IsReady+0x3c>
  {
    if(ptChannel->usNetxFlags & NSF_READY)
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 80148be:	f003 0301 	and.w	r3, r3, #1
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d00b      	beq.n	80148de <DEV_IsReady+0x4e>
    {
      iRet = 1;
 80148c6:	2301      	movs	r3, #1
 80148c8:	60fb      	str	r3, [r7, #12]
 80148ca:	e008      	b.n	80148de <DEV_IsReady+0x4e>
    }
  } else
  {
    if(ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_READY)
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80148d2:	f003 0301 	and.w	r3, r3, #1
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d001      	beq.n	80148de <DEV_IsReady+0x4e>
    {
      iRet = 1;
 80148da:	2301      	movs	r3, #1
 80148dc:	60fb      	str	r3, [r7, #12]
    }
  }

  return iRet;
 80148de:	68fb      	ldr	r3, [r7, #12]
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	3710      	adds	r7, #16
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}

080148e8 <DEV_IsRunning>:
/*! Checks if the channel is running
*   \param ptChannel Channel instance to check
*   \return 1 if channel is ready and running                                */
/*****************************************************************************/
int DEV_IsRunning(PCHANNELINSTANCE ptChannel)
{
 80148e8:	b580      	push	{r7, lr}
 80148ea:	b084      	sub	sp, #16
 80148ec:	af00      	add	r7, sp, #0
 80148ee:	6078      	str	r0, [r7, #4]
  int iRet = 0;
 80148f0:	2300      	movs	r3, #0
 80148f2:	60fb      	str	r3, [r7, #12]

  /* Handshake flags are read on interrupt, so no need to read them here */
  if(!((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance))->fIrqEnabled)
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	681b      	ldr	r3, [r3, #0]
 80148f8:	689b      	ldr	r3, [r3, #8]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d104      	bne.n	8014908 <DEV_IsRunning+0x20>
    DEV_ReadHandshakeFlags(ptChannel, 0, 1);
 80148fe:	2201      	movs	r2, #1
 8014900:	2100      	movs	r1, #0
 8014902:	6878      	ldr	r0, [r7, #4]
 8014904:	f7ff fd7a 	bl	80143fc <DEV_ReadHandshakeFlags>

  /* only a Communication channel can be running */
  if(!ptChannel->fIsSysDevice)
 8014908:	687b      	ldr	r3, [r7, #4]
 801490a:	6a1b      	ldr	r3, [r3, #32]
 801490c:	2b00      	cmp	r3, #0
 801490e:	d10f      	bne.n	8014930 <DEV_IsRunning+0x48>
  {
    if( (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_READY) &&
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8014916:	f003 0301 	and.w	r3, r3, #1
 801491a:	2b00      	cmp	r3, #0
 801491c:	d008      	beq.n	8014930 <DEV_IsRunning+0x48>
        (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_RUN) )
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8014924:	f003 0302 	and.w	r3, r3, #2
    if( (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_READY) &&
 8014928:	2b00      	cmp	r3, #0
 801492a:	d001      	beq.n	8014930 <DEV_IsRunning+0x48>
    {
      iRet = 1;
 801492c:	2301      	movs	r3, #1
 801492e:	60fb      	str	r3, [r7, #12]
    }
  }

  return iRet;
 8014930:	68fb      	ldr	r3, [r7, #12]
}
 8014932:	4618      	mov	r0, r3
 8014934:	3710      	adds	r7, #16
 8014936:	46bd      	mov	sp, r7
 8014938:	bd80      	pop	{r7, pc}
	...

0801493c <DEV_IsCommunicating>:
*   \param ptChannel Channel instance to check
*   \param plError   CIFX_NO_ERROR on successful read
*   \return 1 if channel is communicating                                    */
/*****************************************************************************/
int DEV_IsCommunicating(PCHANNELINSTANCE ptChannel, int32_t* plError)
{
 801493c:	b580      	push	{r7, lr}
 801493e:	b084      	sub	sp, #16
 8014940:	af00      	add	r7, sp, #0
 8014942:	6078      	str	r0, [r7, #4]
 8014944:	6039      	str	r1, [r7, #0]
  int iRet = 0;
 8014946:	2300      	movs	r3, #0
 8014948:	60fb      	str	r3, [r7, #12]

  /* Only communication channels are allowed */
  if( ptChannel->fIsSysDevice)
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	6a1b      	ldr	r3, [r3, #32]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d003      	beq.n	801495a <DEV_IsCommunicating+0x1e>
  {
    *plError = CIFX_INVALID_HANDLE;
 8014952:	683b      	ldr	r3, [r7, #0]
 8014954:	4a16      	ldr	r2, [pc, #88]	@ (80149b0 <DEV_IsCommunicating+0x74>)
 8014956:	601a      	str	r2, [r3, #0]
 8014958:	e024      	b.n	80149a4 <DEV_IsCommunicating+0x68>

  /* Handshake flags are read during DEV_IsReady() */
  }else if( !DEV_IsReady(ptChannel))
 801495a:	6878      	ldr	r0, [r7, #4]
 801495c:	f7ff ff98 	bl	8014890 <DEV_IsReady>
 8014960:	4603      	mov	r3, r0
 8014962:	2b00      	cmp	r3, #0
 8014964:	d103      	bne.n	801496e <DEV_IsCommunicating+0x32>
  {
    *plError = CIFX_DEV_NOT_READY;
 8014966:	683b      	ldr	r3, [r7, #0]
 8014968:	4a12      	ldr	r2, [pc, #72]	@ (80149b4 <DEV_IsCommunicating+0x78>)
 801496a:	601a      	str	r2, [r3, #0]
 801496c:	e01a      	b.n	80149a4 <DEV_IsCommunicating+0x68>

  } else if( !(ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_RUN))
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8014974:	f003 0302 	and.w	r3, r3, #2
 8014978:	2b00      	cmp	r3, #0
 801497a:	d103      	bne.n	8014984 <DEV_IsCommunicating+0x48>
  {
    *plError = CIFX_DEV_NOT_RUNNING;
 801497c:	683b      	ldr	r3, [r7, #0]
 801497e:	4a0e      	ldr	r2, [pc, #56]	@ (80149b8 <DEV_IsCommunicating+0x7c>)
 8014980:	601a      	str	r2, [r3, #0]
 8014982:	e00f      	b.n	80149a4 <DEV_IsCommunicating+0x68>

  } else if ( ptChannel->usNetxFlags & NCF_COMMUNICATING)
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 801498a:	f003 0301 	and.w	r3, r3, #1
 801498e:	2b00      	cmp	r3, #0
 8014990:	d005      	beq.n	801499e <DEV_IsCommunicating+0x62>
  {
    iRet = 1;
 8014992:	2301      	movs	r3, #1
 8014994:	60fb      	str	r3, [r7, #12]
    *plError = CIFX_NO_ERROR;
 8014996:	683b      	ldr	r3, [r7, #0]
 8014998:	2200      	movs	r2, #0
 801499a:	601a      	str	r2, [r3, #0]
 801499c:	e002      	b.n	80149a4 <DEV_IsCommunicating+0x68>
  } else
  {
    *plError = CIFX_DEV_NO_COM_FLAG;
 801499e:	683b      	ldr	r3, [r7, #0]
 80149a0:	4a06      	ldr	r2, [pc, #24]	@ (80149bc <DEV_IsCommunicating+0x80>)
 80149a2:	601a      	str	r2, [r3, #0]
  }

  return iRet;
 80149a4:	68fb      	ldr	r3, [r7, #12]
}
 80149a6:	4618      	mov	r0, r3
 80149a8:	3710      	adds	r7, #16
 80149aa:	46bd      	mov	sp, r7
 80149ac:	bd80      	pop	{r7, pc}
 80149ae:	bf00      	nop
 80149b0:	800a0004 	.word	0x800a0004
 80149b4:	800c0011 	.word	0x800c0011
 80149b8:	800c0012 	.word	0x800c0012
 80149bc:	800c0021 	.word	0x800c0021

080149c0 <DEV_BusState>:
*   \param pulState         Buffer to store actual state
*   \param ulTimeout        timeout to wait for communication to start/stop
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_BusState(PCHANNELINSTANCE ptChannel, uint32_t ulCmd, uint32_t* pulState, uint32_t ulTimeout)
{
 80149c0:	b580      	push	{r7, lr}
 80149c2:	b08a      	sub	sp, #40	@ 0x28
 80149c4:	af02      	add	r7, sp, #8
 80149c6:	60f8      	str	r0, [r7, #12]
 80149c8:	60b9      	str	r1, [r7, #8]
 80149ca:	607a      	str	r2, [r7, #4]
 80149cc:	603b      	str	r3, [r7, #0]
  int32_t lRet = CIFX_NO_ERROR;
 80149ce:	2300      	movs	r3, #0
 80149d0:	617b      	str	r3, [r7, #20]

  if( NULL == pulState) return CIFX_INVALID_POINTER;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d101      	bne.n	80149dc <DEV_BusState+0x1c>
 80149d8:	4b6c      	ldr	r3, [pc, #432]	@ (8014b8c <DEV_BusState+0x1cc>)
 80149da:	e0d3      	b.n	8014b84 <DEV_BusState+0x1c4>

  /* Read actual BUS state */
  *pulState = (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) & HIL_COMM_COS_BUS_ON) ? CIFX_BUS_STATE_ON : CIFX_BUS_STATE_OFF;
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	681a      	ldr	r2, [r3, #0]
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80149e6:	4619      	mov	r1, r3
 80149e8:	4610      	mov	r0, r2
 80149ea:	f000 fd21 	bl	8015430 <HwIfRead32>
 80149ee:	4603      	mov	r3, r0
 80149f0:	f003 0304 	and.w	r3, r3, #4
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	bf14      	ite	ne
 80149f8:	2301      	movne	r3, #1
 80149fa:	2300      	moveq	r3, #0
 80149fc:	b2db      	uxtb	r3, r3
 80149fe:	461a      	mov	r2, r3
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	601a      	str	r2, [r3, #0]

  switch (ulCmd)
 8014a04:	68bb      	ldr	r3, [r7, #8]
 8014a06:	2b02      	cmp	r3, #2
 8014a08:	f000 80aa 	beq.w	8014b60 <DEV_BusState+0x1a0>
 8014a0c:	68bb      	ldr	r3, [r7, #8]
 8014a0e:	2b02      	cmp	r3, #2
 8014a10:	f200 80af 	bhi.w	8014b72 <DEV_BusState+0x1b2>
 8014a14:	68bb      	ldr	r3, [r7, #8]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d04d      	beq.n	8014ab6 <DEV_BusState+0xf6>
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	2b01      	cmp	r3, #1
 8014a1e:	f040 80a8 	bne.w	8014b72 <DEV_BusState+0x1b2>
  {
    case CIFX_BUS_STATE_ON:
    {
      /* Check if the BUS is already ON */
      (void)DEV_IsCommunicating(ptChannel, &lRet); /* lRet evaluated */
 8014a22:	f107 0314 	add.w	r3, r7, #20
 8014a26:	4619      	mov	r1, r3
 8014a28:	68f8      	ldr	r0, [r7, #12]
 8014a2a:	f7ff ff87 	bl	801493c <DEV_IsCommunicating>

      if( !*pulState &&
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d113      	bne.n	8014a5e <DEV_BusState+0x9e>
          (CIFX_DEV_NO_COM_FLAG == lRet) )
 8014a36:	697b      	ldr	r3, [r7, #20]
      if( !*pulState &&
 8014a38:	4a55      	ldr	r2, [pc, #340]	@ (8014b90 <DEV_BusState+0x1d0>)
 8014a3a:	4293      	cmp	r3, r2
 8014a3c:	d10f      	bne.n	8014a5e <DEV_BusState+0x9e>
      {
        /* BUS is OFF */
        int32_t lTemp = DEV_DoHostCOSChange(ptChannel,
 8014a3e:	683b      	ldr	r3, [r7, #0]
 8014a40:	9301      	str	r3, [sp, #4]
 8014a42:	4b54      	ldr	r3, [pc, #336]	@ (8014b94 <DEV_BusState+0x1d4>)
 8014a44:	9300      	str	r3, [sp, #0]
 8014a46:	2304      	movs	r3, #4
 8014a48:	2200      	movs	r2, #0
 8014a4a:	2106      	movs	r1, #6
 8014a4c:	68f8      	ldr	r0, [r7, #12]
 8014a4e:	f000 fc2d 	bl	80152ac <DEV_DoHostCOSChange>
 8014a52:	61b8      	str	r0, [r7, #24]
                                         HIL_APP_COS_BUS_ON_ENABLE,                      /* post clear mask */
                                         CIFX_DEV_BUS_STATE_ON_TIMEOUT,
                                         ulTimeout);
        /* Only update return value, if handshaking did not succeed, so
           we can wait for COM_BIT below */
        if(lTemp != CIFX_NO_ERROR)
 8014a54:	69bb      	ldr	r3, [r7, #24]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d001      	beq.n	8014a5e <DEV_BusState+0x9e>
          lRet = lTemp;
 8014a5a:	69bb      	ldr	r3, [r7, #24]
 8014a5c:	617b      	str	r3, [r7, #20]
      }

      if(ulTimeout && (CIFX_DEV_NO_COM_FLAG == lRet))
 8014a5e:	683b      	ldr	r3, [r7, #0]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	f000 8089 	beq.w	8014b78 <DEV_BusState+0x1b8>
 8014a66:	697b      	ldr	r3, [r7, #20]
 8014a68:	4a49      	ldr	r2, [pc, #292]	@ (8014b90 <DEV_BusState+0x1d0>)
 8014a6a:	4293      	cmp	r3, r2
 8014a6c:	f040 8084 	bne.w	8014b78 <DEV_BusState+0x1b8>
      {
        /* Wait for Bus is active if user want it */
        if (DEV_WaitForBitState( ptChannel, NCF_COMMUNICATING_BIT_NO, HIL_FLAGS_SET, ulTimeout))
 8014a70:	683b      	ldr	r3, [r7, #0]
 8014a72:	2203      	movs	r2, #3
 8014a74:	2100      	movs	r1, #0
 8014a76:	68f8      	ldr	r0, [r7, #12]
 8014a78:	f7ff fbb1 	bl	80141de <DEV_WaitForBitState>
 8014a7c:	4603      	mov	r3, r0
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d002      	beq.n	8014a88 <DEV_BusState+0xc8>
        {
          lRet = CIFX_NO_ERROR;
 8014a82:	2300      	movs	r3, #0
 8014a84:	617b      	str	r3, [r7, #20]
 8014a86:	e001      	b.n	8014a8c <DEV_BusState+0xcc>
        } else
        {
          /* Return Error */
          lRet = CIFX_DEV_NO_COM_FLAG;
 8014a88:	4b41      	ldr	r3, [pc, #260]	@ (8014b90 <DEV_BusState+0x1d0>)
 8014a8a:	617b      	str	r3, [r7, #20]
        }

        *pulState = (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) & HIL_COMM_COS_BUS_ON) ?
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	681a      	ldr	r2, [r3, #0]
 8014a90:	68fb      	ldr	r3, [r7, #12]
 8014a92:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8014a96:	4619      	mov	r1, r3
 8014a98:	4610      	mov	r0, r2
 8014a9a:	f000 fcc9 	bl	8015430 <HwIfRead32>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	f003 0304 	and.w	r3, r3, #4
                     CIFX_BUS_STATE_ON : CIFX_BUS_STATE_OFF;
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	bf14      	ite	ne
 8014aa8:	2301      	movne	r3, #1
 8014aaa:	2300      	moveq	r3, #0
 8014aac:	b2db      	uxtb	r3, r3
 8014aae:	461a      	mov	r2, r3
        *pulState = (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) & HIL_COMM_COS_BUS_ON) ?
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	601a      	str	r2, [r3, #0]
      }
    }
    break;
 8014ab4:	e060      	b.n	8014b78 <DEV_BusState+0x1b8>

    case CIFX_BUS_STATE_OFF:
    {
      int fWaitCommFlag = 1;
 8014ab6:	2301      	movs	r3, #1
 8014ab8:	61fb      	str	r3, [r7, #28]

      /* Check if the BUS is off */
      if(!DEV_IsReady(ptChannel))
 8014aba:	68f8      	ldr	r0, [r7, #12]
 8014abc:	f7ff fee8 	bl	8014890 <DEV_IsReady>
 8014ac0:	4603      	mov	r3, r0
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d104      	bne.n	8014ad0 <DEV_BusState+0x110>
      {
        lRet = CIFX_DEV_NOT_READY;
 8014ac6:	4b34      	ldr	r3, [pc, #208]	@ (8014b98 <DEV_BusState+0x1d8>)
 8014ac8:	617b      	str	r3, [r7, #20]
        fWaitCommFlag = 0;
 8014aca:	2300      	movs	r3, #0
 8014acc:	61fb      	str	r3, [r7, #28]
 8014ace:	e01e      	b.n	8014b0e <DEV_BusState+0x14e>

      } else if(*pulState || DEV_IsCommunicating(ptChannel, &lRet))
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d108      	bne.n	8014aea <DEV_BusState+0x12a>
 8014ad8:	f107 0314 	add.w	r3, r7, #20
 8014adc:	4619      	mov	r1, r3
 8014ade:	68f8      	ldr	r0, [r7, #12]
 8014ae0:	f7ff ff2c 	bl	801493c <DEV_IsCommunicating>
 8014ae4:	4603      	mov	r3, r0
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d011      	beq.n	8014b0e <DEV_BusState+0x14e>
      {
        /* BUS is ON */
        lRet = DEV_DoHostCOSChange(ptChannel,
 8014aea:	683b      	ldr	r3, [r7, #0]
 8014aec:	9301      	str	r3, [sp, #4]
 8014aee:	4b2b      	ldr	r3, [pc, #172]	@ (8014b9c <DEV_BusState+0x1dc>)
 8014af0:	9300      	str	r3, [sp, #0]
 8014af2:	2304      	movs	r3, #4
 8014af4:	2202      	movs	r2, #2
 8014af6:	2104      	movs	r1, #4
 8014af8:	68f8      	ldr	r0, [r7, #12]
 8014afa:	f000 fbd7 	bl	80152ac <DEV_DoHostCOSChange>
 8014afe:	4603      	mov	r3, r0
 8014b00:	617b      	str	r3, [r7, #20]
                                   HIL_APP_COS_BUS_ON_ENABLE,        /* post clear mask */
                                   CIFX_DEV_BUS_STATE_OFF_TIMEOUT,
                                   ulTimeout);


        if(CIFX_DEV_FUNCTION_FAILED == lRet)
 8014b02:	697b      	ldr	r3, [r7, #20]
 8014b04:	4a26      	ldr	r2, [pc, #152]	@ (8014ba0 <DEV_BusState+0x1e0>)
 8014b06:	4293      	cmp	r3, r2
 8014b08:	d101      	bne.n	8014b0e <DEV_BusState+0x14e>
        {
          fWaitCommFlag = 0;
 8014b0a:	2300      	movs	r3, #0
 8014b0c:	61fb      	str	r3, [r7, #28]
        }
      }

      /* Check if user wants to wait for the BUS state */
      if(ulTimeout && fWaitCommFlag)
 8014b0e:	683b      	ldr	r3, [r7, #0]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	d033      	beq.n	8014b7c <DEV_BusState+0x1bc>
 8014b14:	69fb      	ldr	r3, [r7, #28]
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d030      	beq.n	8014b7c <DEV_BusState+0x1bc>
      {
        /* Wait until BUS is OFF */
        if(DEV_WaitForBitState(ptChannel, NCF_COMMUNICATING_BIT_NO, HIL_FLAGS_CLEAR, ulTimeout))
 8014b1a:	683b      	ldr	r3, [r7, #0]
 8014b1c:	2202      	movs	r2, #2
 8014b1e:	2100      	movs	r1, #0
 8014b20:	68f8      	ldr	r0, [r7, #12]
 8014b22:	f7ff fb5c 	bl	80141de <DEV_WaitForBitState>
 8014b26:	4603      	mov	r3, r0
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d002      	beq.n	8014b32 <DEV_BusState+0x172>
        {
          /* Set actual state */
          lRet = CIFX_NO_ERROR;
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	617b      	str	r3, [r7, #20]
 8014b30:	e001      	b.n	8014b36 <DEV_BusState+0x176>
        } else
        {
          /* Return error */
          lRet = CIFX_DEV_BUS_STATE_OFF_TIMEOUT;
 8014b32:	4b1a      	ldr	r3, [pc, #104]	@ (8014b9c <DEV_BusState+0x1dc>)
 8014b34:	617b      	str	r3, [r7, #20]
        }

        *pulState = (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) & HIL_COMM_COS_BUS_ON) ?
 8014b36:	68fb      	ldr	r3, [r7, #12]
 8014b38:	681a      	ldr	r2, [r3, #0]
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8014b40:	4619      	mov	r1, r3
 8014b42:	4610      	mov	r0, r2
 8014b44:	f000 fc74 	bl	8015430 <HwIfRead32>
 8014b48:	4603      	mov	r3, r0
 8014b4a:	f003 0304 	and.w	r3, r3, #4
                     CIFX_BUS_STATE_ON : CIFX_BUS_STATE_OFF;
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	bf14      	ite	ne
 8014b52:	2301      	movne	r3, #1
 8014b54:	2300      	moveq	r3, #0
 8014b56:	b2db      	uxtb	r3, r3
 8014b58:	461a      	mov	r2, r3
        *pulState = (LE32_TO_HOST(HWIF_READ32(ptChannel->pvDeviceInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS)) & HIL_COMM_COS_BUS_ON) ?
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	601a      	str	r2, [r3, #0]
      }
    }
    break;
 8014b5e:	e00d      	b.n	8014b7c <DEV_BusState+0x1bc>

    case CIFX_BUS_STATE_GETSTATE:
    {
      /* Update the COS flags */
      if (0 == DEV_IsRunning(ptChannel))
 8014b60:	68f8      	ldr	r0, [r7, #12]
 8014b62:	f7ff fec1 	bl	80148e8 <DEV_IsRunning>
 8014b66:	4603      	mov	r3, r0
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d109      	bne.n	8014b80 <DEV_BusState+0x1c0>
        lRet = CIFX_DEV_NOT_RUNNING;
 8014b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8014ba4 <DEV_BusState+0x1e4>)
 8014b6e:	617b      	str	r3, [r7, #20]
    }
    break;
 8014b70:	e006      	b.n	8014b80 <DEV_BusState+0x1c0>

    default:
      /* Unknown command */
      lRet = CIFX_INVALID_COMMAND;
 8014b72:	4b0d      	ldr	r3, [pc, #52]	@ (8014ba8 <DEV_BusState+0x1e8>)
 8014b74:	617b      	str	r3, [r7, #20]
    break;
 8014b76:	e004      	b.n	8014b82 <DEV_BusState+0x1c2>
    break;
 8014b78:	bf00      	nop
 8014b7a:	e002      	b.n	8014b82 <DEV_BusState+0x1c2>
    break;
 8014b7c:	bf00      	nop
 8014b7e:	e000      	b.n	8014b82 <DEV_BusState+0x1c2>
    break;
 8014b80:	bf00      	nop

  }

  return lRet;
 8014b82:	697b      	ldr	r3, [r7, #20]
}
 8014b84:	4618      	mov	r0, r3
 8014b86:	3720      	adds	r7, #32
 8014b88:	46bd      	mov	sp, r7
 8014b8a:	bd80      	pop	{r7, pc}
 8014b8c:	800a0001 	.word	0x800a0001
 8014b90:	800c0021 	.word	0x800c0021
 8014b94:	800c002e 	.word	0x800c002e
 8014b98:	800c0011 	.word	0x800c0011
 8014b9c:	800c002f 	.word	0x800c002f
 8014ba0:	800c0025 	.word	0x800c0025
 8014ba4:	800c0012 	.word	0x800c0012
 8014ba8:	800a0006 	.word	0x800a0006

08014bac <DEV_GetHostState>:
*   \param pulState         returned host state (CIFX_HOST_STATE_READY /
*                           CIFX_HOST_STATE_NOT_READY)
*   \return CIFX_NO_ERROR on success, or CIFX_DEV_NOT_READY                  */
/*****************************************************************************/
int32_t DEV_GetHostState(PCHANNELINSTANCE ptChannel, uint32_t* pulState)
{
 8014bac:	b580      	push	{r7, lr}
 8014bae:	b082      	sub	sp, #8
 8014bb0:	af00      	add	r7, sp, #0
 8014bb2:	6078      	str	r0, [r7, #4]
 8014bb4:	6039      	str	r1, [r7, #0]
  /* Don't return any state if card is not ready */
  if(!DEV_IsReady(ptChannel))
 8014bb6:	6878      	ldr	r0, [r7, #4]
 8014bb8:	f7ff fe6a 	bl	8014890 <DEV_IsReady>
 8014bbc:	4603      	mov	r3, r0
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d101      	bne.n	8014bc6 <DEV_GetHostState+0x1a>
    return CIFX_DEV_NOT_READY;
 8014bc2:	4b07      	ldr	r3, [pc, #28]	@ (8014be0 <DEV_GetHostState+0x34>)
 8014bc4:	e007      	b.n	8014bd6 <DEV_GetHostState+0x2a>

  *pulState = (ptChannel->ulHostCOSFlags & HIL_APP_COS_APPLICATION_READY)? CIFX_HOST_STATE_READY : CIFX_HOST_STATE_NOT_READY;
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8014bcc:	f003 0201 	and.w	r2, r3, #1
 8014bd0:	683b      	ldr	r3, [r7, #0]
 8014bd2:	601a      	str	r2, [r3, #0]

  return CIFX_NO_ERROR;
 8014bd4:	2300      	movs	r3, #0
}
 8014bd6:	4618      	mov	r0, r3
 8014bd8:	3708      	adds	r7, #8
 8014bda:	46bd      	mov	sp, r7
 8014bdc:	bd80      	pop	{r7, pc}
 8014bde:	bf00      	nop
 8014be0:	800c0011 	.word	0x800c0011

08014be4 <DEV_SetHostState>:
*                           CIFX_HOST_STATE_NOT_READY)
*   \param ulTimeout        timeout to wait for communication to start/stop
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_SetHostState(PCHANNELINSTANCE ptChannel, uint32_t ulNewState, uint32_t ulTimeout)
{
 8014be4:	b580      	push	{r7, lr}
 8014be6:	b088      	sub	sp, #32
 8014be8:	af02      	add	r7, sp, #8
 8014bea:	60f8      	str	r0, [r7, #12]
 8014bec:	60b9      	str	r1, [r7, #8]
 8014bee:	607a      	str	r2, [r7, #4]
  int32_t lRet = CIFX_NO_ERROR;
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	617b      	str	r3, [r7, #20]

  UNREFERENCED_PARAMETER(ulTimeout);    /* prevent compiler warnings */

  /* Don't set host state if card is not configured */
  if(!DEV_IsReady(ptChannel))
 8014bf4:	68f8      	ldr	r0, [r7, #12]
 8014bf6:	f7ff fe4b 	bl	8014890 <DEV_IsReady>
 8014bfa:	4603      	mov	r3, r0
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d101      	bne.n	8014c04 <DEV_SetHostState+0x20>
    return CIFX_DEV_NOT_READY;
 8014c00:	4b2a      	ldr	r3, [pc, #168]	@ (8014cac <DEV_SetHostState+0xc8>)
 8014c02:	e04e      	b.n	8014ca2 <DEV_SetHostState+0xbe>

  switch(ulNewState)
 8014c04:	68bb      	ldr	r3, [r7, #8]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d003      	beq.n	8014c12 <DEV_SetHostState+0x2e>
 8014c0a:	68bb      	ldr	r3, [r7, #8]
 8014c0c:	2b01      	cmp	r3, #1
 8014c0e:	d022      	beq.n	8014c56 <DEV_SetHostState+0x72>
 8014c10:	e043      	b.n	8014c9a <DEV_SetHostState+0xb6>
  {
  case CIFX_HOST_STATE_NOT_READY:

    /* Check user timeout */
    if( 0 == ulTimeout)
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d112      	bne.n	8014c3e <DEV_SetHostState+0x5a>
    {
      /* Just set the state */
      /* Lock flag access */
      OS_EnterLock(ptChannel->pvLock);
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	699b      	ldr	r3, [r3, #24]
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	f7fb f95b 	bl	800fed8 <OS_EnterLock>

      /* Clear the application ready flag */
      ptChannel->ulHostCOSFlags &= ~HIL_APP_COS_APPLICATION_READY;
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8014c28:	f023 0201 	bic.w	r2, r3, #1
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

      /* Unlock flag access */
      OS_LeaveLock(ptChannel->pvLock);
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	699b      	ldr	r3, [r3, #24]
 8014c36:	4618      	mov	r0, r3
 8014c38:	f7fb f960 	bl	800fefc <OS_LeaveLock>
                                 HIL_APP_COS_APPLICATION_READY,  /* clear mask      */
                                 0,                              /* post clear mask */
                                 CIFX_DEV_HOST_STATE_CLEAR_TIMEOUT,
                                 ulTimeout);
    }
    break;
 8014c3c:	e030      	b.n	8014ca0 <DEV_SetHostState+0xbc>
      lRet = DEV_DoHostCOSChange(ptChannel,
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	9301      	str	r3, [sp, #4]
 8014c42:	4b1b      	ldr	r3, [pc, #108]	@ (8014cb0 <DEV_SetHostState+0xcc>)
 8014c44:	9300      	str	r3, [sp, #0]
 8014c46:	2300      	movs	r3, #0
 8014c48:	2201      	movs	r2, #1
 8014c4a:	2100      	movs	r1, #0
 8014c4c:	68f8      	ldr	r0, [r7, #12]
 8014c4e:	f000 fb2d 	bl	80152ac <DEV_DoHostCOSChange>
 8014c52:	6178      	str	r0, [r7, #20]
    break;
 8014c54:	e024      	b.n	8014ca0 <DEV_SetHostState+0xbc>

  case CIFX_HOST_STATE_READY:
    /* Check user timeout */
    if( 0 == ulTimeout)
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d112      	bne.n	8014c82 <DEV_SetHostState+0x9e>
    {
      /* Just set the state */
      /* Lock flag access */
      OS_EnterLock(ptChannel->pvLock);
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	699b      	ldr	r3, [r3, #24]
 8014c60:	4618      	mov	r0, r3
 8014c62:	f7fb f939 	bl	800fed8 <OS_EnterLock>

      /* Clear the application ready flag */
      ptChannel->ulHostCOSFlags |= HIL_APP_COS_APPLICATION_READY;
 8014c66:	68fb      	ldr	r3, [r7, #12]
 8014c68:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8014c6c:	f043 0201 	orr.w	r2, r3, #1
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

      /* Unlock flag access */
      OS_LeaveLock(ptChannel->pvLock);
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	699b      	ldr	r3, [r3, #24]
 8014c7a:	4618      	mov	r0, r3
 8014c7c:	f7fb f93e 	bl	800fefc <OS_LeaveLock>
                                 0,                              /* clear mask      */
                                 0,                              /* post clear mask */
                                 CIFX_DEV_HOST_STATE_SET_TIMEOUT,
                                 ulTimeout);
    }
    break;
 8014c80:	e00e      	b.n	8014ca0 <DEV_SetHostState+0xbc>
      lRet = DEV_DoHostCOSChange(ptChannel,
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	9301      	str	r3, [sp, #4]
 8014c86:	4b0b      	ldr	r3, [pc, #44]	@ (8014cb4 <DEV_SetHostState+0xd0>)
 8014c88:	9300      	str	r3, [sp, #0]
 8014c8a:	2300      	movs	r3, #0
 8014c8c:	2200      	movs	r2, #0
 8014c8e:	2101      	movs	r1, #1
 8014c90:	68f8      	ldr	r0, [r7, #12]
 8014c92:	f000 fb0b 	bl	80152ac <DEV_DoHostCOSChange>
 8014c96:	6178      	str	r0, [r7, #20]
    break;
 8014c98:	e002      	b.n	8014ca0 <DEV_SetHostState+0xbc>

  default:
    lRet = CIFX_INVALID_COMMAND;
 8014c9a:	4b07      	ldr	r3, [pc, #28]	@ (8014cb8 <DEV_SetHostState+0xd4>)
 8014c9c:	617b      	str	r3, [r7, #20]
    break;
 8014c9e:	bf00      	nop
  }

  return lRet;
 8014ca0:	697b      	ldr	r3, [r7, #20]
}
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	3718      	adds	r7, #24
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	bd80      	pop	{r7, pc}
 8014caa:	bf00      	nop
 8014cac:	800c0011 	.word	0x800c0011
 8014cb0:	800c002c 	.word	0x800c002c
 8014cb4:	800c002b 	.word	0x800c002b
 8014cb8:	800a0006 	.word	0x800a0006

08014cbc <DEV_DoChannelInit>:
*   \param ptChannel Channel instance
*   \param ulTimeout Timeout to wait for channel to become READY
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_DoChannelInit(PCHANNELINSTANCE ptChannel, uint32_t ulTimeout)
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	b088      	sub	sp, #32
 8014cc0:	af02      	add	r7, sp, #8
 8014cc2:	6078      	str	r0, [r7, #4]
 8014cc4:	6039      	str	r1, [r7, #0]
  int32_t         lRet        = CIFX_NO_ERROR;
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	617b      	str	r3, [r7, #20]
  PDEVICEINSTANCE ptDevInst   = (PDEVICEINSTANCE)ptChannel->pvDeviceInstance;
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	613b      	str	r3, [r7, #16]
  int             fRunning    = DEV_IsRunning(ptChannel);
 8014cd0:	6878      	ldr	r0, [r7, #4]
 8014cd2:	f7ff fe09 	bl	80148e8 <DEV_IsRunning>
 8014cd6:	60f8      	str	r0, [r7, #12]

  if(!OS_WaitMutex(ptChannel->pvInitMutex, CIFX_TO_WAIT_COS_CMD))
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	2114      	movs	r1, #20
 8014cde:	4618      	mov	r0, r3
 8014ce0:	f7fb f936 	bl	800ff50 <OS_WaitMutex>
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d10d      	bne.n	8014d06 <DEV_DoChannelInit+0x4a>
  {
    /* This should only happen, if the DEV_CheckCOSFlags function is still busy checking
       for COS changed on this channel */
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8014cea:	4b44      	ldr	r3, [pc, #272]	@ (8014dfc <DEV_DoChannelInit+0x140>)
 8014cec:	681b      	ldr	r3, [r3, #0]
 8014cee:	f003 0308 	and.w	r3, r3, #8
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d004      	beq.n	8014d00 <DEV_DoChannelInit+0x44>
    {
      USER_Trace(ptDevInst,
 8014cf6:	4a42      	ldr	r2, [pc, #264]	@ (8014e00 <DEV_DoChannelInit+0x144>)
 8014cf8:	2108      	movs	r1, #8
 8014cfa:	6938      	ldr	r0, [r7, #16]
 8014cfc:	f005 fd53 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_ERROR,
                "DEV_DoChannelInit(): Error getting Mutex. Access to device COS flags is locked!");
    }

    lRet = CIFX_DRV_CMD_ACTIVE;
 8014d00:	4b40      	ldr	r3, [pc, #256]	@ (8014e04 <DEV_DoChannelInit+0x148>)
 8014d02:	617b      	str	r3, [r7, #20]
 8014d04:	e075      	b.n	8014df2 <DEV_DoChannelInit+0x136>

  } else
  {
    lRet = DEV_DoHostCOSChange(ptChannel,
 8014d06:	2314      	movs	r3, #20
 8014d08:	9301      	str	r3, [sp, #4]
 8014d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8014e08 <DEV_DoChannelInit+0x14c>)
 8014d0c:	9300      	str	r3, [sp, #0]
 8014d0e:	2310      	movs	r3, #16
 8014d10:	2200      	movs	r2, #0
 8014d12:	2118      	movs	r1, #24
 8014d14:	6878      	ldr	r0, [r7, #4]
 8014d16:	f000 fac9 	bl	80152ac <DEV_DoHostCOSChange>
 8014d1a:	6178      	str	r0, [r7, #20]
                               HIL_APP_COS_INITIALIZATION_ENABLE,                              /* post clear mask */
                               CIFX_DEV_FUNCTION_FAILED,
                               CIFX_TO_WAIT_COS_CMD);

    /* Signal Initialisation */
    if(CIFX_NO_ERROR == lRet)
 8014d1c:	697b      	ldr	r3, [r7, #20]
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d162      	bne.n	8014de8 <DEV_DoChannelInit+0x12c>
    {
      /* The card has recognized the initialisation, so we can wait until the card has processed it*/
      /* Card was running before, so wait for running flag to vanish */
      if(fRunning)
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d035      	beq.n	8014d94 <DEV_DoChannelInit+0xd8>
      {
        /* Check if the Firmware has removed it's running flag,
            or if it's set now, and it was changed during last COS */
        if( (0 == (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_RUN)) ||
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8014d2e:	f003 0302 	and.w	r3, r3, #2
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d00d      	beq.n	8014d52 <DEV_DoChannelInit+0x96>
            ( (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_RUN) &&
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8014d3c:	f003 0302 	and.w	r3, r3, #2
        if( (0 == (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_RUN)) ||
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d012      	beq.n	8014d6a <DEV_DoChannelInit+0xae>
              (ptChannel->ulDeviceCOSFlagsChanged & HIL_COMM_COS_RUN) ) )
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8014d4a:	f003 0302 	and.w	r3, r3, #2
            ( (ptChannel->ulDeviceCOSFlags & HIL_COMM_COS_RUN) &&
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d00b      	beq.n	8014d6a <DEV_DoChannelInit+0xae>
        {
          /* FW already removed it's RUN Flag during Channel Init command sequence. No need to
              wait for running flag to vanish */
          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8014d52:	4b2a      	ldr	r3, [pc, #168]	@ (8014dfc <DEV_DoChannelInit+0x140>)
 8014d54:	681b      	ldr	r3, [r3, #0]
 8014d56:	f003 0301 	and.w	r3, r3, #1
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d01a      	beq.n	8014d94 <DEV_DoChannelInit+0xd8>
          {
            USER_Trace(ptDevInst,
 8014d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8014e0c <DEV_DoChannelInit+0x150>)
 8014d60:	2101      	movs	r1, #1
 8014d62:	6938      	ldr	r0, [r7, #16]
 8014d64:	f005 fd1f 	bl	801a7a6 <USER_Trace>
          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8014d68:	e014      	b.n	8014d94 <DEV_DoChannelInit+0xd8>
                      TRACE_LEVEL_DEBUG,
                      "DEV_DoChannelInit(): Firmware removed HIL_COMM_COS_RUN early! Skipping wait for NotRunning-State");
          }

        } else if( !DEV_WaitForNotRunning_Poll( ptChannel, CIFX_TO_WAIT_HW_RESET_ACTIVE))
 8014d6a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8014d6e:	6878      	ldr	r0, [r7, #4]
 8014d70:	f7ff fd1e 	bl	80147b0 <DEV_WaitForNotRunning_Poll>
 8014d74:	4603      	mov	r3, r0
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d10c      	bne.n	8014d94 <DEV_DoChannelInit+0xd8>
        {
          lRet = CIFX_DEV_RESET_TIMEOUT;
 8014d7a:	4b25      	ldr	r3, [pc, #148]	@ (8014e10 <DEV_DoChannelInit+0x154>)
 8014d7c:	617b      	str	r3, [r7, #20]
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8014d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8014dfc <DEV_DoChannelInit+0x140>)
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	f003 0308 	and.w	r3, r3, #8
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	d004      	beq.n	8014d94 <DEV_DoChannelInit+0xd8>
          {
            USER_Trace(ptDevInst,
 8014d8a:	4a22      	ldr	r2, [pc, #136]	@ (8014e14 <DEV_DoChannelInit+0x158>)
 8014d8c:	2108      	movs	r1, #8
 8014d8e:	6938      	ldr	r0, [r7, #16]
 8014d90:	f005 fd09 	bl	801a7a6 <USER_Trace>
          }
        }
      }

      /* Card is in restart */
      if(CIFX_NO_ERROR == lRet)
 8014d94:	697b      	ldr	r3, [r7, #20]
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d126      	bne.n	8014de8 <DEV_DoChannelInit+0x12c>
      {
        /* Check if user wants to wait until the card is READY again */
        /* now wait for the channel and it must be at least READY */
        uint32_t ulTempTimeout = ( CIFX_TO_WAIT_HW > ulTimeout) ? ulTimeout : CIFX_TO_WAIT_HW;
 8014d9a:	683b      	ldr	r3, [r7, #0]
 8014d9c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8014da0:	bf28      	it	cs
 8014da2:	f44f 63fa 	movcs.w	r3, #2000	@ 0x7d0
 8014da6:	60bb      	str	r3, [r7, #8]
        if( DEV_WaitForNotReady_Poll( ptChannel, ulTempTimeout) )
 8014da8:	68b9      	ldr	r1, [r7, #8]
 8014daa:	6878      	ldr	r0, [r7, #4]
 8014dac:	f7ff fbce 	bl	801454c <DEV_WaitForNotReady_Poll>
 8014db0:	4603      	mov	r3, r0
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d018      	beq.n	8014de8 <DEV_DoChannelInit+0x12c>
        {
          /* Firmware started after warm start process */
          if( 0 != ulTimeout)
 8014db6:	683b      	ldr	r3, [r7, #0]
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d015      	beq.n	8014de8 <DEV_DoChannelInit+0x12c>
          {
            /* now wait for the channel and it must be at least READY */
            if( !DEV_WaitForReady_Poll( ptChannel, ulTimeout) )
 8014dbc:	6839      	ldr	r1, [r7, #0]
 8014dbe:	6878      	ldr	r0, [r7, #4]
 8014dc0:	f7ff fc4e 	bl	8014660 <DEV_WaitForReady_Poll>
 8014dc4:	4603      	mov	r3, r0
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d10e      	bne.n	8014de8 <DEV_DoChannelInit+0x12c>
            {
              lRet = CIFX_DEV_NOT_READY;
 8014dca:	4b13      	ldr	r3, [pc, #76]	@ (8014e18 <DEV_DoChannelInit+0x15c>)
 8014dcc:	617b      	str	r3, [r7, #20]
              if(g_ulTraceLevel & TRACE_LEVEL_WARNING)
 8014dce:	4b0b      	ldr	r3, [pc, #44]	@ (8014dfc <DEV_DoChannelInit+0x140>)
 8014dd0:	681b      	ldr	r3, [r3, #0]
 8014dd2:	f003 0304 	and.w	r3, r3, #4
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d006      	beq.n	8014de8 <DEV_DoChannelInit+0x12c>
              {
                USER_Trace((PDEVICEINSTANCE)(ptChannel->pvDeviceInstance),
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	4a0f      	ldr	r2, [pc, #60]	@ (8014e1c <DEV_DoChannelInit+0x160>)
 8014de0:	2104      	movs	r1, #4
 8014de2:	4618      	mov	r0, r3
 8014de4:	f005 fcdf 	bl	801a7a6 <USER_Trace>
          }
        }
      }
    }

    OS_ReleaseMutex(ptChannel->pvInitMutex);
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	685b      	ldr	r3, [r3, #4]
 8014dec:	4618      	mov	r0, r3
 8014dee:	f7fb f8c3 	bl	800ff78 <OS_ReleaseMutex>
  }

  return lRet;
 8014df2:	697b      	ldr	r3, [r7, #20]
}
 8014df4:	4618      	mov	r0, r3
 8014df6:	3718      	adds	r7, #24
 8014df8:	46bd      	mov	sp, r7
 8014dfa:	bd80      	pop	{r7, pc}
 8014dfc:	20000080 	.word	0x20000080
 8014e00:	08020f50 	.word	0x08020f50
 8014e04:	800b0004 	.word	0x800b0004
 8014e08:	800c0025 	.word	0x800c0025
 8014e0c:	08020fa0 	.word	0x08020fa0
 8014e10:	800c0020 	.word	0x800c0020
 8014e14:	08021004 	.word	0x08021004
 8014e18:	800c0011 	.word	0x800c0011
 8014e1c:	0802104c 	.word	0x0802104c

08014e20 <DEV_Reset_Prepare>:
/*! Mark device to be in reset state and clear device internal structure for
*   reset preparation
*   \param ptDevInstance Device instance                                     */
/*****************************************************************************/
static void DEV_Reset_Prepare(PDEVICEINSTANCE ptDevInstance)
{
 8014e20:	b580      	push	{r7, lr}
 8014e22:	b084      	sub	sp, #16
 8014e24:	af00      	add	r7, sp, #0
 8014e26:	6078      	str	r0, [r7, #4]
  uint32_t ulIdx = 0;
 8014e28:	2300      	movs	r3, #0
 8014e2a:	60fb      	str	r3, [r7, #12]

  /* Reset is now active and DSR will ignore all incoming interrupts from now on */
  ptDevInstance->fResetActive = 1;
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	2201      	movs	r2, #1
 8014e30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Zero out all internal flags */
  OS_EnterLock(ptDevInstance->tSystemDevice.pvLock);
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014e3a:	4618      	mov	r0, r3
 8014e3c:	f7fb f84c 	bl	800fed8 <OS_EnterLock>
  ptDevInstance->tSystemDevice.usHostFlags = 0;
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	2200      	movs	r2, #0
 8014e44:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
  ptDevInstance->tSystemDevice.usNetxFlags = 0;
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	2200      	movs	r2, #0
 8014e4c:	f8a3 21b2 	strh.w	r2, [r3, #434]	@ 0x1b2
  OS_LeaveLock(ptDevInstance->tSystemDevice.pvLock);
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014e56:	4618      	mov	r0, r3
 8014e58:	f7fb f850 	bl	800fefc <OS_LeaveLock>

  for ( ulIdx = 0; ulIdx < ptDevInstance->ulCommChannelCount; ulIdx++)
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	60fb      	str	r3, [r7, #12]
 8014e60:	e040      	b.n	8014ee4 <DEV_Reset_Prepare+0xc4>
  {
    OS_EnterLock(ptDevInstance->pptCommChannels[ulIdx]->pvLock);
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	009b      	lsls	r3, r3, #2
 8014e6c:	4413      	add	r3, r2
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	699b      	ldr	r3, [r3, #24]
 8014e72:	4618      	mov	r0, r3
 8014e74:	f7fb f830 	bl	800fed8 <OS_EnterLock>
    ptDevInstance->pptCommChannels[ulIdx]->usHostFlags      = 0;
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	009b      	lsls	r3, r3, #2
 8014e82:	4413      	add	r3, r2
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	2200      	movs	r2, #0
 8014e88:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
    ptDevInstance->pptCommChannels[ulIdx]->usNetxFlags      = 0;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	009b      	lsls	r3, r3, #2
 8014e96:	4413      	add	r3, r2
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	2200      	movs	r2, #0
 8014e9c:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
    ptDevInstance->pptCommChannels[ulIdx]->ulDeviceCOSFlags = 0;
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	009b      	lsls	r3, r3, #2
 8014eaa:	4413      	add	r3, r2
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	2200      	movs	r2, #0
 8014eb0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    ptDevInstance->pptCommChannels[ulIdx]->ulHostCOSFlags   = 0;
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	009b      	lsls	r3, r3, #2
 8014ebe:	4413      	add	r3, r2
 8014ec0:	681b      	ldr	r3, [r3, #0]
 8014ec2:	2200      	movs	r2, #0
 8014ec4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    OS_LeaveLock(ptDevInstance->pptCommChannels[ulIdx]->pvLock);
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014ece:	68fb      	ldr	r3, [r7, #12]
 8014ed0:	009b      	lsls	r3, r3, #2
 8014ed2:	4413      	add	r3, r2
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	699b      	ldr	r3, [r3, #24]
 8014ed8:	4618      	mov	r0, r3
 8014eda:	f7fb f80f 	bl	800fefc <OS_LeaveLock>
  for ( ulIdx = 0; ulIdx < ptDevInstance->ulCommChannelCount; ulIdx++)
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	3301      	adds	r3, #1
 8014ee2:	60fb      	str	r3, [r7, #12]
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8014eea:	68fa      	ldr	r2, [r7, #12]
 8014eec:	429a      	cmp	r2, r3
 8014eee:	d3b8      	bcc.n	8014e62 <DEV_Reset_Prepare+0x42>
  }
}
 8014ef0:	bf00      	nop
 8014ef2:	bf00      	nop
 8014ef4:	3710      	adds	r7, #16
 8014ef6:	46bd      	mov	sp, r7
 8014ef8:	bd80      	pop	{r7, pc}

08014efa <DEV_Reset_Finish>:
/*****************************************************************************/
/*! After reset, re-read the device flags to continue communication
*   \param ptDevInstance Device instance                                     */
/*****************************************************************************/
static void DEV_Reset_Finish(PDEVICEINSTANCE ptDevInstance)
{
 8014efa:	b580      	push	{r7, lr}
 8014efc:	b084      	sub	sp, #16
 8014efe:	af00      	add	r7, sp, #0
 8014f00:	6078      	str	r0, [r7, #4]
  uint32_t ulIdx = 0;
 8014f02:	2300      	movs	r3, #0
 8014f04:	60fb      	str	r3, [r7, #12]

  /* Reset not active anymore */
  ptDevInstance->fResetActive = 0;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	2200      	movs	r2, #0
 8014f0a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Reset is finished, so we can now update our internal states */
  if(ptDevInstance->fIrqEnabled)
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	689b      	ldr	r3, [r3, #8]
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d007      	beq.n	8014f26 <DEV_Reset_Finish+0x2c>
  {
    (void)cifXTKitISRHandler(ptDevInstance,1);
 8014f16:	2101      	movs	r1, #1
 8014f18:	6878      	ldr	r0, [r7, #4]
 8014f1a:	f004 fb65 	bl	80195e8 <cifXTKitISRHandler>
    cifXTKitDSRHandler(ptDevInstance);
 8014f1e:	6878      	ldr	r0, [r7, #4]
 8014f20:	f004 fcd6 	bl	80198d0 <cifXTKitDSRHandler>
      DEV_ReadHandshakeFlags(ptDevInstance->pptCommChannels[ulIdx], 0, 0);
      OS_LeaveLock(ptDevInstance->pptCommChannels[ulIdx]->pvLock);
    }
  }

}
 8014f24:	e051      	b.n	8014fca <DEV_Reset_Finish+0xd0>
    OS_EnterLock(ptDevInstance->tSystemDevice.pvLock);
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	f7fa ffd3 	bl	800fed8 <OS_EnterLock>
    DEV_ReadHostFlags( &ptDevInstance->tSystemDevice, 0);
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	33f4      	adds	r3, #244	@ 0xf4
 8014f36:	2100      	movs	r1, #0
 8014f38:	4618      	mov	r0, r3
 8014f3a:	f7ff f9ea 	bl	8014312 <DEV_ReadHostFlags>
    DEV_ReadHandshakeFlags(&ptDevInstance->tSystemDevice, 1, 0);
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	33f4      	adds	r3, #244	@ 0xf4
 8014f42:	2200      	movs	r2, #0
 8014f44:	2101      	movs	r1, #1
 8014f46:	4618      	mov	r0, r3
 8014f48:	f7ff fa58 	bl	80143fc <DEV_ReadHandshakeFlags>
    OS_LeaveLock(ptDevInstance->tSystemDevice.pvLock);
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014f52:	4618      	mov	r0, r3
 8014f54:	f7fa ffd2 	bl	800fefc <OS_LeaveLock>
    for ( ulIdx = 0; ulIdx < ptDevInstance->ulCommChannelCount; ulIdx++)
 8014f58:	2300      	movs	r3, #0
 8014f5a:	60fb      	str	r3, [r7, #12]
 8014f5c:	e02f      	b.n	8014fbe <DEV_Reset_Finish+0xc4>
      OS_EnterLock(ptDevInstance->pptCommChannels[ulIdx]->pvLock);
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	009b      	lsls	r3, r3, #2
 8014f68:	4413      	add	r3, r2
 8014f6a:	681b      	ldr	r3, [r3, #0]
 8014f6c:	699b      	ldr	r3, [r3, #24]
 8014f6e:	4618      	mov	r0, r3
 8014f70:	f7fa ffb2 	bl	800fed8 <OS_EnterLock>
      DEV_ReadHostFlags( ptDevInstance->pptCommChannels[ulIdx], 1);
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	009b      	lsls	r3, r3, #2
 8014f7e:	4413      	add	r3, r2
 8014f80:	681b      	ldr	r3, [r3, #0]
 8014f82:	2101      	movs	r1, #1
 8014f84:	4618      	mov	r0, r3
 8014f86:	f7ff f9c4 	bl	8014312 <DEV_ReadHostFlags>
      DEV_ReadHandshakeFlags(ptDevInstance->pptCommChannels[ulIdx], 0, 0);
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	009b      	lsls	r3, r3, #2
 8014f94:	4413      	add	r3, r2
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	2200      	movs	r2, #0
 8014f9a:	2100      	movs	r1, #0
 8014f9c:	4618      	mov	r0, r3
 8014f9e:	f7ff fa2d 	bl	80143fc <DEV_ReadHandshakeFlags>
      OS_LeaveLock(ptDevInstance->pptCommChannels[ulIdx]->pvLock);
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	009b      	lsls	r3, r3, #2
 8014fac:	4413      	add	r3, r2
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	699b      	ldr	r3, [r3, #24]
 8014fb2:	4618      	mov	r0, r3
 8014fb4:	f7fa ffa2 	bl	800fefc <OS_LeaveLock>
    for ( ulIdx = 0; ulIdx < ptDevInstance->ulCommChannelCount; ulIdx++)
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	3301      	adds	r3, #1
 8014fbc:	60fb      	str	r3, [r7, #12]
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8014fc4:	68fa      	ldr	r2, [r7, #12]
 8014fc6:	429a      	cmp	r2, r3
 8014fc8:	d3c9      	bcc.n	8014f5e <DEV_Reset_Finish+0x64>
}
 8014fca:	bf00      	nop
 8014fcc:	3710      	adds	r7, #16
 8014fce:	46bd      	mov	sp, r7
 8014fd0:	bd80      	pop	{r7, pc}
	...

08014fd4 <DEV_Reset_Execute>:
*   \param bHostFlagsChange  Host Flags to be set in SystemChannel
*   \param fWaitOnDevice     Wait on device state if != 0
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t DEV_Reset_Execute(PDEVICEINSTANCE ptDevInstance, uint8_t bHostFlagsChange, uint8_t fWaitOnDevice)
{
 8014fd4:	b590      	push	{r4, r7, lr}
 8014fd6:	b08b      	sub	sp, #44	@ 0x2c
 8014fd8:	af02      	add	r7, sp, #8
 8014fda:	6078      	str	r0, [r7, #4]
 8014fdc:	460b      	mov	r3, r1
 8014fde:	70fb      	strb	r3, [r7, #3]
 8014fe0:	4613      	mov	r3, r2
 8014fe2:	70bb      	strb	r3, [r7, #2]
  PCHANNELINSTANCE          ptSysDevice  = &ptDevInstance->tSystemDevice;
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	33f4      	adds	r3, #244	@ 0xf4
 8014fe8:	61bb      	str	r3, [r7, #24]
  HIL_DPM_SYSTEM_CHANNEL_T* ptSysChannel = (HIL_DPM_SYSTEM_CHANNEL_T*)ptSysDevice->pbDPMChannelStart;
 8014fea:	69bb      	ldr	r3, [r7, #24]
 8014fec:	689b      	ldr	r3, [r3, #8]
 8014fee:	617b      	str	r3, [r7, #20]
  int32_t                   lRet         = CIFX_NO_ERROR;
 8014ff0:	2300      	movs	r3, #0
 8014ff2:	61fb      	str	r3, [r7, #28]
  uint8_t                   bHostFlags   = HWIF_READ8(ptDevInstance, ptSysDevice->ptHandshakeCell->t8Bit.bHostFlags);
 8014ff4:	69bb      	ldr	r3, [r7, #24]
 8014ff6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014ffa:	3303      	adds	r3, #3
 8014ffc:	4619      	mov	r1, r3
 8014ffe:	6878      	ldr	r0, [r7, #4]
 8015000:	f000 f9e8 	bl	80153d4 <HwIfRead8>
 8015004:	4603      	mov	r3, r0
 8015006:	74fb      	strb	r3, [r7, #19]

  /* Lock flag access */
  OS_EnterLock(ptSysDevice->pvLock);
 8015008:	69bb      	ldr	r3, [r7, #24]
 801500a:	699b      	ldr	r3, [r3, #24]
 801500c:	4618      	mov	r0, r3
 801500e:	f7fa ff63 	bl	800fed8 <OS_EnterLock>

  /* Insert the reset cookie */
  HWIF_WRITE32(ptDevInstance, ptSysChannel->tSystemControl.ulSystemCommandCOS, HOST_TO_LE32(HIL_SYS_RESET_COOKIE));
 8015012:	4b1c      	ldr	r3, [pc, #112]	@ (8015084 <DEV_Reset_Execute+0xb0>)
 8015014:	60fb      	str	r3, [r7, #12]
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801501c:	697b      	ldr	r3, [r7, #20]
 801501e:	f103 02b8 	add.w	r2, r3, #184	@ 0xb8
 8015022:	f107 030c 	add.w	r3, r7, #12
 8015026:	2104      	movs	r1, #4
 8015028:	9100      	str	r1, [sp, #0]
 801502a:	6879      	ldr	r1, [r7, #4]
 801502c:	2001      	movs	r0, #1
 801502e:	47a0      	blx	r4

  /* Activate the Reset */
  HWIF_WRITE8(ptDevInstance, ptSysDevice->ptHandshakeCell->t8Bit.bHostFlags, (bHostFlags | bHostFlagsChange));
 8015030:	7cfa      	ldrb	r2, [r7, #19]
 8015032:	78fb      	ldrb	r3, [r7, #3]
 8015034:	4313      	orrs	r3, r2
 8015036:	b2db      	uxtb	r3, r3
 8015038:	72fb      	strb	r3, [r7, #11]
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8015040:	69bb      	ldr	r3, [r7, #24]
 8015042:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8015046:	1cda      	adds	r2, r3, #3
 8015048:	f107 030b 	add.w	r3, r7, #11
 801504c:	2101      	movs	r1, #1
 801504e:	9100      	str	r1, [sp, #0]
 8015050:	6879      	ldr	r1, [r7, #4]
 8015052:	2001      	movs	r0, #1
 8015054:	47a0      	blx	r4

  /* Leave flag access */
  OS_LeaveLock(ptSysDevice->pvLock);
 8015056:	69bb      	ldr	r3, [r7, #24]
 8015058:	699b      	ldr	r3, [r3, #24]
 801505a:	4618      	mov	r0, r3
 801505c:	f7fa ff4e 	bl	800fefc <OS_LeaveLock>

  if( fWaitOnDevice)
 8015060:	78bb      	ldrb	r3, [r7, #2]
 8015062:	2b00      	cmp	r3, #0
 8015064:	d009      	beq.n	801507a <DEV_Reset_Execute+0xa6>
  {
    /* Wait until card has recognized the reset */
    if( !DEV_WaitForNotReady_Poll( ptSysDevice, CIFX_TO_WAIT_HW_RESET_ACTIVE))
 8015066:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 801506a:	69b8      	ldr	r0, [r7, #24]
 801506c:	f7ff fa6e 	bl	801454c <DEV_WaitForNotReady_Poll>
 8015070:	4603      	mov	r3, r0
 8015072:	2b00      	cmp	r3, #0
 8015074:	d101      	bne.n	801507a <DEV_Reset_Execute+0xa6>
      lRet = CIFX_DEV_RESET_TIMEOUT;
 8015076:	4b04      	ldr	r3, [pc, #16]	@ (8015088 <DEV_Reset_Execute+0xb4>)
 8015078:	61fb      	str	r3, [r7, #28]
  }

  return lRet;
 801507a:	69fb      	ldr	r3, [r7, #28]
}
 801507c:	4618      	mov	r0, r3
 801507e:	3724      	adds	r7, #36	@ 0x24
 8015080:	46bd      	mov	sp, r7
 8015082:	bd90      	pop	{r4, r7, pc}
 8015084:	55aa55aa 	.word	0x55aa55aa
 8015088:	800c0020 	.word	0x800c0020

0801508c <DEV_DoSystemStart>:
*   \param ulTimeout Timeout to wait for device to become ready
*   \param ulParam   Reset parameter
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t DEV_DoSystemStart(PCHANNELINSTANCE ptChannel, uint32_t ulTimeout, uint32_t ulParam )
{
 801508c:	b590      	push	{r4, r7, lr}
 801508e:	b093      	sub	sp, #76	@ 0x4c
 8015090:	af04      	add	r7, sp, #16
 8015092:	60f8      	str	r0, [r7, #12]
 8015094:	60b9      	str	r1, [r7, #8]
 8015096:	607a      	str	r2, [r7, #4]
  PDEVICEINSTANCE           ptDevInstance   = (PDEVICEINSTANCE)ptChannel->pvDeviceInstance;
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	681b      	ldr	r3, [r3, #0]
 801509c:	633b      	str	r3, [r7, #48]	@ 0x30
  PCHANNELINSTANCE          ptSysDevice     = &ptDevInstance->tSystemDevice;
 801509e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150a0:	33f4      	adds	r3, #244	@ 0xf4
 80150a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HIL_DPM_SYSTEM_CHANNEL_T* ptSysChannel    = (HIL_DPM_SYSTEM_CHANNEL_T*)ptSysDevice->pbDPMChannelStart;
 80150a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150a6:	689b      	ldr	r3, [r3, #8]
 80150a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t                  ulSystemStatus  = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemState.ulSystemStatus));
 80150aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80150ac:	33c4      	adds	r3, #196	@ 0xc4
 80150ae:	4619      	mov	r1, r3
 80150b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80150b2:	f000 f9bd 	bl	8015430 <HwIfRead32>
 80150b6:	6278      	str	r0, [r7, #36]	@ 0x24
  int32_t                   lRet            = CIFX_NO_ERROR;
 80150b8:	2300      	movs	r3, #0
 80150ba:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Card was running before, so wait for running flag to vanish */
  if(!DEV_IsReady(ptSysDevice))
 80150bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80150be:	f7ff fbe7 	bl	8014890 <DEV_IsReady>
 80150c2:	4603      	mov	r3, r0
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	d101      	bne.n	80150cc <DEV_DoSystemStart+0x40>
    return CIFX_DEV_NOT_READY;
 80150c8:	4b6d      	ldr	r3, [pc, #436]	@ (8015280 <DEV_DoSystemStart+0x1f4>)
 80150ca:	e0d5      	b.n	8015278 <DEV_DoSystemStart+0x1ec>

  if(!OS_WaitMutex(ptDevInstance->tSystemDevice.pvInitMutex, CIFX_TO_WAIT_COS_CMD))
 80150cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150ce:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80150d2:	2114      	movs	r1, #20
 80150d4:	4618      	mov	r0, r3
 80150d6:	f7fa ff3b 	bl	800ff50 <OS_WaitMutex>
 80150da:	4603      	mov	r3, r0
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d10d      	bne.n	80150fc <DEV_DoSystemStart+0x70>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80150e0:	4b68      	ldr	r3, [pc, #416]	@ (8015284 <DEV_DoSystemStart+0x1f8>)
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	f003 0308 	and.w	r3, r3, #8
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d004      	beq.n	80150f6 <DEV_DoSystemStart+0x6a>
    {
      USER_Trace(ptDevInstance,
 80150ec:	4a66      	ldr	r2, [pc, #408]	@ (8015288 <DEV_DoSystemStart+0x1fc>)
 80150ee:	2108      	movs	r1, #8
 80150f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80150f2:	f005 fb58 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_ERROR,
                "DEV_DoSystemStart(): Error locking access to device!");
    }

    lRet = CIFX_DRV_INIT_STATE_ERROR;
 80150f6:	4b65      	ldr	r3, [pc, #404]	@ (801528c <DEV_DoSystemStart+0x200>)
 80150f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80150fa:	e0bc      	b.n	8015276 <DEV_DoSystemStart+0x1ea>
  }else
  {
    /* Set SystemControl value in the DPM to signal RESET "ONLY SYSTEM CHANNEL" */
    /* this is a coldstart and does not use any parameters                      */
    uint32_t ulSystemControl = HIL_SYS_CONTROL_RESET_MODE_COLDSTART | (ulParam & HIL_SYS_CONTROL_RESET_PARAM_FLAG_MASK);
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	f023 030f 	bic.w	r3, r3, #15
 8015102:	623b      	str	r3, [r7, #32]
    HWIF_WRITE32(ptDevInstance, ptSysChannel->tSystemControl.ulSystemControl, HOST_TO_LE32((ulSystemControl)));
 8015104:	6a3b      	ldr	r3, [r7, #32]
 8015106:	61fb      	str	r3, [r7, #28]
 8015108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801510a:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801510e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015110:	f103 02bc 	add.w	r2, r3, #188	@ 0xbc
 8015114:	f107 031c 	add.w	r3, r7, #28
 8015118:	2104      	movs	r1, #4
 801511a:	9100      	str	r1, [sp, #0]
 801511c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801511e:	2001      	movs	r0, #1
 8015120:	47a0      	blx	r4

    if ( HIL_SYS_STATUS_IDPM == (HIL_SYS_STATUS_IDPM & ulSystemStatus) &&
 8015122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015124:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8015128:	2b00      	cmp	r3, #0
 801512a:	d00b      	beq.n	8015144 <DEV_DoSystemStart+0xb8>
         HIL_SYS_STATUS_APP  == (HIL_SYS_STATUS_APP  & ulSystemStatus) )
 801512c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801512e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ( HIL_SYS_STATUS_IDPM == (HIL_SYS_STATUS_IDPM & ulSystemStatus) &&
 8015132:	2b00      	cmp	r3, #0
 8015134:	d006      	beq.n	8015144 <DEV_DoSystemStart+0xb8>
       * will be executed. We just signal the reset state to the COM CPU by using the HSF_RESET flag */

      /* Activate the Reset */
      /* ATTENTION: Do not wait on the device, because the reset will be handled by the COM-CPU, */
      /*            and tehrefore the APP CPU has to remove its MCP_CPU_ID_APP0 bit (see netX MCP register). */
      lRet = DEV_Reset_Execute(ptDevInstance, HSF_RESET, 0 );
 8015136:	2200      	movs	r2, #0
 8015138:	2101      	movs	r1, #1
 801513a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801513c:	f7ff ff4a 	bl	8014fd4 <DEV_Reset_Execute>
 8015140:	6378      	str	r0, [r7, #52]	@ 0x34
 8015142:	e092      	b.n	801526a <DEV_DoSystemStart+0x1de>

    } else
    {
      /* Prepare reset */
      DEV_Reset_Prepare(ptDevInstance);
 8015144:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015146:	f7ff fe6b 	bl	8014e20 <DEV_Reset_Prepare>

      /* Perform the Reset */
      lRet = DEV_Reset_Execute(ptDevInstance, HSF_RESET, 1);
 801514a:	2201      	movs	r2, #1
 801514c:	2101      	movs	r1, #1
 801514e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015150:	f7ff ff40 	bl	8014fd4 <DEV_Reset_Execute>
 8015154:	6378      	str	r0, [r7, #52]	@ 0x34

      if((CIFX_NO_ERROR != lRet) && (g_ulTraceLevel & TRACE_LEVEL_ERROR))
 8015156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015158:	2b00      	cmp	r3, #0
 801515a:	d00a      	beq.n	8015172 <DEV_DoSystemStart+0xe6>
 801515c:	4b49      	ldr	r3, [pc, #292]	@ (8015284 <DEV_DoSystemStart+0x1f8>)
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	f003 0308 	and.w	r3, r3, #8
 8015164:	2b00      	cmp	r3, #0
 8015166:	d004      	beq.n	8015172 <DEV_DoSystemStart+0xe6>
      {
        USER_Trace(ptDevInstance,
 8015168:	4a49      	ldr	r2, [pc, #292]	@ (8015290 <DEV_DoSystemStart+0x204>)
 801516a:	2108      	movs	r1, #8
 801516c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801516e:	f005 fb1a 	bl	801a7a6 <USER_Trace>
                  TRACE_LEVEL_ERROR,
                  "DEV_DoSystemStart(): Error waiting for device to leave READY state!");
      }

      /* Now wait for the card to come back */
      if(CIFX_NO_ERROR == lRet)
 8015172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015174:	2b00      	cmp	r3, #0
 8015176:	d12f      	bne.n	80151d8 <DEV_DoSystemStart+0x14c>
      {
        /* Prohibit access to possibly uninitialized PCI memory during reset of netX4000 based PCI devices.
           Timeout of 1s was communicated to be the upper boundary. */
        if( (ptDevInstance->fPCICard) &&
 8015178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801517a:	68db      	ldr	r3, [r3, #12]
 801517c:	2b00      	cmp	r3, #0
 801517e:	d00d      	beq.n	801519c <DEV_DoSystemStart+0x110>
            (( eCHIP_TYPE_NETX4000 == ptDevInstance->eChipType) ||
 8015180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015182:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
        if( (ptDevInstance->fPCICard) &&
 8015186:	2b07      	cmp	r3, #7
 8015188:	d004      	beq.n	8015194 <DEV_DoSystemStart+0x108>
             ( eCHIP_TYPE_NETX4100 == ptDevInstance->eChipType)  )  )
 801518a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801518c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
            (( eCHIP_TYPE_NETX4000 == ptDevInstance->eChipType) ||
 8015190:	2b08      	cmp	r3, #8
 8015192:	d103      	bne.n	801519c <DEV_DoSystemStart+0x110>
          OS_Sleep(1000);
 8015194:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015198:	f7fa fe60 	bl	800fe5c <OS_Sleep>

        /* now wait for card to become READY */
        if( !DEV_WaitForReady_Poll( ptSysDevice, ( 0 == ulTimeout) ? CIFX_TO_WAIT_HW : ulTimeout) )
 801519c:	68bb      	ldr	r3, [r7, #8]
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d001      	beq.n	80151a6 <DEV_DoSystemStart+0x11a>
 80151a2:	68bb      	ldr	r3, [r7, #8]
 80151a4:	e001      	b.n	80151aa <DEV_DoSystemStart+0x11e>
 80151a6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80151aa:	4619      	mov	r1, r3
 80151ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80151ae:	f7ff fa57 	bl	8014660 <DEV_WaitForReady_Poll>
 80151b2:	4603      	mov	r3, r0
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d10c      	bne.n	80151d2 <DEV_DoSystemStart+0x146>
        {
          lRet = CIFX_DEV_NOT_READY;
 80151b8:	4b31      	ldr	r3, [pc, #196]	@ (8015280 <DEV_DoSystemStart+0x1f4>)
 80151ba:	637b      	str	r3, [r7, #52]	@ 0x34

          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80151bc:	4b31      	ldr	r3, [pc, #196]	@ (8015284 <DEV_DoSystemStart+0x1f8>)
 80151be:	681b      	ldr	r3, [r3, #0]
 80151c0:	f003 0308 	and.w	r3, r3, #8
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d004      	beq.n	80151d2 <DEV_DoSystemStart+0x146>
          {
            USER_Trace(ptDevInstance,
 80151c8:	4a32      	ldr	r2, [pc, #200]	@ (8015294 <DEV_DoSystemStart+0x208>)
 80151ca:	2108      	movs	r1, #8
 80151cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80151ce:	f005 faea 	bl	801a7a6 <USER_Trace>
                      "DEV_DoSystemStart(): Error waiting for device to become ready!");
          }
        }

        /* Re-read device handshake flags */
        DEV_Reset_Finish(ptDevInstance);
 80151d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80151d4:	f7ff fe91 	bl	8014efa <DEV_Reset_Finish>
      }

      /* it is not possible to distinguish between success and failure since do not know the correct state after reset */
      /* so write meaningful dpm content into log file, to let the user verify current system state                    */
      if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80151d8:	4b2a      	ldr	r3, [pc, #168]	@ (8015284 <DEV_DoSystemStart+0x1f8>)
 80151da:	681b      	ldr	r3, [r3, #0]
 80151dc:	f003 0301 	and.w	r3, r3, #1
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d042      	beq.n	801526a <DEV_DoSystemStart+0x1de>
      {
        char szCookie[5];

        HWIF_READN(ptDevInstance, szCookie, ptDevInstance->pbDPM, 4);
 80151e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151e6:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 80151ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151ec:	6a1a      	ldr	r2, [r3, #32]
 80151ee:	f107 0314 	add.w	r3, r7, #20
 80151f2:	2104      	movs	r1, #4
 80151f4:	9100      	str	r1, [sp, #0]
 80151f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80151f8:	2000      	movs	r0, #0
 80151fa:	47a0      	blx	r4
        /* split messages for better readability */
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, "DEV_DoSystemStart(): (system status after reset)");
 80151fc:	4a26      	ldr	r2, [pc, #152]	@ (8015298 <DEV_DoSystemStart+0x20c>)
 80151fe:	2101      	movs	r1, #1
 8015200:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015202:	f005 fad0 	bl	801a7a6 <USER_Trace>
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -DPM-Cookie    : '%02X','%02X','%02X','%02X'",
                   szCookie[0],
 8015206:	7d3b      	ldrb	r3, [r7, #20]
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -DPM-Cookie    : '%02X','%02X','%02X','%02X'",
 8015208:	4618      	mov	r0, r3
                   szCookie[1],
 801520a:	7d7b      	ldrb	r3, [r7, #21]
                   szCookie[2],
 801520c:	7dba      	ldrb	r2, [r7, #22]
                   szCookie[3]);
 801520e:	7df9      	ldrb	r1, [r7, #23]
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -DPM-Cookie    : '%02X','%02X','%02X','%02X'",
 8015210:	9102      	str	r1, [sp, #8]
 8015212:	9201      	str	r2, [sp, #4]
 8015214:	9300      	str	r3, [sp, #0]
 8015216:	4603      	mov	r3, r0
 8015218:	4a20      	ldr	r2, [pc, #128]	@ (801529c <DEV_DoSystemStart+0x210>)
 801521a:	2101      	movs	r1, #1
 801521c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801521e:	f005 fac2 	bl	801a7a6 <USER_Trace>
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -System Status : 0x%X",
                   LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemState.ulSystemStatus)) );
 8015222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015224:	33c4      	adds	r3, #196	@ 0xc4
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -System Status : 0x%X",
 8015226:	4619      	mov	r1, r3
 8015228:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801522a:	f000 f901 	bl	8015430 <HwIfRead32>
 801522e:	4603      	mov	r3, r0
 8015230:	4a1b      	ldr	r2, [pc, #108]	@ (80152a0 <DEV_DoSystemStart+0x214>)
 8015232:	2101      	movs	r1, #1
 8015234:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015236:	f005 fab6 	bl	801a7a6 <USER_Trace>
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -System Error  : 0x%X",
                   LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemState.ulSystemError)) );
 801523a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801523c:	33c8      	adds	r3, #200	@ 0xc8
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -System Error  : 0x%X",
 801523e:	4619      	mov	r1, r3
 8015240:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015242:	f000 f8f5 	bl	8015430 <HwIfRead32>
 8015246:	4603      	mov	r3, r0
 8015248:	4a16      	ldr	r2, [pc, #88]	@ (80152a4 <DEV_DoSystemStart+0x218>)
 801524a:	2101      	movs	r1, #1
 801524c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801524e:	f005 faaa 	bl	801a7a6 <USER_Trace>
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -Boot Error    : 0x%X",
                   LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemState.ulBootError)) );
 8015252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015254:	33cc      	adds	r3, #204	@ 0xcc
        USER_Trace(ptDevInstance, TRACE_LEVEL_DEBUG, " -Boot Error    : 0x%X",
 8015256:	4619      	mov	r1, r3
 8015258:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801525a:	f000 f8e9 	bl	8015430 <HwIfRead32>
 801525e:	4603      	mov	r3, r0
 8015260:	4a11      	ldr	r2, [pc, #68]	@ (80152a8 <DEV_DoSystemStart+0x21c>)
 8015262:	2101      	movs	r1, #1
 8015264:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015266:	f005 fa9e 	bl	801a7a6 <USER_Trace>
      }
    }

    OS_ReleaseMutex(ptDevInstance->tSystemDevice.pvInitMutex);
 801526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801526c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8015270:	4618      	mov	r0, r3
 8015272:	f7fa fe81 	bl	800ff78 <OS_ReleaseMutex>
  }

  return lRet;
 8015276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015278:	4618      	mov	r0, r3
 801527a:	373c      	adds	r7, #60	@ 0x3c
 801527c:	46bd      	mov	sp, r7
 801527e:	bd90      	pop	{r4, r7, pc}
 8015280:	800c0011 	.word	0x800c0011
 8015284:	20000080 	.word	0x20000080
 8015288:	08021094 	.word	0x08021094
 801528c:	800b0002 	.word	0x800b0002
 8015290:	080210cc 	.word	0x080210cc
 8015294:	08021110 	.word	0x08021110
 8015298:	08021150 	.word	0x08021150
 801529c:	08021184 	.word	0x08021184
 80152a0:	080211b4 	.word	0x080211b4
 80152a4:	080211cc 	.word	0x080211cc
 80152a8:	080211e4 	.word	0x080211e4

080152ac <DEV_DoHostCOSChange>:
/*****************************************************************************/
int32_t DEV_DoHostCOSChange(PCHANNELINSTANCE ptChannel,
                         uint32_t ulSetCOSMask,       uint32_t ulClearCOSMask,
                         uint32_t ulPostClearCOSMask, int32_t lSignallingError,
                         uint32_t ulTimeout)
{
 80152ac:	b590      	push	{r4, r7, lr}
 80152ae:	b089      	sub	sp, #36	@ 0x24
 80152b0:	af02      	add	r7, sp, #8
 80152b2:	60f8      	str	r0, [r7, #12]
 80152b4:	60b9      	str	r1, [r7, #8]
 80152b6:	607a      	str	r2, [r7, #4]
 80152b8:	603b      	str	r3, [r7, #0]
  int32_t lRet = CIFX_NO_ERROR;
 80152ba:	2300      	movs	r3, #0
 80152bc:	617b      	str	r3, [r7, #20]

  /* Check if we are able to send a COS command */
  if( !DEV_WaitForBitState( ptChannel, HCF_HOST_COS_CMD_BIT_NO, HIL_FLAGS_EQUAL, ulTimeout))
 80152be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152c0:	2200      	movs	r2, #0
 80152c2:	2102      	movs	r1, #2
 80152c4:	68f8      	ldr	r0, [r7, #12]
 80152c6:	f7fe ff8a 	bl	80141de <DEV_WaitForBitState>
 80152ca:	4603      	mov	r3, r0
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d123      	bne.n	8015318 <DEV_DoHostCOSChange+0x6c>
  {
    /* Wait for access to COS bits failed */

    if(0 == ulTimeout)
 80152d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d11d      	bne.n	8015312 <DEV_DoHostCOSChange+0x66>
    {
      /* User did not want to wait, so remember his flags, and update them with
         next COS handshake. PostClearMask will be cleared by DSR or DEV_CheckCOSFlags() */
      OS_EnterLock(ptChannel->pvLock);
 80152d6:	68fb      	ldr	r3, [r7, #12]
 80152d8:	699b      	ldr	r3, [r3, #24]
 80152da:	4618      	mov	r0, r3
 80152dc:	f7fa fdfc 	bl	800fed8 <OS_EnterLock>

      ptChannel->ulHostCOSFlags |= ulSetCOSMask;
 80152e0:	68fb      	ldr	r3, [r7, #12]
 80152e2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80152e6:	68bb      	ldr	r3, [r7, #8]
 80152e8:	431a      	orrs	r2, r3
 80152ea:	68fb      	ldr	r3, [r7, #12]
 80152ec:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
      ptChannel->ulHostCOSFlags &= ~ulClearCOSMask;
 80152f0:	68fb      	ldr	r3, [r7, #12]
 80152f2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	43db      	mvns	r3, r3
 80152fa:	401a      	ands	r2, r3
 80152fc:	68fb      	ldr	r3, [r7, #12]
 80152fe:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

      OS_LeaveLock(ptChannel->pvLock);
 8015302:	68fb      	ldr	r3, [r7, #12]
 8015304:	699b      	ldr	r3, [r3, #24]
 8015306:	4618      	mov	r0, r3
 8015308:	f7fa fdf8 	bl	800fefc <OS_LeaveLock>

      lRet = CIFX_NO_ERROR;
 801530c:	2300      	movs	r3, #0
 801530e:	617b      	str	r3, [r7, #20]
 8015310:	e059      	b.n	80153c6 <DEV_DoHostCOSChange+0x11a>

    } else
    {
      lRet = CIFX_DEV_FUNCTION_FAILED;
 8015312:	4b2f      	ldr	r3, [pc, #188]	@ (80153d0 <DEV_DoHostCOSChange+0x124>)
 8015314:	617b      	str	r3, [r7, #20]
 8015316:	e056      	b.n	80153c6 <DEV_DoHostCOSChange+0x11a>
    }

  } else
  {
    /* Lock flag access */
    OS_EnterLock(ptChannel->pvLock);
 8015318:	68fb      	ldr	r3, [r7, #12]
 801531a:	699b      	ldr	r3, [r3, #24]
 801531c:	4618      	mov	r0, r3
 801531e:	f7fa fddb 	bl	800fed8 <OS_EnterLock>

    ptChannel->ulHostCOSFlags |= ulSetCOSMask;
 8015322:	68fb      	ldr	r3, [r7, #12]
 8015324:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	431a      	orrs	r2, r3
 801532c:	68fb      	ldr	r3, [r7, #12]
 801532e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    ptChannel->ulHostCOSFlags &= ~ulClearCOSMask;
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	43db      	mvns	r3, r3
 801533c:	401a      	ands	r2, r3
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

    HWIF_WRITE32(ptChannel->pvDeviceInstance, ptChannel->ptControlBlock->ulApplicationCOS, HOST_TO_LE32(ptChannel->ulHostCOSFlags));
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 801534a:	613b      	str	r3, [r7, #16]
 801534c:	68fb      	ldr	r3, [r7, #12]
 801534e:	681b      	ldr	r3, [r3, #0]
 8015350:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8015354:	68fb      	ldr	r3, [r7, #12]
 8015356:	6819      	ldr	r1, [r3, #0]
 8015358:	68fb      	ldr	r3, [r7, #12]
 801535a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 801535e:	4618      	mov	r0, r3
 8015360:	f107 0310 	add.w	r3, r7, #16
 8015364:	2204      	movs	r2, #4
 8015366:	9200      	str	r2, [sp, #0]
 8015368:	4602      	mov	r2, r0
 801536a:	2001      	movs	r0, #1
 801536c:	47a0      	blx	r4
    ptChannel->ulHostCOSFlagsSaved = ptChannel->ulHostCOSFlags;
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

    DEV_ToggleBit(ptChannel, HCF_HOST_COS_CMD);
 801537a:	2104      	movs	r1, #4
 801537c:	68f8      	ldr	r0, [r7, #12]
 801537e:	f7fe ff86 	bl	801428e <DEV_ToggleBit>

    /* Reset the enable bit in the local flags */
    ptChannel->ulHostCOSFlags &= ~ulPostClearCOSMask;
 8015382:	68fb      	ldr	r3, [r7, #12]
 8015384:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8015388:	683b      	ldr	r3, [r7, #0]
 801538a:	43db      	mvns	r3, r3
 801538c:	401a      	ands	r2, r3
 801538e:	68fb      	ldr	r3, [r7, #12]
 8015390:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

    /* Unlock flag access */
    OS_LeaveLock(ptChannel->pvLock);
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	699b      	ldr	r3, [r3, #24]
 8015398:	4618      	mov	r0, r3
 801539a:	f7fa fdaf 	bl	800fefc <OS_LeaveLock>

    /* Wait until card has acknowledged the COS flag */
    if( !DEV_WaitForBitState( ptChannel, HCF_HOST_COS_CMD_BIT_NO, HIL_FLAGS_EQUAL, ulTimeout))
 801539e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153a0:	2200      	movs	r2, #0
 80153a2:	2102      	movs	r1, #2
 80153a4:	68f8      	ldr	r0, [r7, #12]
 80153a6:	f7fe ff1a 	bl	80141de <DEV_WaitForBitState>
 80153aa:	4603      	mov	r3, r0
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	d108      	bne.n	80153c2 <DEV_DoHostCOSChange+0x116>
    {
      /* Wait for acknowledge from FW to COS handshake failed */
      if(0 == ulTimeout)
 80153b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d102      	bne.n	80153bc <DEV_DoHostCOSChange+0x110>
      {
        /* User did not want to wait, so tell him everything is OK */
        lRet = CIFX_NO_ERROR;
 80153b6:	2300      	movs	r3, #0
 80153b8:	617b      	str	r3, [r7, #20]
 80153ba:	e004      	b.n	80153c6 <DEV_DoHostCOSChange+0x11a>
      } else
      {
        lRet = lSignallingError;
 80153bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153be:	617b      	str	r3, [r7, #20]
 80153c0:	e001      	b.n	80153c6 <DEV_DoHostCOSChange+0x11a>
      }
    } else
    {
      lRet = CIFX_NO_ERROR;
 80153c2:	2300      	movs	r3, #0
 80153c4:	617b      	str	r3, [r7, #20]
    }
  }

  return lRet;
 80153c6:	697b      	ldr	r3, [r7, #20]
}
 80153c8:	4618      	mov	r0, r3
 80153ca:	371c      	adds	r7, #28
 80153cc:	46bd      	mov	sp, r7
 80153ce:	bd90      	pop	{r4, r7, pc}
 80153d0:	800c0025 	.word	0x800c0025

080153d4 <HwIfRead8>:
*   \param ptDev Device instance
*   \param pvSrc DPM address to read from
*   \return Byte read from DPM                                               */
/*****************************************************************************/
uint8_t HwIfRead8(PDEVICEINSTANCE ptDev, void* pvSrc)
{
 80153d4:	b590      	push	{r4, r7, lr}
 80153d6:	b087      	sub	sp, #28
 80153d8:	af02      	add	r7, sp, #8
 80153da:	6078      	str	r0, [r7, #4]
 80153dc:	6039      	str	r1, [r7, #0]
  uint8_t bData = 0;
 80153de:	2300      	movs	r3, #0
 80153e0:	73fb      	strb	r3, [r7, #15]
  (void)ptDev->pfnHwIfRead(1, ptDev, pvSrc, &bData, sizeof(bData));
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 80153e8:	f107 030f 	add.w	r3, r7, #15
 80153ec:	2201      	movs	r2, #1
 80153ee:	9200      	str	r2, [sp, #0]
 80153f0:	683a      	ldr	r2, [r7, #0]
 80153f2:	6879      	ldr	r1, [r7, #4]
 80153f4:	2001      	movs	r0, #1
 80153f6:	47a0      	blx	r4
  return bData;
 80153f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80153fa:	4618      	mov	r0, r3
 80153fc:	3714      	adds	r7, #20
 80153fe:	46bd      	mov	sp, r7
 8015400:	bd90      	pop	{r4, r7, pc}

08015402 <HwIfRead16>:
*   \param ptDev Device instance
*   \param pvSrc DPM address to read from
*   \return Word read from DPM                                               */
/*****************************************************************************/
uint16_t HwIfRead16(PDEVICEINSTANCE ptDev, void* pvSrc)
{
 8015402:	b590      	push	{r4, r7, lr}
 8015404:	b087      	sub	sp, #28
 8015406:	af02      	add	r7, sp, #8
 8015408:	6078      	str	r0, [r7, #4]
 801540a:	6039      	str	r1, [r7, #0]
  uint16_t usData = 0;
 801540c:	2300      	movs	r3, #0
 801540e:	81fb      	strh	r3, [r7, #14]
  (void)ptDev->pfnHwIfRead(1, ptDev, pvSrc, &usData, sizeof(usData));
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8015416:	f107 030e 	add.w	r3, r7, #14
 801541a:	2202      	movs	r2, #2
 801541c:	9200      	str	r2, [sp, #0]
 801541e:	683a      	ldr	r2, [r7, #0]
 8015420:	6879      	ldr	r1, [r7, #4]
 8015422:	2001      	movs	r0, #1
 8015424:	47a0      	blx	r4
  return usData;
 8015426:	89fb      	ldrh	r3, [r7, #14]
}
 8015428:	4618      	mov	r0, r3
 801542a:	3714      	adds	r7, #20
 801542c:	46bd      	mov	sp, r7
 801542e:	bd90      	pop	{r4, r7, pc}

08015430 <HwIfRead32>:
*   \param ptDev Device instance
*   \param pvSrc DPM address to read from
*   \return Double word read from DPM                                        */
/*****************************************************************************/
uint32_t HwIfRead32(PDEVICEINSTANCE ptDev, void* pvSrc)
{
 8015430:	b590      	push	{r4, r7, lr}
 8015432:	b087      	sub	sp, #28
 8015434:	af02      	add	r7, sp, #8
 8015436:	6078      	str	r0, [r7, #4]
 8015438:	6039      	str	r1, [r7, #0]
  uint32_t ulData = 0;
 801543a:	2300      	movs	r3, #0
 801543c:	60fb      	str	r3, [r7, #12]
  (void)ptDev->pfnHwIfRead(1, ptDev, pvSrc, &ulData, sizeof(ulData));
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8015444:	f107 030c 	add.w	r3, r7, #12
 8015448:	2204      	movs	r2, #4
 801544a:	9200      	str	r2, [sp, #0]
 801544c:	683a      	ldr	r2, [r7, #0]
 801544e:	6879      	ldr	r1, [r7, #4]
 8015450:	2001      	movs	r0, #1
 8015452:	47a0      	blx	r4
  return ulData;
 8015454:	68fb      	ldr	r3, [r7, #12]
}
 8015456:	4618      	mov	r0, r3
 8015458:	3714      	adds	r7, #20
 801545a:	46bd      	mov	sp, r7
 801545c:	bd90      	pop	{r4, r7, pc}

0801545e <cifXDeleteChannelInstance>:
/*****************************************************************************/
/*! Delete a channel instance structure and all contained allocated data
*   \param   ptChannelInst Channel instance to delete (will also be free'd)  */
/*****************************************************************************/
static void cifXDeleteChannelInstance(PCHANNELINSTANCE ptChannelInst)
{
 801545e:	b580      	push	{r7, lr}
 8015460:	b086      	sub	sp, #24
 8015462:	af00      	add	r7, sp, #0
 8015464:	6078      	str	r0, [r7, #4]

  /*-------------------------------------------------*/
  /* Free dynamic objects created for the interrupt  */
  /*-------------------------------------------------*/
  /* Clean up all interrupt events */
  for(ulTemp = 0; ulTemp < sizeof(ptChannelInst->ahHandshakeBitEvents) / sizeof(ptChannelInst->ahHandshakeBitEvents[0]); ++ulTemp)
 8015466:	2300      	movs	r3, #0
 8015468:	617b      	str	r3, [r7, #20]
 801546a:	e01a      	b.n	80154a2 <cifXDeleteChannelInstance+0x44>
  {
    if(NULL != ptChannelInst->ahHandshakeBitEvents[ulTemp])
 801546c:	687a      	ldr	r2, [r7, #4]
 801546e:	697b      	ldr	r3, [r7, #20]
 8015470:	333e      	adds	r3, #62	@ 0x3e
 8015472:	009b      	lsls	r3, r3, #2
 8015474:	4413      	add	r3, r2
 8015476:	685b      	ldr	r3, [r3, #4]
 8015478:	2b00      	cmp	r3, #0
 801547a:	d00f      	beq.n	801549c <cifXDeleteChannelInstance+0x3e>
    {
      OS_DeleteEvent(ptChannelInst->ahHandshakeBitEvents[ulTemp]);
 801547c:	687a      	ldr	r2, [r7, #4]
 801547e:	697b      	ldr	r3, [r7, #20]
 8015480:	333e      	adds	r3, #62	@ 0x3e
 8015482:	009b      	lsls	r3, r3, #2
 8015484:	4413      	add	r3, r2
 8015486:	685b      	ldr	r3, [r3, #4]
 8015488:	4618      	mov	r0, r3
 801548a:	f7fa fdef 	bl	801006c <OS_DeleteEvent>
      ptChannelInst->ahHandshakeBitEvents[ulTemp] = NULL;
 801548e:	687a      	ldr	r2, [r7, #4]
 8015490:	697b      	ldr	r3, [r7, #20]
 8015492:	333e      	adds	r3, #62	@ 0x3e
 8015494:	009b      	lsls	r3, r3, #2
 8015496:	4413      	add	r3, r2
 8015498:	2200      	movs	r2, #0
 801549a:	605a      	str	r2, [r3, #4]
  for(ulTemp = 0; ulTemp < sizeof(ptChannelInst->ahHandshakeBitEvents) / sizeof(ptChannelInst->ahHandshakeBitEvents[0]); ++ulTemp)
 801549c:	697b      	ldr	r3, [r7, #20]
 801549e:	3301      	adds	r3, #1
 80154a0:	617b      	str	r3, [r7, #20]
 80154a2:	697b      	ldr	r3, [r7, #20]
 80154a4:	2b0f      	cmp	r3, #15
 80154a6:	d9e1      	bls.n	801546c <cifXDeleteChannelInstance+0xe>
  }

  /*-------------------------------------------------*/
  /* Free all dynamically allocated I/O Input Areas  */
  /*-------------------------------------------------*/
  if(NULL != ptChannelInst->pptIOInputAreas)
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d030      	beq.n	8015514 <cifXDeleteChannelInstance+0xb6>
  {
    for(ulTemp = 0; ulTemp < ptChannelInst->ulIOInputAreas; ++ulTemp)
 80154b2:	2300      	movs	r3, #0
 80154b4:	617b      	str	r3, [r7, #20]
 80154b6:	e01d      	b.n	80154f4 <cifXDeleteChannelInstance+0x96>
    {
      PIOINSTANCE ptIoInst = ptChannelInst->pptIOInputAreas[ulTemp];
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 80154be:	697b      	ldr	r3, [r7, #20]
 80154c0:	009b      	lsls	r3, r3, #2
 80154c2:	4413      	add	r3, r2
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	613b      	str	r3, [r7, #16]

      if(NULL != ptIoInst)
 80154c8:	693b      	ldr	r3, [r7, #16]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d00f      	beq.n	80154ee <cifXDeleteChannelInstance+0x90>
      {
        /* Delete synchronisation object */
        OS_DeleteMutex(ptIoInst->pvMutex);
 80154ce:	693b      	ldr	r3, [r7, #16]
 80154d0:	691b      	ldr	r3, [r3, #16]
 80154d2:	4618      	mov	r0, r3
 80154d4:	f7fa fd66 	bl	800ffa4 <OS_DeleteMutex>

        OS_Memfree(ptIoInst);
 80154d8:	6938      	ldr	r0, [r7, #16]
 80154da:	f7fa fc1a 	bl	800fd12 <OS_Memfree>
        ptChannelInst->pptIOInputAreas[ulTemp] = NULL;
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 80154e4:	697b      	ldr	r3, [r7, #20]
 80154e6:	009b      	lsls	r3, r3, #2
 80154e8:	4413      	add	r3, r2
 80154ea:	2200      	movs	r2, #0
 80154ec:	601a      	str	r2, [r3, #0]
    for(ulTemp = 0; ulTemp < ptChannelInst->ulIOInputAreas; ++ulTemp)
 80154ee:	697b      	ldr	r3, [r7, #20]
 80154f0:	3301      	adds	r3, #1
 80154f2:	617b      	str	r3, [r7, #20]
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80154fa:	697a      	ldr	r2, [r7, #20]
 80154fc:	429a      	cmp	r2, r3
 80154fe:	d3db      	bcc.n	80154b8 <cifXDeleteChannelInstance+0x5a>
      }
    }

    OS_Memfree(ptChannelInst->pptIOInputAreas);
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8015506:	4618      	mov	r0, r3
 8015508:	f7fa fc03 	bl	800fd12 <OS_Memfree>
    ptChannelInst->pptIOInputAreas = NULL;
 801550c:	687b      	ldr	r3, [r7, #4]
 801550e:	2200      	movs	r2, #0
 8015510:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
  }

  /*-------------------------------------------------*/
  /* Free all dynamically allocated I/O Output Areas */
  /*-------------------------------------------------*/
  if(NULL != ptChannelInst->pptIOOutputAreas)
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 801551a:	2b00      	cmp	r3, #0
 801551c:	d030      	beq.n	8015580 <cifXDeleteChannelInstance+0x122>
  {
    for(ulTemp = 0; ulTemp < ptChannelInst->ulIOOutputAreas; ++ulTemp)
 801551e:	2300      	movs	r3, #0
 8015520:	617b      	str	r3, [r7, #20]
 8015522:	e01d      	b.n	8015560 <cifXDeleteChannelInstance+0x102>
    {
      PIOINSTANCE ptIoInst = ptChannelInst->pptIOOutputAreas[ulTemp];
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 801552a:	697b      	ldr	r3, [r7, #20]
 801552c:	009b      	lsls	r3, r3, #2
 801552e:	4413      	add	r3, r2
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	60fb      	str	r3, [r7, #12]

      if(NULL!= ptIoInst)
 8015534:	68fb      	ldr	r3, [r7, #12]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d00f      	beq.n	801555a <cifXDeleteChannelInstance+0xfc>
      {
        /* Delete synchronisation object */
        OS_DeleteMutex(ptIoInst->pvMutex);
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	691b      	ldr	r3, [r3, #16]
 801553e:	4618      	mov	r0, r3
 8015540:	f7fa fd30 	bl	800ffa4 <OS_DeleteMutex>

        OS_Memfree(ptIoInst);
 8015544:	68f8      	ldr	r0, [r7, #12]
 8015546:	f7fa fbe4 	bl	800fd12 <OS_Memfree>
        ptChannelInst->pptIOOutputAreas[ulTemp] = NULL;
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 8015550:	697b      	ldr	r3, [r7, #20]
 8015552:	009b      	lsls	r3, r3, #2
 8015554:	4413      	add	r3, r2
 8015556:	2200      	movs	r2, #0
 8015558:	601a      	str	r2, [r3, #0]
    for(ulTemp = 0; ulTemp < ptChannelInst->ulIOOutputAreas; ++ulTemp)
 801555a:	697b      	ldr	r3, [r7, #20]
 801555c:	3301      	adds	r3, #1
 801555e:	617b      	str	r3, [r7, #20]
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8015566:	697a      	ldr	r2, [r7, #20]
 8015568:	429a      	cmp	r2, r3
 801556a:	d3db      	bcc.n	8015524 <cifXDeleteChannelInstance+0xc6>
      }
    }

    OS_Memfree(ptChannelInst->pptIOOutputAreas);
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8015572:	4618      	mov	r0, r3
 8015574:	f7fa fbcd 	bl	800fd12 <OS_Memfree>
    ptChannelInst->pptIOOutputAreas = NULL;
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	2200      	movs	r2, #0
 801557c:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
  }

  /*-------------------------------------------------*/
  /* Free all dynamically allocated User Areas       */
  /*-------------------------------------------------*/
  if(NULL != ptChannelInst->pptUserAreas)
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8015586:	2b00      	cmp	r3, #0
 8015588:	d027      	beq.n	80155da <cifXDeleteChannelInstance+0x17c>
  {
    for(ulTemp = 0; ulTemp < ptChannelInst->ulUserAreas; ++ulTemp)
 801558a:	2300      	movs	r3, #0
 801558c:	617b      	str	r3, [r7, #20]
 801558e:	e014      	b.n	80155ba <cifXDeleteChannelInstance+0x15c>
    {
      OS_Memfree(ptChannelInst->pptUserAreas[ulTemp]);
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8015596:	697b      	ldr	r3, [r7, #20]
 8015598:	009b      	lsls	r3, r3, #2
 801559a:	4413      	add	r3, r2
 801559c:	681b      	ldr	r3, [r3, #0]
 801559e:	4618      	mov	r0, r3
 80155a0:	f7fa fbb7 	bl	800fd12 <OS_Memfree>
      ptChannelInst->pptUserAreas[ulTemp] = NULL;
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 80155aa:	697b      	ldr	r3, [r7, #20]
 80155ac:	009b      	lsls	r3, r3, #2
 80155ae:	4413      	add	r3, r2
 80155b0:	2200      	movs	r2, #0
 80155b2:	601a      	str	r2, [r3, #0]
    for(ulTemp = 0; ulTemp < ptChannelInst->ulUserAreas; ++ulTemp)
 80155b4:	697b      	ldr	r3, [r7, #20]
 80155b6:	3301      	adds	r3, #1
 80155b8:	617b      	str	r3, [r7, #20]
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80155c0:	697a      	ldr	r2, [r7, #20]
 80155c2:	429a      	cmp	r2, r3
 80155c4:	d3e4      	bcc.n	8015590 <cifXDeleteChannelInstance+0x132>
    }

    OS_Memfree(ptChannelInst->pptUserAreas);
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 80155cc:	4618      	mov	r0, r3
 80155ce:	f7fa fba0 	bl	800fd12 <OS_Memfree>
    ptChannelInst->pptUserAreas = NULL;
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	2200      	movs	r2, #0
 80155d6:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
  }

  /*-------------------------------------------------*/
  /* Delete Mailbox synchronisation objects (Mutex)  */
  /*-------------------------------------------------*/
  if(NULL != ptChannelInst->tSendMbx.pvSendMBXMutex)
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d005      	beq.n	80155f0 <cifXDeleteChannelInstance+0x192>
    OS_DeleteMutex(ptChannelInst->tSendMbx.pvSendMBXMutex);
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80155ea:	4618      	mov	r0, r3
 80155ec:	f7fa fcda 	bl	800ffa4 <OS_DeleteMutex>
  if(NULL != ptChannelInst->tRecvMbx.pvRecvMBXMutex)
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d005      	beq.n	8015606 <cifXDeleteChannelInstance+0x1a8>
    OS_DeleteMutex(ptChannelInst->tRecvMbx.pvRecvMBXMutex);
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8015600:	4618      	mov	r0, r3
 8015602:	f7fa fccf 	bl	800ffa4 <OS_DeleteMutex>

  /*-------------------------------------------------*/
  /* Delete lock object                              */
  /*-------------------------------------------------*/
  if(NULL != ptChannelInst->pvLock)
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	699b      	ldr	r3, [r3, #24]
 801560a:	2b00      	cmp	r3, #0
 801560c:	d004      	beq.n	8015618 <cifXDeleteChannelInstance+0x1ba>
    OS_DeleteLock(ptChannelInst->pvLock);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	699b      	ldr	r3, [r3, #24]
 8015612:	4618      	mov	r0, r3
 8015614:	f7fa fc88 	bl	800ff28 <OS_DeleteLock>
  if(NULL != ptChannelInst->pvInitMutex)
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	685b      	ldr	r3, [r3, #4]
 801561c:	2b00      	cmp	r3, #0
 801561e:	d004      	beq.n	801562a <cifXDeleteChannelInstance+0x1cc>
    OS_DeleteMutex(ptChannelInst->pvInitMutex);
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	685b      	ldr	r3, [r3, #4]
 8015624:	4618      	mov	r0, r3
 8015626:	f7fa fcbd 	bl	800ffa4 <OS_DeleteMutex>

  /* Free channel instance */
  OS_Memfree(ptChannelInst);
 801562a:	6878      	ldr	r0, [r7, #4]
 801562c:	f7fa fb71 	bl	800fd12 <OS_Memfree>
}
 8015630:	bf00      	nop
 8015632:	3718      	adds	r7, #24
 8015634:	46bd      	mov	sp, r7
 8015636:	bd80      	pop	{r7, pc}

08015638 <cifXDetectChipTypebyROMLoader>:
*   \param ptDevInstance        Device instance
*   \param ulActDPMState        Actual DPM state
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXDetectChipTypebyROMLoader(PDEVICEINSTANCE ptDevInstance, uint32_t ulActDPMState)
{
 8015638:	b590      	push	{r4, r7, lr}
 801563a:	b087      	sub	sp, #28
 801563c:	af02      	add	r7, sp, #8
 801563e:	6078      	str	r0, [r7, #4]
 8015640:	6039      	str	r1, [r7, #0]
  int32_t  lRet     = CIFX_DRV_INIT_STATE_ERROR;
 8015642:	4b2c      	ldr	r3, [pc, #176]	@ (80156f4 <cifXDetectChipTypebyROMLoader+0xbc>)
 8015644:	60fb      	str	r3, [r7, #12]
  uint32_t ulCookie = 0;
 8015646:	2300      	movs	r3, #0
 8015648:	60bb      	str	r3, [r7, #8]

  ptDevInstance->eChipType = eCHIP_TYPE_UNKNOWN;
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	2200      	movs	r2, #0
 801564e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  HWIF_READN(ptDevInstance, &ulCookie, ptDevInstance->pbDPM, sizeof(ulCookie));
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	6a1a      	ldr	r2, [r3, #32]
 801565c:	f107 0308 	add.w	r3, r7, #8
 8015660:	2104      	movs	r1, #4
 8015662:	9100      	str	r1, [sp, #0]
 8015664:	6879      	ldr	r1, [r7, #4]
 8015666:	2000      	movs	r0, #0
 8015668:	47a0      	blx	r4

  /*-----------------------------*/
  /* Start with netX50           */
  /*-----------------------------*/
  if(ulCookie == HOST_TO_LE32(NETX50_BOOTID_DPM))
 801566a:	68bb      	ldr	r3, [r7, #8]
 801566c:	4a22      	ldr	r2, [pc, #136]	@ (80156f8 <cifXDetectChipTypebyROMLoader+0xc0>)
 801566e:	4293      	cmp	r3, r2
 8015670:	d106      	bne.n	8015680 <cifXDetectChipTypebyROMLoader+0x48>
  {
    /* This is a netX50 */
    ptDevInstance->eChipType = eCHIP_TYPE_NETX50;
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	2203      	movs	r2, #3
 8015676:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    lRet = CIFX_NO_ERROR;
 801567a:	2300      	movs	r3, #0
 801567c:	60fb      	str	r3, [r7, #12]
 801567e:	e025      	b.n	80156cc <cifXDetectChipTypebyROMLoader+0x94>

  /*-----------------------------*/
  /* Check for netX51 / netX52   */
  /*-----------------------------*/
  } else if(IsNetX51or52ROM(ptDevInstance))
 8015680:	6878      	ldr	r0, [r7, #4]
 8015682:	f004 fbbb 	bl	8019dfc <IsNetX51or52ROM>
 8015686:	4603      	mov	r3, r0
 8015688:	2b00      	cmp	r3, #0
 801568a:	d002      	beq.n	8015692 <cifXDetectChipTypebyROMLoader+0x5a>
  {
    /* eChipType already set */
    lRet = CIFX_NO_ERROR;
 801568c:	2300      	movs	r3, #0
 801568e:	60fb      	str	r3, [r7, #12]
 8015690:	e01c      	b.n	80156cc <cifXDetectChipTypebyROMLoader+0x94>

  /*-----------------------------*/
  /* Check for netX4000 / 4100   */
  /*-----------------------------*/
  } else if(IsNetX4x00ROM(ptDevInstance))
 8015692:	6878      	ldr	r0, [r7, #4]
 8015694:	f004 ff7a 	bl	801a58c <IsNetX4x00ROM>
 8015698:	4603      	mov	r3, r0
 801569a:	2b00      	cmp	r3, #0
 801569c:	d002      	beq.n	80156a4 <cifXDetectChipTypebyROMLoader+0x6c>
  {
    /* eChipType already set */
    lRet = CIFX_NO_ERROR;
 801569e:	2300      	movs	r3, #0
 80156a0:	60fb      	str	r3, [r7, #12]
 80156a2:	e013      	b.n	80156cc <cifXDetectChipTypebyROMLoader+0x94>

  /*-----------------------------*/
  /* Check for netX90            */
  /*-----------------------------*/
  } else if(IsNetX90ROM(ptDevInstance))
 80156a4:	6878      	ldr	r0, [r7, #4]
 80156a6:	f004 ffc9 	bl	801a63c <IsNetX90ROM>
 80156aa:	4603      	mov	r3, r0
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d002      	beq.n	80156b6 <cifXDetectChipTypebyROMLoader+0x7e>
  {
    /* eChipType already set */
    lRet = CIFX_NO_ERROR;
 80156b0:	2300      	movs	r3, #0
 80156b2:	60fb      	str	r3, [r7, #12]
 80156b4:	e00a      	b.n	80156cc <cifXDetectChipTypebyROMLoader+0x94>

  /*-----------------------------*/
  /* Check for netX100 / netX500 */
  /*-----------------------------*/
  } else if( (ulActDPMState & (MSK_SYSSTA_BOOT_ACTIVE | MSK_SYSSTA_LED_READY)) == (MSK_SYSSTA_BOOT_ACTIVE | MSK_SYSSTA_LED_READY) )
 80156b6:	683b      	ldr	r3, [r7, #0]
 80156b8:	f003 0309 	and.w	r3, r3, #9
 80156bc:	2b09      	cmp	r3, #9
 80156be:	d105      	bne.n	80156cc <cifXDetectChipTypebyROMLoader+0x94>
  {
    /* This must be a netX100/500. Currently we are not able to
       detect netX100 / netX500 independently */
    ptDevInstance->eChipType = eCHIP_TYPE_NETX500;
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	2201      	movs	r2, #1
 80156c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    lRet = CIFX_NO_ERROR;
 80156c8:	2300      	movs	r3, #0
 80156ca:	60fb      	str	r3, [r7, #12]
  }

  if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80156cc:	4b0b      	ldr	r3, [pc, #44]	@ (80156fc <cifXDetectChipTypebyROMLoader+0xc4>)
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	f003 0301 	and.w	r3, r3, #1
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d007      	beq.n	80156e8 <cifXDetectChipTypebyROMLoader+0xb0>
  {
    USER_Trace( ptDevInstance,
                TRACE_LEVEL_DEBUG,
                "Chiptype detected: %d",
                ptDevInstance->eChipType);
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
    USER_Trace( ptDevInstance,
 80156de:	4a08      	ldr	r2, [pc, #32]	@ (8015700 <cifXDetectChipTypebyROMLoader+0xc8>)
 80156e0:	2101      	movs	r1, #1
 80156e2:	6878      	ldr	r0, [r7, #4]
 80156e4:	f005 f85f 	bl	801a7a6 <USER_Trace>
  }

  return lRet;
 80156e8:	68fb      	ldr	r3, [r7, #12]
}
 80156ea:	4618      	mov	r0, r3
 80156ec:	3714      	adds	r7, #20
 80156ee:	46bd      	mov	sp, r7
 80156f0:	bd90      	pop	{r4, r7, pc}
 80156f2:	bf00      	nop
 80156f4:	800b0002 	.word	0x800b0002
 80156f8:	4c42584e 	.word	0x4c42584e
 80156fc:	20000080 	.word	0x20000080
 8015700:	080214b8 	.word	0x080214b8

08015704 <cifXHardwareReset>:
/*! Performs a hardware reset on the given device
*   \param ptDevInstance Instance to reset
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXHardwareReset(PDEVICEINSTANCE ptDevInstance)
{
 8015704:	b590      	push	{r4, r7, lr}
 8015706:	b08d      	sub	sp, #52	@ 0x34
 8015708:	af02      	add	r7, sp, #8
 801570a:	6078      	str	r0, [r7, #4]
    0x00000000, 0x00000001,0x00000003, 0x00000007,
    0x0000000F, 0x0000001F,0x0000003F, 0x0000007F,
    0x000000FF
  };

  void*                   pvPCIConfig    = NULL;
 801570c:	2300      	movs	r3, #0
 801570e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t                ulIdx          = 0;
 8015710:	2300      	movs	r3, #0
 8015712:	623b      	str	r3, [r7, #32]
  int32_t                 lRet           = CIFX_DRV_INIT_STATE_ERROR;
 8015714:	4b4c      	ldr	r3, [pc, #304]	@ (8015848 <cifXHardwareReset+0x144>)
 8015716:	61fb      	str	r3, [r7, #28]
  volatile uint32_t*      pulHostReset   = &ptDevInstance->ptGlobalRegisters->ulHostReset;
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801571c:	f503 73ee 	add.w	r3, r3, #476	@ 0x1dc
 8015720:	61bb      	str	r3, [r7, #24]
  volatile uint32_t*      pulSystemState = &ptDevInstance->ptGlobalRegisters->ulSystemState;
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015726:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 801572a:	617b      	str	r3, [r7, #20]

  /* Read PCI config */
  if(ptDevInstance->fPCICard)
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	68db      	ldr	r3, [r3, #12]
 8015730:	2b00      	cmp	r3, #0
 8015732:	d005      	beq.n	8015740 <cifXHardwareReset+0x3c>
  {
    /* Only RAM based PCI devices without netX4x00 needs to save the PCI Configuration before a reset */
    /* Note: At this point we are not able to detect netX4000 chips, which does not loose
             PCI Config information during a reset. But we don't know the chip state before a reset
             and therefore we can't be sure to find a DPM and the global register block. */
    pvPCIConfig = OS_ReadPCIConfig(ptDevInstance->pvOSDependent);
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	69db      	ldr	r3, [r3, #28]
 8015738:	4618      	mov	r0, r3
 801573a:	f7fa fb42 	bl	800fdc2 <OS_ReadPCIConfig>
 801573e:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  /* Check for netX5x and load pointer to reset and system state in DPM */
  if( IsNetX51or52ROM(ptDevInstance))
 8015740:	6878      	ldr	r0, [r7, #4]
 8015742:	f004 fb5b 	bl	8019dfc <IsNetX51or52ROM>
 8015746:	4603      	mov	r3, r0
 8015748:	2b00      	cmp	r3, #0
 801574a:	d008      	beq.n	801575e <cifXHardwareReset+0x5a>
  {
    NETX51_DPM_CONFIG_AREA_T* ptDpmConfig = (NETX51_DPM_CONFIG_AREA_T*)ptDevInstance->pbDPM;
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	6a1b      	ldr	r3, [r3, #32]
 8015750:	613b      	str	r3, [r7, #16]
    pulHostReset   = &ptDpmConfig->ulDpmResetRequest;
 8015752:	693b      	ldr	r3, [r7, #16]
 8015754:	33dc      	adds	r3, #220	@ 0xdc
 8015756:	61bb      	str	r3, [r7, #24]
    pulSystemState = &ptDpmConfig->ulDpmSysSta;
 8015758:	693b      	ldr	r3, [r7, #16]
 801575a:	33d8      	adds	r3, #216	@ 0xd8
 801575c:	617b      	str	r3, [r7, #20]
  }

  /* Perform netX Hardware Reset */
  for(ulIdx = 0; ulIdx < sizeof(s_aulResetSequence) / sizeof(s_aulResetSequence[0]); ++ulIdx)
 801575e:	2300      	movs	r3, #0
 8015760:	623b      	str	r3, [r7, #32]
 8015762:	e012      	b.n	801578a <cifXHardwareReset+0x86>
    HWIF_WRITE32(ptDevInstance, *pulHostReset, HOST_TO_LE32(s_aulResetSequence[ulIdx]));
 8015764:	4a39      	ldr	r2, [pc, #228]	@ (801584c <cifXHardwareReset+0x148>)
 8015766:	6a3b      	ldr	r3, [r7, #32]
 8015768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801576c:	60bb      	str	r3, [r7, #8]
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8015774:	f107 0308 	add.w	r3, r7, #8
 8015778:	2204      	movs	r2, #4
 801577a:	9200      	str	r2, [sp, #0]
 801577c:	69ba      	ldr	r2, [r7, #24]
 801577e:	6879      	ldr	r1, [r7, #4]
 8015780:	2001      	movs	r0, #1
 8015782:	47a0      	blx	r4
  for(ulIdx = 0; ulIdx < sizeof(s_aulResetSequence) / sizeof(s_aulResetSequence[0]); ++ulIdx)
 8015784:	6a3b      	ldr	r3, [r7, #32]
 8015786:	3301      	adds	r3, #1
 8015788:	623b      	str	r3, [r7, #32]
 801578a:	6a3b      	ldr	r3, [r7, #32]
 801578c:	2b08      	cmp	r3, #8
 801578e:	d9e9      	bls.n	8015764 <cifXHardwareReset+0x60>

  /* Wait until netX is in reset */
  OS_Sleep(NET_BOOTLOADER_RESET_TIME);
 8015790:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8015794:	f7fa fb62 	bl	800fe5c <OS_Sleep>

  /* Write PCI config */
  if( ptDevInstance->fPCICard)
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	68db      	ldr	r3, [r3, #12]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d005      	beq.n	80157ac <cifXHardwareReset+0xa8>
  {
    /* Only RAM based PCI devices without netX4x00 needs to restore the PCI Configuration after a reset */
    /* Note: But we don't know the chip type at this point and for any further access to a DPM
             we have to restore the PCI config information, otherwise it is possible we accessinhg
             device memory which is not correctly mapped by the host system. */
      OS_WritePCIConfig(ptDevInstance->pvOSDependent, pvPCIConfig);
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	69db      	ldr	r3, [r3, #28]
 80157a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80157a6:	4618      	mov	r0, r3
 80157a8:	f7fa fb16 	bl	800fdd8 <OS_WritePCIConfig>
  }

  /* Call user, to allow setting up DPM, HW etc, */
  if(ptDevInstance->pfnNotify)
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	699b      	ldr	r3, [r3, #24]
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d011      	beq.n	80157d8 <cifXHardwareReset+0xd4>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80157b4:	4b26      	ldr	r3, [pc, #152]	@ (8015850 <cifXHardwareReset+0x14c>)
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	f003 0301 	and.w	r3, r3, #1
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d006      	beq.n	80157ce <cifXHardwareReset+0xca>
    {
      USER_Trace(ptDevInstance,
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	699b      	ldr	r3, [r3, #24]
 80157c4:	4a23      	ldr	r2, [pc, #140]	@ (8015854 <cifXHardwareReset+0x150>)
 80157c6:	2101      	movs	r1, #1
 80157c8:	6878      	ldr	r0, [r7, #4]
 80157ca:	f004 ffec 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                "Calling supplied function (0x%08X) after resetting the card!",
                ptDevInstance->pfnNotify);
    }
    ptDevInstance->pfnNotify(ptDevInstance, eCIFX_TOOLKIT_EVENT_POSTRESET);
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	699b      	ldr	r3, [r3, #24]
 80157d2:	2101      	movs	r1, #1
 80157d4:	6878      	ldr	r0, [r7, #4]
 80157d6:	4798      	blx	r3
  }

  /* Wait for romloader to signal PCI Boot State */
  for(ulIdx = 0; (ulIdx < NET_BOOTLOADER_STARTUP_CYCLES) && (lRet != CIFX_NO_ERROR); ++ulIdx)
 80157d8:	2300      	movs	r3, #0
 80157da:	623b      	str	r3, [r7, #32]
 80157dc:	e026      	b.n	801582c <cifXHardwareReset+0x128>
  {
    uint32_t ulState;
    OS_Sleep(NET_BOOTLOADER_STARTUP_WAIT);
 80157de:	2064      	movs	r0, #100	@ 0x64
 80157e0:	f7fa fb3c 	bl	800fe5c <OS_Sleep>

    ulState = LE32_TO_HOST(HWIF_READ32(ptDevInstance, *pulSystemState)); /*lint !e564 */
 80157e4:	6979      	ldr	r1, [r7, #20]
 80157e6:	6878      	ldr	r0, [r7, #4]
 80157e8:	f7ff fe22 	bl	8015430 <HwIfRead32>
 80157ec:	60f8      	str	r0, [r7, #12]

    /* Check if state not 0xFFFFFFFF. This happens if memory is not available. */
    if( (ulState == CIFX_DPM_INVALID_CONTENT)   ||
 80157ee:	68fb      	ldr	r3, [r7, #12]
 80157f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157f4:	d003      	beq.n	80157fe <cifXHardwareReset+0xfa>
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	4a17      	ldr	r2, [pc, #92]	@ (8015858 <cifXHardwareReset+0x154>)
 80157fa:	4293      	cmp	r3, r2
 80157fc:	d10e      	bne.n	801581c <cifXHardwareReset+0x118>
        (ulState == CIFX_DPM_NO_MEMORY_ASSIGNED)  )
    {
      /* Error, register block not available */
      lRet = CIFX_MEMORY_MAPPING_FAILED;
 80157fe:	4b17      	ldr	r3, [pc, #92]	@ (801585c <cifXHardwareReset+0x158>)
 8015800:	61fb      	str	r3, [r7, #28]

      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015802:	4b13      	ldr	r3, [pc, #76]	@ (8015850 <cifXHardwareReset+0x14c>)
 8015804:	681b      	ldr	r3, [r3, #0]
 8015806:	f003 0308 	and.w	r3, r3, #8
 801580a:	2b00      	cmp	r3, #0
 801580c:	d015      	beq.n	801583a <cifXHardwareReset+0x136>
      {
        USER_Trace(ptDevInstance,
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	4a13      	ldr	r2, [pc, #76]	@ (8015860 <cifXHardwareReset+0x15c>)
 8015812:	2108      	movs	r1, #8
 8015814:	6878      	ldr	r0, [r7, #4]
 8015816:	f004 ffc6 	bl	801a7a6 <USER_Trace>
                   TRACE_LEVEL_ERROR,
                   "DPM Content invalid after Reset (Data=0x%08X)!",
                   ulState);
      }
      break;
 801581a:	e00e      	b.n	801583a <cifXHardwareReset+0x136>

    } else
    {
      /* Detect chip type after hardware reset */
      lRet = cifXDetectChipTypebyROMLoader( ptDevInstance, ulState);
 801581c:	68f9      	ldr	r1, [r7, #12]
 801581e:	6878      	ldr	r0, [r7, #4]
 8015820:	f7ff ff0a 	bl	8015638 <cifXDetectChipTypebyROMLoader>
 8015824:	61f8      	str	r0, [r7, #28]
  for(ulIdx = 0; (ulIdx < NET_BOOTLOADER_STARTUP_CYCLES) && (lRet != CIFX_NO_ERROR); ++ulIdx)
 8015826:	6a3b      	ldr	r3, [r7, #32]
 8015828:	3301      	adds	r3, #1
 801582a:	623b      	str	r3, [r7, #32]
 801582c:	6a3b      	ldr	r3, [r7, #32]
 801582e:	2b31      	cmp	r3, #49	@ 0x31
 8015830:	d804      	bhi.n	801583c <cifXHardwareReset+0x138>
 8015832:	69fb      	ldr	r3, [r7, #28]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d1d2      	bne.n	80157de <cifXHardwareReset+0xda>
 8015838:	e000      	b.n	801583c <cifXHardwareReset+0x138>
      break;
 801583a:	bf00      	nop
    }
  }

  return lRet;
 801583c:	69fb      	ldr	r3, [r7, #28]
}
 801583e:	4618      	mov	r0, r3
 8015840:	372c      	adds	r7, #44	@ 0x2c
 8015842:	46bd      	mov	sp, r7
 8015844:	bd90      	pop	{r4, r7, pc}
 8015846:	bf00      	nop
 8015848:	800b0002 	.word	0x800b0002
 801584c:	080238bc 	.word	0x080238bc
 8015850:	20000080 	.word	0x20000080
 8015854:	080214d0 	.word	0x080214d0
 8015858:	0bad0bad 	.word	0x0bad0bad
 801585c:	800a0013 	.word	0x800a0013
 8015860:	08021510 	.word	0x08021510

08015864 <cifXRunBootloader>:
*   \param ptDevInstance Instance to download the bootloader to (needs a reset
*                        before downloading)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXRunBootloader(PDEVICEINSTANCE ptDevInstance)
{
 8015864:	b580      	push	{r7, lr}
 8015866:	b0ce      	sub	sp, #312	@ 0x138
 8015868:	af00      	add	r7, sp, #0
 801586a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801586e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015872:	6018      	str	r0, [r3, #0]
  uint32_t              ulFileSize  = 0;
 8015874:	2300      	movs	r3, #0
 8015876:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  void*                 pvFile      = NULL;
 801587a:	2300      	movs	r3, #0
 801587c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  int32_t               lRet        = CIFX_DRV_INIT_STATE_ERROR;
 8015880:	4bc0      	ldr	r3, [pc, #768]	@ (8015b84 <cifXRunBootloader+0x320>)
 8015882:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

  CIFX_FILE_INFORMATION tFileInfo;
  OS_Memset(&tFileInfo, 0, sizeof(tFileInfo));
 8015886:	f107 030c 	add.w	r3, r7, #12
 801588a:	f44f 728a 	mov.w	r2, #276	@ 0x114
 801588e:	2100      	movs	r1, #0
 8015890:	4618      	mov	r0, r3
 8015892:	f7fa fa57 	bl	800fd44 <OS_Memset>

  /* Read boot loader file name depending to the chip type */
  USER_GetBootloaderFile( ptDevInstance, &tFileInfo);
 8015896:	f107 020c 	add.w	r2, r7, #12
 801589a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801589e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80158a2:	4611      	mov	r1, r2
 80158a4:	6818      	ldr	r0, [r3, #0]
 80158a6:	f004 ff45 	bl	801a734 <USER_GetBootloaderFile>

  /* Try to open the file */
  if(NULL == (pvFile = OS_FileOpen(tFileInfo.szFullFileName, &ulFileSize)))
 80158aa:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80158ae:	f107 030c 	add.w	r3, r7, #12
 80158b2:	3310      	adds	r3, #16
 80158b4:	4611      	mov	r1, r2
 80158b6:	4618      	mov	r0, r3
 80158b8:	f7fa faa5 	bl	800fe06 <OS_FileOpen>
 80158bc:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
 80158c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d116      	bne.n	80158f6 <cifXRunBootloader+0x92>
  {
    lRet = CIFX_FILE_OPEN_FAILED;
 80158c8:	4baf      	ldr	r3, [pc, #700]	@ (8015b88 <cifXRunBootloader+0x324>)
 80158ca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80158ce:	4baf      	ldr	r3, [pc, #700]	@ (8015b8c <cifXRunBootloader+0x328>)
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	f003 0308 	and.w	r3, r3, #8
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	f000 819d 	beq.w	8015c16 <cifXRunBootloader+0x3b2>
    {
      USER_Trace(ptDevInstance,
 80158dc:	f107 030c 	add.w	r3, r7, #12
 80158e0:	3310      	adds	r3, #16
 80158e2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80158e6:	f5a2 709a 	sub.w	r0, r2, #308	@ 0x134
 80158ea:	4aa9      	ldr	r2, [pc, #676]	@ (8015b90 <cifXRunBootloader+0x32c>)
 80158ec:	2108      	movs	r1, #8
 80158ee:	6800      	ldr	r0, [r0, #0]
 80158f0:	f004 ff59 	bl	801a7a6 <USER_Trace>
 80158f4:	e18f      	b.n	8015c16 <cifXRunBootloader+0x3b2>
                tFileInfo.szFullFileName);
    }
  } else
  {
    /* Read bootloader file data */
    uint8_t* pbBuffer = (uint8_t*)OS_Memalloc(ulFileSize);
 80158f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80158fa:	4618      	mov	r0, r3
 80158fc:	f7fa f9fd 	bl	800fcfa <OS_Memalloc>
 8015900:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 8015904:	4ba1      	ldr	r3, [pc, #644]	@ (8015b8c <cifXRunBootloader+0x328>)
 8015906:	681b      	ldr	r3, [r3, #0]
 8015908:	f003 0302 	and.w	r3, r3, #2
 801590c:	2b00      	cmp	r3, #0
 801590e:	d00b      	beq.n	8015928 <cifXRunBootloader+0xc4>
    {
      USER_Trace(ptDevInstance,
 8015910:	f107 030c 	add.w	r3, r7, #12
 8015914:	3310      	adds	r3, #16
 8015916:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 801591a:	f5a2 709a 	sub.w	r0, r2, #308	@ 0x134
 801591e:	4a9d      	ldr	r2, [pc, #628]	@ (8015b94 <cifXRunBootloader+0x330>)
 8015920:	2102      	movs	r1, #2
 8015922:	6800      	ldr	r0, [r0, #0]
 8015924:	f004 ff3f 	bl	801a7a6 <USER_Trace>
                 TRACE_LEVEL_INFO,
                 "Downloading bootloder '%s'",
                 tFileInfo.szFullFileName);
    }

    if( NULL == pbBuffer)
 8015928:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801592c:	2b00      	cmp	r3, #0
 801592e:	d113      	bne.n	8015958 <cifXRunBootloader+0xf4>
    {
      lRet = CIFX_FILE_LOAD_INSUFF_MEM;
 8015930:	4b99      	ldr	r3, [pc, #612]	@ (8015b98 <cifXRunBootloader+0x334>)
 8015932:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015936:	4b95      	ldr	r3, [pc, #596]	@ (8015b8c <cifXRunBootloader+0x328>)
 8015938:	681b      	ldr	r3, [r3, #0]
 801593a:	f003 0308 	and.w	r3, r3, #8
 801593e:	2b00      	cmp	r3, #0
 8015940:	f000 8165 	beq.w	8015c0e <cifXRunBootloader+0x3aa>
      {
        USER_Trace(ptDevInstance,
 8015944:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015948:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 801594c:	4a93      	ldr	r2, [pc, #588]	@ (8015b9c <cifXRunBootloader+0x338>)
 801594e:	2108      	movs	r1, #8
 8015950:	6818      	ldr	r0, [r3, #0]
 8015952:	f004 ff28 	bl	801a7a6 <USER_Trace>
 8015956:	e15a      	b.n	8015c0e <cifXRunBootloader+0x3aa>
                  TRACE_LEVEL_ERROR,
                  "Error creating file buffer!");
      }
    } else
    {
      if(ulFileSize != OS_FileRead(pvFile, 0, ulFileSize, pbBuffer))
 8015958:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 801595c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015960:	2100      	movs	r1, #0
 8015962:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8015966:	f7fa fa5a 	bl	800fe1e <OS_FileRead>
 801596a:	4602      	mov	r2, r0
 801596c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8015970:	429a      	cmp	r2, r3
 8015972:	d016      	beq.n	80159a2 <cifXRunBootloader+0x13e>
      {
        lRet = CIFX_FILE_READ_ERROR;
 8015974:	4b8a      	ldr	r3, [pc, #552]	@ (8015ba0 <cifXRunBootloader+0x33c>)
 8015976:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801597a:	4b84      	ldr	r3, [pc, #528]	@ (8015b8c <cifXRunBootloader+0x328>)
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	f003 0308 	and.w	r3, r3, #8
 8015982:	2b00      	cmp	r3, #0
 8015984:	f000 813f 	beq.w	8015c06 <cifXRunBootloader+0x3a2>
        {
          USER_Trace(ptDevInstance,
 8015988:	f107 030c 	add.w	r3, r7, #12
 801598c:	3310      	adds	r3, #16
 801598e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8015992:	f5a2 709a 	sub.w	r0, r2, #308	@ 0x134
 8015996:	4a83      	ldr	r2, [pc, #524]	@ (8015ba4 <cifXRunBootloader+0x340>)
 8015998:	2108      	movs	r1, #8
 801599a:	6800      	ldr	r0, [r0, #0]
 801599c:	f004 ff03 	bl	801a7a6 <USER_Trace>
 80159a0:	e131      	b.n	8015c06 <cifXRunBootloader+0x3a2>

      } else
      {

        /* Call user, to allow setting up DPM, HW etc, */
        if(ptDevInstance->pfnNotify)
 80159a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80159a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	699b      	ldr	r3, [r3, #24]
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d021      	beq.n	80159f6 <cifXRunBootloader+0x192>
        {
          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80159b2:	4b76      	ldr	r3, [pc, #472]	@ (8015b8c <cifXRunBootloader+0x328>)
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	f003 0301 	and.w	r3, r3, #1
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d00e      	beq.n	80159dc <cifXRunBootloader+0x178>
          {
            USER_Trace(ptDevInstance,
 80159be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80159c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	699b      	ldr	r3, [r3, #24]
 80159ca:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80159ce:	f5a2 709a 	sub.w	r0, r2, #308	@ 0x134
 80159d2:	4a75      	ldr	r2, [pc, #468]	@ (8015ba8 <cifXRunBootloader+0x344>)
 80159d4:	2101      	movs	r1, #1
 80159d6:	6800      	ldr	r0, [r0, #0]
 80159d8:	f004 fee5 	bl	801a7a6 <USER_Trace>
                      TRACE_LEVEL_DEBUG,
                      "Calling supplied function (0x%08X) before starting bootloader!",
                      ptDevInstance->pfnNotify);
          }
          ptDevInstance->pfnNotify(ptDevInstance, eCIFX_TOOLKIT_EVENT_PRE_BOOTLOADER);
 80159dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80159e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	699b      	ldr	r3, [r3, #24]
 80159e8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80159ec:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80159f0:	2102      	movs	r1, #2
 80159f2:	6810      	ldr	r0, [r2, #0]
 80159f4:	4798      	blx	r3
        }

        switch(ptDevInstance->eChipType)
 80159f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80159fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a04:	2b06      	cmp	r3, #6
 8015a06:	dc25      	bgt.n	8015a54 <cifXRunBootloader+0x1f0>
 8015a08:	2b05      	cmp	r3, #5
 8015a0a:	da15      	bge.n	8015a38 <cifXRunBootloader+0x1d4>
 8015a0c:	2b02      	cmp	r3, #2
 8015a0e:	dc02      	bgt.n	8015a16 <cifXRunBootloader+0x1b2>
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	dc03      	bgt.n	8015a1c <cifXRunBootloader+0x1b8>
 8015a14:	e01e      	b.n	8015a54 <cifXRunBootloader+0x1f0>
 8015a16:	2b03      	cmp	r3, #3
 8015a18:	d00e      	beq.n	8015a38 <cifXRunBootloader+0x1d4>
 8015a1a:	e01b      	b.n	8015a54 <cifXRunBootloader+0x1f0>
        {
        case eCHIP_TYPE_NETX500:
        case eCHIP_TYPE_NETX100:
          lRet = cifXStartBootloader_netX100(ptDevInstance,
 8015a1c:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8015a20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015a24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015a28:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8015a2c:	6818      	ldr	r0, [r3, #0]
 8015a2e:	f004 fcf7 	bl	801a420 <cifXStartBootloader_netX100>
 8015a32:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
                                             pbBuffer,
                                             ulFileSize);
          break;
 8015a36:	e011      	b.n	8015a5c <cifXRunBootloader+0x1f8>

        case eCHIP_TYPE_NETX50:
        case eCHIP_TYPE_NETX51:
        case eCHIP_TYPE_NETX52:
          lRet = cifXStartBootloader_hboot(ptDevInstance,
 8015a38:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8015a3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015a40:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015a44:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8015a48:	6818      	ldr	r0, [r3, #0]
 8015a4a:	f004 fb9f 	bl	801a18c <cifXStartBootloader_hboot>
 8015a4e:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
                                           pbBuffer,
                                           ulFileSize);
          break;
 8015a52:	e003      	b.n	8015a5c <cifXRunBootloader+0x1f8>

        default:
          lRet = CIFX_DRV_INIT_STATE_ERROR;
 8015a54:	4b4b      	ldr	r3, [pc, #300]	@ (8015b84 <cifXRunBootloader+0x320>)
 8015a56:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
          break;
 8015a5a:	bf00      	nop
        }

        if(CIFX_NO_ERROR == lRet)
 8015a5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	f040 80d0 	bne.w	8015c06 <cifXRunBootloader+0x3a2>
        {
          uint32_t  ulIdx  = 0;
 8015a66:	2300      	movs	r3, #0
 8015a68:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

          /* Wait until 2nd Stage loader or firmware is running */
          for(ulIdx = 0; ulIdx < NET_BOOTLOADER_STARTUP_CYCLES; ++ulIdx)
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8015a72:	e0ac      	b.n	8015bce <cifXRunBootloader+0x36a>
          {
            volatile uint32_t* pulDpmStart = (volatile uint32_t*)ptDevInstance->pbDPM;
 8015a74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015a78:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	6a1b      	ldr	r3, [r3, #32]
 8015a80:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

            /* Wait until bootloader is active */
            OS_Sleep(NET_BOOTLOADER_STARTUP_WAIT);
 8015a84:	2064      	movs	r0, #100	@ 0x64
 8015a86:	f7fa f9e9 	bl	800fe5c <OS_Sleep>

            /* Call user, to setup DPM, in case the bootloader uses
                other timings/bit width than the original ROM loader settings */
            if( ptDevInstance->pfnNotify && (0 == ulIdx))
 8015a8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015a8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015a92:	681b      	ldr	r3, [r3, #0]
 8015a94:	699b      	ldr	r3, [r3, #24]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d025      	beq.n	8015ae6 <cifXRunBootloader+0x282>
 8015a9a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d121      	bne.n	8015ae6 <cifXRunBootloader+0x282>
            {
              if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8015aa2:	4b3a      	ldr	r3, [pc, #232]	@ (8015b8c <cifXRunBootloader+0x328>)
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	f003 0301 	and.w	r3, r3, #1
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	d00e      	beq.n	8015acc <cifXRunBootloader+0x268>
              {
                USER_Trace(ptDevInstance,
 8015aae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015ab2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015ab6:	681b      	ldr	r3, [r3, #0]
 8015ab8:	699b      	ldr	r3, [r3, #24]
 8015aba:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8015abe:	f5a2 709a 	sub.w	r0, r2, #308	@ 0x134
 8015ac2:	4a3a      	ldr	r2, [pc, #232]	@ (8015bac <cifXRunBootloader+0x348>)
 8015ac4:	2101      	movs	r1, #1
 8015ac6:	6800      	ldr	r0, [r0, #0]
 8015ac8:	f004 fe6d 	bl	801a7a6 <USER_Trace>
                          TRACE_LEVEL_DEBUG,
                          "Calling supplied function (0x%08X) after starting bootloader!",
                          ptDevInstance->pfnNotify);
              }
              ptDevInstance->pfnNotify(ptDevInstance, eCIFX_TOOLKIT_EVENT_POST_BOOTLOADER);
 8015acc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015ad0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	699b      	ldr	r3, [r3, #24]
 8015ad8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8015adc:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8015ae0:	2103      	movs	r1, #3
 8015ae2:	6810      	ldr	r0, [r2, #0]
 8015ae4:	4798      	blx	r3
            }

            /* Check if state not 0xFFFFFFFF. This happens if memory is not available. */
            if( (HWIF_READ32(ptDevInstance, *pulDpmStart) == HOST_TO_LE32(CIFX_DPM_INVALID_CONTENT))   ||
 8015ae6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015aea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015aee:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8015af2:	6818      	ldr	r0, [r3, #0]
 8015af4:	f7ff fc9c 	bl	8015430 <HwIfRead32>
 8015af8:	4603      	mov	r3, r0
 8015afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015afe:	d00c      	beq.n	8015b1a <cifXRunBootloader+0x2b6>
                (HWIF_READ32(ptDevInstance, *pulDpmStart) == HOST_TO_LE32(CIFX_DPM_NO_MEMORY_ASSIGNED))  )
 8015b00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015b04:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015b08:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8015b0c:	6818      	ldr	r0, [r3, #0]
 8015b0e:	f7ff fc8f 	bl	8015430 <HwIfRead32>
 8015b12:	4603      	mov	r3, r0
            if( (HWIF_READ32(ptDevInstance, *pulDpmStart) == HOST_TO_LE32(CIFX_DPM_INVALID_CONTENT))   ||
 8015b14:	4a26      	ldr	r2, [pc, #152]	@ (8015bb0 <cifXRunBootloader+0x34c>)
 8015b16:	4293      	cmp	r3, r2
 8015b18:	d103      	bne.n	8015b22 <cifXRunBootloader+0x2be>
            {
              /* Set temporary error, device is not yet back on bus */
              lRet = CIFX_MEMORY_MAPPING_FAILED;
 8015b1a:	4b26      	ldr	r3, [pc, #152]	@ (8015bb4 <cifXRunBootloader+0x350>)
 8015b1c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8015b20:	e050      	b.n	8015bc4 <cifXRunBootloader+0x360>

            } else
            {
              if( (HWIF_READ32(ptDevInstance, *pulDpmStart) != HOST_TO_LE32(CIFX_DPMSIGNATURE_BSL_VAL)) &&
 8015b22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015b26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015b2a:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8015b2e:	6818      	ldr	r0, [r3, #0]
 8015b30:	f7ff fc7e 	bl	8015430 <HwIfRead32>
 8015b34:	4603      	mov	r3, r0
 8015b36:	4a20      	ldr	r2, [pc, #128]	@ (8015bb8 <cifXRunBootloader+0x354>)
 8015b38:	4293      	cmp	r3, r2
 8015b3a:	d010      	beq.n	8015b5e <cifXRunBootloader+0x2fa>
                  (HWIF_READ32(ptDevInstance, *pulDpmStart) != HOST_TO_LE32(CIFX_DPMSIGNATURE_FW_VAL)) )
 8015b3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015b40:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015b44:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8015b48:	6818      	ldr	r0, [r3, #0]
 8015b4a:	f7ff fc71 	bl	8015430 <HwIfRead32>
 8015b4e:	4603      	mov	r3, r0
              if( (HWIF_READ32(ptDevInstance, *pulDpmStart) != HOST_TO_LE32(CIFX_DPMSIGNATURE_BSL_VAL)) &&
 8015b50:	4a1a      	ldr	r2, [pc, #104]	@ (8015bbc <cifXRunBootloader+0x358>)
 8015b52:	4293      	cmp	r3, r2
 8015b54:	d003      	beq.n	8015b5e <cifXRunBootloader+0x2fa>
              {
                /* no 'netX' or 'BOOT' signature found */
                lRet = CIFX_DRV_INIT_STATE_ERROR;
 8015b56:	4b0b      	ldr	r3, [pc, #44]	@ (8015b84 <cifXRunBootloader+0x320>)
 8015b58:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8015b5c:	e032      	b.n	8015bc4 <cifXRunBootloader+0x360>
              } else
              {
                /* All states are OK */
                lRet = CIFX_NO_ERROR;
 8015b5e:	2300      	movs	r3, #0
 8015b60:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

                if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8015b64:	4b09      	ldr	r3, [pc, #36]	@ (8015b8c <cifXRunBootloader+0x328>)
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	f003 0301 	and.w	r3, r3, #1
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d034      	beq.n	8015bda <cifXRunBootloader+0x376>
                {
                  USER_Trace(ptDevInstance,
 8015b70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015b74:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8015b78:	4a11      	ldr	r2, [pc, #68]	@ (8015bc0 <cifXRunBootloader+0x35c>)
 8015b7a:	2101      	movs	r1, #1
 8015b7c:	6818      	ldr	r0, [r3, #0]
 8015b7e:	f004 fe12 	bl	801a7a6 <USER_Trace>
                            TRACE_LEVEL_DEBUG,
                            "Bootloader was downloaded and started successfully!");
                }

                break;
 8015b82:	e02a      	b.n	8015bda <cifXRunBootloader+0x376>
 8015b84:	800b0002 	.word	0x800b0002
 8015b88:	800a000a 	.word	0x800a000a
 8015b8c:	20000080 	.word	0x20000080
 8015b90:	08021540 	.word	0x08021540
 8015b94:	08021564 	.word	0x08021564
 8015b98:	800a000c 	.word	0x800a000c
 8015b9c:	08021580 	.word	0x08021580
 8015ba0:	800a000e 	.word	0x800a000e
 8015ba4:	0802159c 	.word	0x0802159c
 8015ba8:	080215c0 	.word	0x080215c0
 8015bac:	08021600 	.word	0x08021600
 8015bb0:	0bad0bad 	.word	0x0bad0bad
 8015bb4:	800a0013 	.word	0x800a0013
 8015bb8:	544f4f42 	.word	0x544f4f42
 8015bbc:	5874656e 	.word	0x5874656e
 8015bc0:	08021640 	.word	0x08021640
          for(ulIdx = 0; ulIdx < NET_BOOTLOADER_STARTUP_CYCLES; ++ulIdx)
 8015bc4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015bc8:	3301      	adds	r3, #1
 8015bca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8015bce:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015bd2:	2b31      	cmp	r3, #49	@ 0x31
 8015bd4:	f67f af4e 	bls.w	8015a74 <cifXRunBootloader+0x210>
 8015bd8:	e000      	b.n	8015bdc <cifXRunBootloader+0x378>
                break;
 8015bda:	bf00      	nop
              }
            }
          }

          if(CIFX_NO_ERROR != lRet)
 8015bdc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d010      	beq.n	8015c06 <cifXRunBootloader+0x3a2>
          {
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015be4:	4b0f      	ldr	r3, [pc, #60]	@ (8015c24 <cifXRunBootloader+0x3c0>)
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	f003 0308 	and.w	r3, r3, #8
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d00a      	beq.n	8015c06 <cifXRunBootloader+0x3a2>
            {
              USER_Trace(ptDevInstance,
 8015bf0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015bf4:	f5a3 709a 	sub.w	r0, r3, #308	@ 0x134
 8015bf8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015bfc:	4a0a      	ldr	r2, [pc, #40]	@ (8015c28 <cifXRunBootloader+0x3c4>)
 8015bfe:	2108      	movs	r1, #8
 8015c00:	6800      	ldr	r0, [r0, #0]
 8015c02:	f004 fdd0 	bl	801a7a6 <USER_Trace>
          }
        }
      }

      /* Free file buffer */
      OS_Memfree(pbBuffer);
 8015c06:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8015c0a:	f7fa f882 	bl	800fd12 <OS_Memfree>
    }

    /* Close file */
    OS_FileClose(pvFile);
 8015c0e:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8015c12:	f7fa f912 	bl	800fe3a <OS_FileClose>

  } /*lint !e593 : pbBuffer possible not freed */

  return lRet;
 8015c16:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
}
 8015c1a:	4618      	mov	r0, r3
 8015c1c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}
 8015c24:	20000080 	.word	0x20000080
 8015c28:	08021674 	.word	0x08021674

08015c2c <cifXStartRAMDevice>:
*   Device will execute a complet hardware reset here
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStartRAMDevice(PDEVICEINSTANCE ptDevInstance)
{
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	b084      	sub	sp, #16
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	6078      	str	r0, [r7, #4]
  int32_t lRet = CIFX_NO_ERROR;
 8015c34:	2300      	movs	r3, #0
 8015c36:	60fb      	str	r3, [r7, #12]

  /*--------------------------------------*/
  /* Check DPM size which must be 64KByte */
  /*--------------------------------------*/
  if(ptDevInstance->ulDPMSize < NETX_DPM_MEMORY_SIZE)
 8015c38:	687b      	ldr	r3, [r7, #4]
 8015c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015c40:	d20f      	bcs.n	8015c62 <cifXStartRAMDevice+0x36>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015c42:	4b2e      	ldr	r3, [pc, #184]	@ (8015cfc <cifXStartRAMDevice+0xd0>)
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	f003 0308 	and.w	r3, r3, #8
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d006      	beq.n	8015c5c <cifXStartRAMDevice+0x30>
    {
      USER_Trace( ptDevInstance,
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c52:	4a2b      	ldr	r2, [pc, #172]	@ (8015d00 <cifXStartRAMDevice+0xd4>)
 8015c54:	2108      	movs	r1, #8
 8015c56:	6878      	ldr	r0, [r7, #4]
 8015c58:	f004 fda5 	bl	801a7a6 <USER_Trace>
                  TRACE_LEVEL_ERROR,
                  "RAM based device needs a DPM >= 64kB to work (DPMSize=%u). Device cannot be handled!",
                  ptDevInstance->ulDPMSize);
    }

    lRet = CIFX_INVALID_BOARD;
 8015c5c:	4b29      	ldr	r3, [pc, #164]	@ (8015d04 <cifXStartRAMDevice+0xd8>)
 8015c5e:	60fb      	str	r3, [r7, #12]
 8015c60:	e047      	b.n	8015cf2 <cifXStartRAMDevice+0xc6>

  } else
  {
    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8015c62:	4b26      	ldr	r3, [pc, #152]	@ (8015cfc <cifXStartRAMDevice+0xd0>)
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	f003 0301 	and.w	r3, r3, #1
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d004      	beq.n	8015c78 <cifXStartRAMDevice+0x4c>
    {
      USER_Trace( ptDevInstance,
 8015c6e:	4a26      	ldr	r2, [pc, #152]	@ (8015d08 <cifXStartRAMDevice+0xdc>)
 8015c70:	2101      	movs	r1, #1
 8015c72:	6878      	ldr	r0, [r7, #4]
 8015c74:	f004 fd97 	bl	801a7a6 <USER_Trace>
    }

    /*-------------------------------------------------------------*/
    /* Call user notify function to allow setting up DPM, HW etc.  */
    /*-------------------------------------------------------------*/
    if(ptDevInstance->pfnNotify)
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	699b      	ldr	r3, [r3, #24]
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d011      	beq.n	8015ca4 <cifXStartRAMDevice+0x78>
    {
      if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8015c80:	4b1e      	ldr	r3, [pc, #120]	@ (8015cfc <cifXStartRAMDevice+0xd0>)
 8015c82:	681b      	ldr	r3, [r3, #0]
 8015c84:	f003 0301 	and.w	r3, r3, #1
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d006      	beq.n	8015c9a <cifXStartRAMDevice+0x6e>
      {
        USER_Trace( ptDevInstance,
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	699b      	ldr	r3, [r3, #24]
 8015c90:	4a1e      	ldr	r2, [pc, #120]	@ (8015d0c <cifXStartRAMDevice+0xe0>)
 8015c92:	2101      	movs	r1, #1
 8015c94:	6878      	ldr	r0, [r7, #4]
 8015c96:	f004 fd86 	bl	801a7a6 <USER_Trace>
                    TRACE_LEVEL_DEBUG,
                    "Calling supplied function (0x%08X) before resetting the card (HWReset)!",
                    ptDevInstance->pfnNotify);
      }
      ptDevInstance->pfnNotify(ptDevInstance, eCIFX_TOOLKIT_EVENT_PRERESET);
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	699b      	ldr	r3, [r3, #24]
 8015c9e:	2100      	movs	r1, #0
 8015ca0:	6878      	ldr	r0, [r7, #4]
 8015ca2:	4798      	blx	r3
    }

    /*-------------------------------------------------------------*/
    /* Reset card                                                  */
    /*-------------------------------------------------------------*/
    if(CIFX_NO_ERROR != (lRet = cifXHardwareReset(ptDevInstance)))
 8015ca4:	6878      	ldr	r0, [r7, #4]
 8015ca6:	f7ff fd2d 	bl	8015704 <cifXHardwareReset>
 8015caa:	60f8      	str	r0, [r7, #12]
 8015cac:	68fb      	ldr	r3, [r7, #12]
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d00c      	beq.n	8015ccc <cifXStartRAMDevice+0xa0>
    {
      /* HW reset failed */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015cb2:	4b12      	ldr	r3, [pc, #72]	@ (8015cfc <cifXStartRAMDevice+0xd0>)
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	f003 0308 	and.w	r3, r3, #8
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d019      	beq.n	8015cf2 <cifXStartRAMDevice+0xc6>
      {
        USER_Trace( ptDevInstance,
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	4a13      	ldr	r2, [pc, #76]	@ (8015d10 <cifXStartRAMDevice+0xe4>)
 8015cc2:	2108      	movs	r1, #8
 8015cc4:	6878      	ldr	r0, [r7, #4]
 8015cc6:	f004 fd6e 	bl	801a7a6 <USER_Trace>
 8015cca:	e012      	b.n	8015cf2 <cifXStartRAMDevice+0xc6>
      }

    /*-------------------------------------------------------------*/
    /* Load Bootloader to card and start it.                       */
    /*-------------------------------------------------------------*/
    } else if( CIFX_NO_ERROR != (lRet = cifXRunBootloader(ptDevInstance)))
 8015ccc:	6878      	ldr	r0, [r7, #4]
 8015cce:	f7ff fdc9 	bl	8015864 <cifXRunBootloader>
 8015cd2:	60f8      	str	r0, [r7, #12]
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d00b      	beq.n	8015cf2 <cifXStartRAMDevice+0xc6>
    {
      /* Bootloader could not be started */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015cda:	4b08      	ldr	r3, [pc, #32]	@ (8015cfc <cifXStartRAMDevice+0xd0>)
 8015cdc:	681b      	ldr	r3, [r3, #0]
 8015cde:	f003 0308 	and.w	r3, r3, #8
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d005      	beq.n	8015cf2 <cifXStartRAMDevice+0xc6>
      {
        USER_Trace( ptDevInstance,
 8015ce6:	68fb      	ldr	r3, [r7, #12]
 8015ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8015d14 <cifXStartRAMDevice+0xe8>)
 8015cea:	2108      	movs	r1, #8
 8015cec:	6878      	ldr	r0, [r7, #4]
 8015cee:	f004 fd5a 	bl	801a7a6 <USER_Trace>
                    lRet);
      }
    }
  }

  return lRet;
 8015cf2:	68fb      	ldr	r3, [r7, #12]
}
 8015cf4:	4618      	mov	r0, r3
 8015cf6:	3710      	adds	r7, #16
 8015cf8:	46bd      	mov	sp, r7
 8015cfa:	bd80      	pop	{r7, pc}
 8015cfc:	20000080 	.word	0x20000080
 8015d00:	080216b0 	.word	0x080216b0
 8015d04:	800a0002 	.word	0x800a0002
 8015d08:	08021708 	.word	0x08021708
 8015d0c:	0802173c 	.word	0x0802173c
 8015d10:	08021784 	.word	0x08021784
 8015d14:	080217e8 	.word	0x080217e8

08015d18 <cifXHandleRAMBaseOSModule>:
/*! Handle BASE OS Module for RAM based devices
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXHandleRAMBaseOSModule(PDEVICEINSTANCE ptDevInstance)
{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b0ec      	sub	sp, #432	@ 0x1b0
 8015d1c:	af06      	add	r7, sp, #24
 8015d1e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015d22:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015d26:	6018      	str	r0, [r3, #0]
  /* Check if we have a BASE OS image (cifXrcX.nxf) ready for download (new download mechanism).
     If not, we will try to continue the "old" style that expects a module containing
     the whole rcX */

  int32_t                 lRet      = CIFX_NO_ERROR;
 8015d28:	2300      	movs	r3, #0
 8015d2a:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
  CIFX_DEVICE_INFORMATION tDevInfo;
  CIFX_FILE_INFORMATION   tFileInfo;

  OS_Memset(&tDevInfo,  0, sizeof(tDevInfo));
 8015d2e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8015d32:	2210      	movs	r2, #16
 8015d34:	2100      	movs	r1, #0
 8015d36:	4618      	mov	r0, r3
 8015d38:	f7fa f804 	bl	800fd44 <OS_Memset>
  OS_Memset(&tFileInfo, 0, sizeof(tFileInfo));
 8015d3c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015d40:	f44f 728a 	mov.w	r2, #276	@ 0x114
 8015d44:	2100      	movs	r1, #0
 8015d46:	4618      	mov	r0, r3
 8015d48:	f7f9 fffc 	bl	800fd44 <OS_Memset>

  /* Initialize file information structure */
  tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 8015d4c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015d50:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015d54:	681b      	ldr	r3, [r3, #0]
 8015d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015d58:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
  tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 8015d5c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015d60:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015d68:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
  tDevInfo.ulChannel        = CIFX_SYSTEM_DEVICE;
 8015d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8015d70:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
  tDevInfo.ptDeviceInstance = ptDevInstance;
 8015d74:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015d78:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015d7c:	681b      	ldr	r3, [r3, #0]
 8015d7e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

  /*-----------------------------------------*/
  /* Ask user about an BASE OS Module        */
  /*-----------------------------------------*/
  if( USER_GetOSFile(&tDevInfo, &tFileInfo))
 8015d82:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8015d86:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8015d8a:	4611      	mov	r1, r2
 8015d8c:	4618      	mov	r0, r3
 8015d8e:	f004 fc95 	bl	801a6bc <USER_GetOSFile>
 8015d92:	4603      	mov	r3, r0
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	f000 8189 	beq.w	80160ac <cifXHandleRAMBaseOSModule+0x394>
  {
    uint32_t    ulFileLength  = 0;
 8015d9a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015d9e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015da2:	2200      	movs	r2, #0
 8015da4:	601a      	str	r2, [r3, #0]
    void*       pvFile        = NULL;
 8015da6:	2300      	movs	r3, #0
 8015da8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
    CIFXHANDLE  hSysDevice    = (CIFXHANDLE)&ptDevInstance->tSystemDevice;
 8015dac:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015db0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	33f4      	adds	r3, #244	@ 0xf4
 8015db8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8015dbc:	4bbf      	ldr	r3, [pc, #764]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015dbe:	681b      	ldr	r3, [r3, #0]
 8015dc0:	f003 0301 	and.w	r3, r3, #1
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d00a      	beq.n	8015dde <cifXHandleRAMBaseOSModule+0xc6>
    {
      USER_Trace( ptDevInstance,
 8015dc8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015dcc:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8015dd0:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 8015dd4:	4aba      	ldr	r2, [pc, #744]	@ (80160c0 <cifXHandleRAMBaseOSModule+0x3a8>)
 8015dd6:	2104      	movs	r1, #4
 8015dd8:	6800      	ldr	r0, [r0, #0]
 8015dda:	f004 fce4 	bl	801a7a6 <USER_Trace>
    }

    /*-----------------------------------------*/
    /* Open the file                           */
    /*-----------------------------------------*/
    if(NULL == (pvFile  = OS_FileOpen(tFileInfo.szFullFileName, &ulFileLength)))
 8015dde:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8015de2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015de6:	3310      	adds	r3, #16
 8015de8:	4611      	mov	r1, r2
 8015dea:	4618      	mov	r0, r3
 8015dec:	f7fa f80b 	bl	800fe06 <OS_FileOpen>
 8015df0:	f8c7 0190 	str.w	r0, [r7, #400]	@ 0x190
 8015df4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d115      	bne.n	8015e28 <cifXHandleRAMBaseOSModule+0x110>
    {
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015dfc:	4baf      	ldr	r3, [pc, #700]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015dfe:	681b      	ldr	r3, [r3, #0]
 8015e00:	f003 0308 	and.w	r3, r3, #8
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d00b      	beq.n	8015e20 <cifXHandleRAMBaseOSModule+0x108>
      {
        USER_Trace( ptDevInstance,
 8015e08:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015e0c:	3310      	adds	r3, #16
 8015e0e:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8015e12:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 8015e16:	4aab      	ldr	r2, [pc, #684]	@ (80160c4 <cifXHandleRAMBaseOSModule+0x3ac>)
 8015e18:	2108      	movs	r1, #8
 8015e1a:	6800      	ldr	r0, [r0, #0]
 8015e1c:	f004 fcc3 	bl	801a7a6 <USER_Trace>
                    TRACE_LEVEL_ERROR,
                    "Error opening OS file '%s'!",
                    tFileInfo.szFullFileName);
      }

      lRet = CIFX_FILE_OPEN_FAILED;
 8015e20:	4ba9      	ldr	r3, [pc, #676]	@ (80160c8 <cifXHandleRAMBaseOSModule+0x3b0>)
 8015e22:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8015e26:	e141      	b.n	80160ac <cifXHandleRAMBaseOSModule+0x394>
    } else
    {
      /*-------------------------------------------------------*/
      /* Create local buffer and read the file into the buffer */
      /*-------------------------------------------------------*/
      void* pbBuffer = OS_Memalloc(ulFileLength);
 8015e28:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015e2c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	4618      	mov	r0, r3
 8015e34:	f7f9 ff61 	bl	800fcfa <OS_Memalloc>
 8015e38:	f8c7 0188 	str.w	r0, [r7, #392]	@ 0x188
      if (NULL == pbBuffer)
 8015e3c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d113      	bne.n	8015e6c <cifXHandleRAMBaseOSModule+0x154>
      {
        lRet = CIFX_FILE_LOAD_INSUFF_MEM;
 8015e44:	4ba1      	ldr	r3, [pc, #644]	@ (80160cc <cifXHandleRAMBaseOSModule+0x3b4>)
 8015e46:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015e4a:	4b9c      	ldr	r3, [pc, #624]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	f003 0308 	and.w	r3, r3, #8
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	f000 8126 	beq.w	80160a4 <cifXHandleRAMBaseOSModule+0x38c>
        {
          USER_Trace(ptDevInstance,
 8015e58:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015e5c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015e60:	4a9b      	ldr	r2, [pc, #620]	@ (80160d0 <cifXHandleRAMBaseOSModule+0x3b8>)
 8015e62:	2108      	movs	r1, #8
 8015e64:	6818      	ldr	r0, [r3, #0]
 8015e66:	f004 fc9e 	bl	801a7a6 <USER_Trace>
 8015e6a:	e11b      	b.n	80160a4 <cifXHandleRAMBaseOSModule+0x38c>
      } else
      {
        /*-------------------------------------------------------*/
        /* Read the file into the buffer                         */
        /*-------------------------------------------------------*/
        if(ulFileLength != OS_FileRead(pvFile, 0, ulFileLength, pbBuffer))
 8015e6c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015e70:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015e74:	681a      	ldr	r2, [r3, #0]
 8015e76:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8015e7a:	2100      	movs	r1, #0
 8015e7c:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 8015e80:	f7f9 ffcd 	bl	800fe1e <OS_FileRead>
 8015e84:	4602      	mov	r2, r0
 8015e86:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015e8a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015e8e:	681b      	ldr	r3, [r3, #0]
 8015e90:	429a      	cmp	r2, r3
 8015e92:	d015      	beq.n	8015ec0 <cifXHandleRAMBaseOSModule+0x1a8>
        {
          /* Error reading file */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015e94:	4b89      	ldr	r3, [pc, #548]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	f003 0308 	and.w	r3, r3, #8
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d00b      	beq.n	8015eb8 <cifXHandleRAMBaseOSModule+0x1a0>
          {
            USER_Trace( ptDevInstance,
 8015ea0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015ea4:	3310      	adds	r3, #16
 8015ea6:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8015eaa:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 8015eae:	4a89      	ldr	r2, [pc, #548]	@ (80160d4 <cifXHandleRAMBaseOSModule+0x3bc>)
 8015eb0:	2108      	movs	r1, #8
 8015eb2:	6800      	ldr	r0, [r0, #0]
 8015eb4:	f004 fc77 	bl	801a7a6 <USER_Trace>
                        TRACE_LEVEL_ERROR,
                        "Error reading OS file from disk '%s'!",
                        tFileInfo.szFullFileName);
          }

          lRet = CIFX_FILE_READ_ERROR;
 8015eb8:	4b87      	ldr	r3, [pc, #540]	@ (80160d8 <cifXHandleRAMBaseOSModule+0x3c0>)
 8015eba:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8015ebe:	e0ed      	b.n	801609c <cifXHandleRAMBaseOSModule+0x384>

        /*---------------------------------------------------------------------------------------------*/
        /* based devices are not using a FLASH file system, the BASE OS file must be always downloaded */
        /*---------------------------------------------------------------------------------------------*/
        } else if(CIFX_NO_ERROR != (lRet = xSysdeviceDownload(hSysDevice,
 8015ec0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015ec4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015ec8:	681b      	ldr	r3, [r3, #0]
 8015eca:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8015ece:	2100      	movs	r1, #0
 8015ed0:	9104      	str	r1, [sp, #16]
 8015ed2:	2100      	movs	r1, #0
 8015ed4:	9103      	str	r1, [sp, #12]
 8015ed6:	2100      	movs	r1, #0
 8015ed8:	9102      	str	r1, [sp, #8]
 8015eda:	9301      	str	r3, [sp, #4]
 8015edc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8015ee0:	9300      	str	r3, [sp, #0]
 8015ee2:	4613      	mov	r3, r2
 8015ee4:	2201      	movs	r2, #1
 8015ee6:	2100      	movs	r1, #0
 8015ee8:	f8d7 018c 	ldr.w	r0, [r7, #396]	@ 0x18c
 8015eec:	f7fc feb2 	bl	8012c54 <xSysdeviceDownload>
 8015ef0:	f8c7 0194 	str.w	r0, [r7, #404]	@ 0x194
 8015ef4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d018      	beq.n	8015f2e <cifXHandleRAMBaseOSModule+0x216>
                                                              NULL,
                                                              NULL,
                                                              NULL)))
        {
          /* Error during download */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015efc:	4b6f      	ldr	r3, [pc, #444]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015efe:	681b      	ldr	r3, [r3, #0]
 8015f00:	f003 0308 	and.w	r3, r3, #8
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	f000 80c9 	beq.w	801609c <cifXHandleRAMBaseOSModule+0x384>
          {
            USER_Trace( ptDevInstance,
 8015f0a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015f0e:	f103 0210 	add.w	r2, r3, #16
 8015f12:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015f16:	f5a3 70ca 	sub.w	r0, r3, #404	@ 0x194
 8015f1a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8015f1e:	9300      	str	r3, [sp, #0]
 8015f20:	4613      	mov	r3, r2
 8015f22:	4a6e      	ldr	r2, [pc, #440]	@ (80160dc <cifXHandleRAMBaseOSModule+0x3c4>)
 8015f24:	2108      	movs	r1, #8
 8015f26:	6800      	ldr	r0, [r0, #0]
 8015f28:	f004 fc3d 	bl	801a7a6 <USER_Trace>
 8015f2c:	e0b6      	b.n	801609c <cifXHandleRAMBaseOSModule+0x384>
                starts up the base module */

          HIL_CHANNEL_INSTANTIATE_REQ_T tSendPkt;
          HIL_CHANNEL_INSTANTIATE_CNF_T tRecvPkt;

          OS_Memset(&tSendPkt, 0, sizeof(tSendPkt));
 8015f2e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8015f32:	222c      	movs	r2, #44	@ 0x2c
 8015f34:	2100      	movs	r1, #0
 8015f36:	4618      	mov	r0, r3
 8015f38:	f7f9 ff04 	bl	800fd44 <OS_Memset>
          OS_Memset(&tRecvPkt, 0, sizeof(tRecvPkt));
 8015f3c:	f107 030c 	add.w	r3, r7, #12
 8015f40:	2228      	movs	r2, #40	@ 0x28
 8015f42:	2100      	movs	r1, #0
 8015f44:	4618      	mov	r0, r3
 8015f46:	f7f9 fefd 	bl	800fd44 <OS_Memset>

          /* Download successfull */
          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8015f4a:	4b5c      	ldr	r3, [pc, #368]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015f4c:	681b      	ldr	r3, [r3, #0]
 8015f4e:	f003 0301 	and.w	r3, r3, #1
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	d00b      	beq.n	8015f6e <cifXHandleRAMBaseOSModule+0x256>
          {
            USER_Trace( ptDevInstance,
 8015f56:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8015f5a:	3310      	adds	r3, #16
 8015f5c:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8015f60:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 8015f64:	4a5e      	ldr	r2, [pc, #376]	@ (80160e0 <cifXHandleRAMBaseOSModule+0x3c8>)
 8015f66:	2101      	movs	r1, #1
 8015f68:	6800      	ldr	r0, [r0, #0]
 8015f6a:	f004 fc1c 	bl	801a7a6 <USER_Trace>
                        TRACE_LEVEL_DEBUG,
                        "OS file was downloaded successfully '%s'", tFileInfo.szFullFileName);
          }

          /* Create start request */
          tSendPkt.tHead.ulDest      = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8015f6e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015f72:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8015f76:	2200      	movs	r2, #0
 8015f78:	601a      	str	r2, [r3, #0]
          tSendPkt.tHead.ulLen       = HOST_TO_LE32(sizeof(HIL_CHANNEL_INSTANTIATE_REQ_DATA_T));
 8015f7a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015f7e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8015f82:	2204      	movs	r2, #4
 8015f84:	611a      	str	r2, [r3, #16]
          tSendPkt.tHead.ulCmd       = HOST_TO_LE32(HIL_CHANNEL_INSTANTIATE_REQ);
 8015f86:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015f8a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8015f8e:	f641 62c4 	movw	r2, #7876	@ 0x1ec4
 8015f92:	61da      	str	r2, [r3, #28]
          tSendPkt.tData.ulChannelNo = HOST_TO_LE32(CIFX_SYSTEM_DEVICE);
 8015f94:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015f98:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8015f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8015fa0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Transfer packet */
          lRet = DEV_TransferPacket( &ptDevInstance->tSystemDevice,
 8015fa2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015fa6:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8015faa:	681b      	ldr	r3, [r3, #0]
 8015fac:	f103 00f4 	add.w	r0, r3, #244	@ 0xf4
 8015fb0:	f107 020c 	add.w	r2, r7, #12
 8015fb4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8015fb8:	2300      	movs	r3, #0
 8015fba:	9302      	str	r3, [sp, #8]
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	9301      	str	r3, [sp, #4]
 8015fc0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8015fc4:	9300      	str	r3, [sp, #0]
 8015fc6:	2328      	movs	r3, #40	@ 0x28
 8015fc8:	f7fd ff7a 	bl	8013ec0 <DEV_TransferPacket>
 8015fcc:	f8c7 0194 	str.w	r0, [r7, #404]	@ 0x194
                                    sizeof(HIL_MODULE_INSTANTIATE_CNF_T),
                                    CIFX_TO_SEND_PACKET,
                                    NULL,
                                    NULL);

          if( (CIFX_NO_ERROR  != lRet) ||
 8015fd0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8015fd4:	2b00      	cmp	r3, #0
 8015fd6:	d10a      	bne.n	8015fee <cifXHandleRAMBaseOSModule+0x2d6>
              (SUCCESS_HIL_OK != (lRet = LE32_TO_HOST(tRecvPkt.tHead.ulSta))) )
 8015fd8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015fdc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8015fe0:	699b      	ldr	r3, [r3, #24]
 8015fe2:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
          if( (CIFX_NO_ERROR  != lRet) ||
 8015fe6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d011      	beq.n	8016012 <cifXHandleRAMBaseOSModule+0x2fa>
          {
            /* Error starting the firmware */
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8015fee:	4b33      	ldr	r3, [pc, #204]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8015ff0:	681b      	ldr	r3, [r3, #0]
 8015ff2:	f003 0308 	and.w	r3, r3, #8
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d050      	beq.n	801609c <cifXHandleRAMBaseOSModule+0x384>
            {
              USER_Trace(ptDevInstance,
 8015ffa:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8015ffe:	f5a3 70ca 	sub.w	r0, r3, #404	@ 0x194
 8016002:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8016006:	4a37      	ldr	r2, [pc, #220]	@ (80160e4 <cifXHandleRAMBaseOSModule+0x3cc>)
 8016008:	2108      	movs	r1, #8
 801600a:	6800      	ldr	r0, [r0, #0]
 801600c:	f004 fbcb 	bl	801a7a6 <USER_Trace>
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016010:	e044      	b.n	801609c <cifXHandleRAMBaseOSModule+0x384>
          }  else
          {
            /*--------------------------------------------
                Wait until READY is gone!!!!!!!!!!!!!!!!!!!
            --------------------------------------------*/
            if (!DEV_WaitForNotReady_Poll( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START))
 8016012:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8016016:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 801601a:	681b      	ldr	r3, [r3, #0]
 801601c:	33f4      	adds	r3, #244	@ 0xf4
 801601e:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8016022:	4618      	mov	r0, r3
 8016024:	f7fe fa92 	bl	801454c <DEV_WaitForNotReady_Poll>
 8016028:	4603      	mov	r3, r0
 801602a:	2b00      	cmp	r3, #0
 801602c:	d114      	bne.n	8016058 <cifXHandleRAMBaseOSModule+0x340>
            {
              lRet = CIFX_DEV_RESET_TIMEOUT;
 801602e:	4b2e      	ldr	r3, [pc, #184]	@ (80160e8 <cifXHandleRAMBaseOSModule+0x3d0>)
 8016030:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016034:	4b21      	ldr	r3, [pc, #132]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	f003 0308 	and.w	r3, r3, #8
 801603c:	2b00      	cmp	r3, #0
 801603e:	d02d      	beq.n	801609c <cifXHandleRAMBaseOSModule+0x384>
              {
                USER_Trace(ptDevInstance,
 8016040:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8016044:	f5a3 70ca 	sub.w	r0, r3, #404	@ 0x194
 8016048:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 801604c:	4a27      	ldr	r2, [pc, #156]	@ (80160ec <cifXHandleRAMBaseOSModule+0x3d4>)
 801604e:	2108      	movs	r1, #8
 8016050:	6800      	ldr	r0, [r0, #0]
 8016052:	f004 fba8 	bl	801a7a6 <USER_Trace>
 8016056:	e021      	b.n	801609c <cifXHandleRAMBaseOSModule+0x384>
            {
              /*--------------------------------------------
                  Wait until READY is back
              --------------------------------------------*/
              /* Check if firmware is READY because we need the DPM Layout */
              if (!DEV_WaitForReady_Poll( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START))
 8016058:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 801605c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8016060:	681b      	ldr	r3, [r3, #0]
 8016062:	33f4      	adds	r3, #244	@ 0xf4
 8016064:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8016068:	4618      	mov	r0, r3
 801606a:	f7fe faf9 	bl	8014660 <DEV_WaitForReady_Poll>
 801606e:	4603      	mov	r3, r0
 8016070:	2b00      	cmp	r3, #0
 8016072:	d113      	bne.n	801609c <cifXHandleRAMBaseOSModule+0x384>
              {
                lRet = CIFX_DEV_NOT_READY;
 8016074:	4b1e      	ldr	r3, [pc, #120]	@ (80160f0 <cifXHandleRAMBaseOSModule+0x3d8>)
 8016076:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

                /* READY state not reached */
                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801607a:	4b10      	ldr	r3, [pc, #64]	@ (80160bc <cifXHandleRAMBaseOSModule+0x3a4>)
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	f003 0308 	and.w	r3, r3, #8
 8016082:	2b00      	cmp	r3, #0
 8016084:	d00a      	beq.n	801609c <cifXHandleRAMBaseOSModule+0x384>
                {
                  USER_Trace(ptDevInstance,
 8016086:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 801608a:	f5a3 70ca 	sub.w	r0, r3, #404	@ 0x194
 801608e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8016092:	4a18      	ldr	r2, [pc, #96]	@ (80160f4 <cifXHandleRAMBaseOSModule+0x3dc>)
 8016094:	2108      	movs	r1, #8
 8016096:	6800      	ldr	r0, [r0, #0]
 8016098:	f004 fb85 	bl	801a7a6 <USER_Trace>
            }
          }
        }

        /* Free the file buffer */
        OS_Memfree(pbBuffer);
 801609c:	f8d7 0188 	ldr.w	r0, [r7, #392]	@ 0x188
 80160a0:	f7f9 fe37 	bl	800fd12 <OS_Memfree>
      }

      /* Close the file */
      OS_FileClose(pvFile);
 80160a4:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 80160a8:	f7f9 fec7 	bl	800fe3a <OS_FileClose>

    } /*lint !e429 : pbBuffer not freed or returned */
  }

  return lRet;
 80160ac:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
}
 80160b0:	4618      	mov	r0, r3
 80160b2:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 80160b6:	46bd      	mov	sp, r7
 80160b8:	bd80      	pop	{r7, pc}
 80160ba:	bf00      	nop
 80160bc:	20000080 	.word	0x20000080
 80160c0:	08021818 	.word	0x08021818
 80160c4:	08021854 	.word	0x08021854
 80160c8:	800a000a 	.word	0x800a000a
 80160cc:	800a000c 	.word	0x800a000c
 80160d0:	08021580 	.word	0x08021580
 80160d4:	08021870 	.word	0x08021870
 80160d8:	800a000e 	.word	0x800a000e
 80160dc:	08021898 	.word	0x08021898
 80160e0:	080218d4 	.word	0x080218d4
 80160e4:	08021900 	.word	0x08021900
 80160e8:	800c0020 	.word	0x800c0020
 80160ec:	0802193c 	.word	0x0802193c
 80160f0:	800c0011 	.word	0x800c0011
 80160f4:	0802197c 	.word	0x0802197c

080160f8 <cifXStartFlashDevice>:
/*! Start Flash based device
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStartFlashDevice(PDEVICEINSTANCE ptDevInstance)
{
 80160f8:	b480      	push	{r7}
 80160fa:	b083      	sub	sp, #12
 80160fc:	af00      	add	r7, sp, #0
 80160fe:	6078      	str	r0, [r7, #4]
  /* Check if a FW or Bootloader is running */
  ptDevInstance = ptDevInstance;

  /* Note: Checks already done in cifXEvaluateDeviveType() */

  return CIFX_NO_ERROR;
 8016100:	2300      	movs	r3, #0
}
 8016102:	4618      	mov	r0, r3
 8016104:	370c      	adds	r7, #12
 8016106:	46bd      	mov	sp, r7
 8016108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801610c:	4770      	bx	lr
	...

08016110 <cifXHandleFlashBaseOSModule>:
/*! Handle Flash based BASE OS Module
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXHandleFlashBaseOSModule(PDEVICEINSTANCE ptDevInstance)
{
 8016110:	b580      	push	{r7, lr}
 8016112:	b0d8      	sub	sp, #352	@ 0x160
 8016114:	af06      	add	r7, sp, #24
 8016116:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 801611a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 801611e:	6018      	str	r0, [r3, #0]
    Base Module Start
    --------------------------
    - On Flash based cards: we have to start the Base Module with a SYSTEM_RESTART
  */

  int32_t                 lRet      = CIFX_NO_ERROR;
 8016120:	2300      	movs	r3, #0
 8016122:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  CIFX_DEVICE_INFORMATION tDevInfo;
  CIFX_FILE_INFORMATION   tFileInfo;

  OS_Memset(&tDevInfo,  0, sizeof(tDevInfo));
 8016126:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 801612a:	2210      	movs	r2, #16
 801612c:	2100      	movs	r1, #0
 801612e:	4618      	mov	r0, r3
 8016130:	f7f9 fe08 	bl	800fd44 <OS_Memset>
  OS_Memset(&tFileInfo, 0, sizeof(tFileInfo));
 8016134:	f107 0310 	add.w	r3, r7, #16
 8016138:	f44f 728a 	mov.w	r2, #276	@ 0x114
 801613c:	2100      	movs	r1, #0
 801613e:	4618      	mov	r0, r3
 8016140:	f7f9 fe00 	bl	800fd44 <OS_Memset>

  /* Initialize file information structure */
  tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 8016144:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016148:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 801614c:	681b      	ldr	r3, [r3, #0]
 801614e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016150:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 8016154:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016158:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 801615c:	681b      	ldr	r3, [r3, #0]
 801615e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016160:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  tDevInfo.ulChannel        = CIFX_SYSTEM_DEVICE;
 8016164:	f04f 33ff 	mov.w	r3, #4294967295
 8016168:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tDevInfo.ptDeviceInstance = ptDevInstance;
 801616c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016170:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

  /* Ask user about an BASE OS Module */
  if(USER_GetOSFile(&tDevInfo, &tFileInfo))
 801617a:	f107 0210 	add.w	r2, r7, #16
 801617e:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8016182:	4611      	mov	r1, r2
 8016184:	4618      	mov	r0, r3
 8016186:	f004 fa99 	bl	801a6bc <USER_GetOSFile>
 801618a:	4603      	mov	r3, r0
 801618c:	2b00      	cmp	r3, #0
 801618e:	f000 8176 	beq.w	801647e <cifXHandleFlashBaseOSModule+0x36e>
  {
    uint32_t  ulFileLength  = 0;
 8016192:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016196:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 801619a:	2200      	movs	r2, #0
 801619c:	601a      	str	r2, [r3, #0]
    void*     pvFile        = NULL;
 801619e:	2300      	movs	r3, #0
 80161a0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c

    CIFXHANDLE hSysDevice = (CIFXHANDLE)&ptDevInstance->tSystemDevice;
 80161a4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80161a8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	33f4      	adds	r3, #244	@ 0xf4
 80161b0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80161b4:	4bb5      	ldr	r3, [pc, #724]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 80161b6:	681b      	ldr	r3, [r3, #0]
 80161b8:	f003 0301 	and.w	r3, r3, #1
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d00a      	beq.n	80161d6 <cifXHandleFlashBaseOSModule+0xc6>
    {
      USER_Trace(ptDevInstance,
 80161c0:	f107 0310 	add.w	r3, r7, #16
 80161c4:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80161c8:	f5a2 70a2 	sub.w	r0, r2, #324	@ 0x144
 80161cc:	4ab0      	ldr	r2, [pc, #704]	@ (8016490 <cifXHandleFlashBaseOSModule+0x380>)
 80161ce:	2104      	movs	r1, #4
 80161d0:	6800      	ldr	r0, [r0, #0]
 80161d2:	f004 fae8 	bl	801a7a6 <USER_Trace>
    }

    /*-----------------------------------------*/
    /* Open the file                           */
    /*-----------------------------------------*/
    if(NULL == (pvFile = OS_FileOpen( tFileInfo.szFullFileName, &ulFileLength)))
 80161d6:	f107 020c 	add.w	r2, r7, #12
 80161da:	f107 0310 	add.w	r3, r7, #16
 80161de:	3310      	adds	r3, #16
 80161e0:	4611      	mov	r1, r2
 80161e2:	4618      	mov	r0, r3
 80161e4:	f7f9 fe0f 	bl	800fe06 <OS_FileOpen>
 80161e8:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c
 80161ec:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d115      	bne.n	8016220 <cifXHandleFlashBaseOSModule+0x110>
    {
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80161f4:	4ba5      	ldr	r3, [pc, #660]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 80161f6:	681b      	ldr	r3, [r3, #0]
 80161f8:	f003 0308 	and.w	r3, r3, #8
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	d00b      	beq.n	8016218 <cifXHandleFlashBaseOSModule+0x108>
      {
        USER_Trace(ptDevInstance,
 8016200:	f107 0310 	add.w	r3, r7, #16
 8016204:	3310      	adds	r3, #16
 8016206:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 801620a:	f5a2 70a2 	sub.w	r0, r2, #324	@ 0x144
 801620e:	4aa1      	ldr	r2, [pc, #644]	@ (8016494 <cifXHandleFlashBaseOSModule+0x384>)
 8016210:	2108      	movs	r1, #8
 8016212:	6800      	ldr	r0, [r0, #0]
 8016214:	f004 fac7 	bl	801a7a6 <USER_Trace>
                    TRACE_LEVEL_ERROR,
                    "Error opening OS file '%s'!",
                    tFileInfo.szFullFileName);
      }

      lRet = CIFX_FILE_OPEN_FAILED;
 8016218:	4b9f      	ldr	r3, [pc, #636]	@ (8016498 <cifXHandleFlashBaseOSModule+0x388>)
 801621a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 801621e:	e12e      	b.n	801647e <cifXHandleFlashBaseOSModule+0x36e>
    } else
    {
      /*-------------------------------------------------------*/
      /* Create local buffer and read the file into the buffer */
      /*-------------------------------------------------------*/
      uint8_t* pbBuffer = (uint8_t*)OS_Memalloc(ulFileLength);
 8016220:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016224:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8016228:	681b      	ldr	r3, [r3, #0]
 801622a:	4618      	mov	r0, r3
 801622c:	f7f9 fd65 	bl	800fcfa <OS_Memalloc>
 8016230:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

      if (NULL == pbBuffer)
 8016234:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8016238:	2b00      	cmp	r3, #0
 801623a:	d113      	bne.n	8016264 <cifXHandleFlashBaseOSModule+0x154>
      {
        lRet = CIFX_FILE_LOAD_INSUFF_MEM;
 801623c:	4b97      	ldr	r3, [pc, #604]	@ (801649c <cifXHandleFlashBaseOSModule+0x38c>)
 801623e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016242:	4b92      	ldr	r3, [pc, #584]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 8016244:	681b      	ldr	r3, [r3, #0]
 8016246:	f003 0308 	and.w	r3, r3, #8
 801624a:	2b00      	cmp	r3, #0
 801624c:	f000 8113 	beq.w	8016476 <cifXHandleFlashBaseOSModule+0x366>
        {
          USER_Trace(ptDevInstance,
 8016250:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016254:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8016258:	4a91      	ldr	r2, [pc, #580]	@ (80164a0 <cifXHandleFlashBaseOSModule+0x390>)
 801625a:	2108      	movs	r1, #8
 801625c:	6818      	ldr	r0, [r3, #0]
 801625e:	f004 faa2 	bl	801a7a6 <USER_Trace>
 8016262:	e108      	b.n	8016476 <cifXHandleFlashBaseOSModule+0x366>
      } else
      {
        /*-------------------------------------------------------*/
        /* Read the file into the buffer                         */
        /*-------------------------------------------------------*/
        if(ulFileLength != OS_FileRead(pvFile, 0, ulFileLength, pbBuffer))
 8016264:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016268:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 801626c:	681a      	ldr	r2, [r3, #0]
 801626e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8016272:	2100      	movs	r1, #0
 8016274:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8016278:	f7f9 fdd1 	bl	800fe1e <OS_FileRead>
 801627c:	4602      	mov	r2, r0
 801627e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8016282:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8016286:	681b      	ldr	r3, [r3, #0]
 8016288:	429a      	cmp	r2, r3
 801628a:	d015      	beq.n	80162b8 <cifXHandleFlashBaseOSModule+0x1a8>
        {
          /* Error reading file */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801628c:	4b7f      	ldr	r3, [pc, #508]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 801628e:	681b      	ldr	r3, [r3, #0]
 8016290:	f003 0308 	and.w	r3, r3, #8
 8016294:	2b00      	cmp	r3, #0
 8016296:	d00b      	beq.n	80162b0 <cifXHandleFlashBaseOSModule+0x1a0>
          {
            USER_Trace( ptDevInstance,
 8016298:	f107 0310 	add.w	r3, r7, #16
 801629c:	3310      	adds	r3, #16
 801629e:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80162a2:	f5a2 70a2 	sub.w	r0, r2, #324	@ 0x144
 80162a6:	4a7f      	ldr	r2, [pc, #508]	@ (80164a4 <cifXHandleFlashBaseOSModule+0x394>)
 80162a8:	2108      	movs	r1, #8
 80162aa:	6800      	ldr	r0, [r0, #0]
 80162ac:	f004 fa7b 	bl	801a7a6 <USER_Trace>
                        TRACE_LEVEL_ERROR,
                        "Error reading OS file from disk '%s'!",
                        tFileInfo.szFullFileName);
          }

          lRet = CIFX_FILE_READ_ERROR;
 80162b0:	4b7d      	ldr	r3, [pc, #500]	@ (80164a8 <cifXHandleFlashBaseOSModule+0x398>)
 80162b2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80162b6:	e0da      	b.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
        } else
        {
          /* On a flash based device we need to check if the file already exists
             We will only download it, if our file is different from that on the
             device, or the device does not have this file                      */
          int fDownload = 0;
 80162b8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80162bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80162c0:	2200      	movs	r2, #0
 80162c2:	601a      	str	r2, [r3, #0]
          if ( CIFX_NO_ERROR != (lRet = DEV_CheckForDownload( hSysDevice,
 80162c4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80162c8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80162cc:	681b      	ldr	r3, [r3, #0]
 80162ce:	f107 0110 	add.w	r1, r7, #16
 80162d2:	f107 0208 	add.w	r2, r7, #8
 80162d6:	2000      	movs	r0, #0
 80162d8:	9004      	str	r0, [sp, #16]
 80162da:	2000      	movs	r0, #0
 80162dc:	9003      	str	r0, [sp, #12]
 80162de:	4873      	ldr	r0, [pc, #460]	@ (80164ac <cifXHandleFlashBaseOSModule+0x39c>)
 80162e0:	9002      	str	r0, [sp, #8]
 80162e2:	9301      	str	r3, [sp, #4]
 80162e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80162e8:	9300      	str	r3, [sp, #0]
 80162ea:	460b      	mov	r3, r1
 80162ec:	2100      	movs	r1, #0
 80162ee:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80162f2:	f7fb fddb 	bl	8011eac <DEV_CheckForDownload>
 80162f6:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
 80162fa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80162fe:	2b00      	cmp	r3, #0
 8016300:	d013      	beq.n	801632a <cifXHandleFlashBaseOSModule+0x21a>
                                                              DEV_TransferPacket,
                                                              NULL,
                                                              NULL)))
          {
            /* Display an error */
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016302:	4b62      	ldr	r3, [pc, #392]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 8016304:	681b      	ldr	r3, [r3, #0]
 8016306:	f003 0308 	and.w	r3, r3, #8
 801630a:	2b00      	cmp	r3, #0
 801630c:	f000 80af 	beq.w	801646e <cifXHandleFlashBaseOSModule+0x35e>
            {
              USER_Trace( ptDevInstance,
 8016310:	f107 0310 	add.w	r3, r7, #16
 8016314:	3310      	adds	r3, #16
 8016316:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 801631a:	f5a2 70a2 	sub.w	r0, r2, #324	@ 0x144
 801631e:	4a64      	ldr	r2, [pc, #400]	@ (80164b0 <cifXHandleFlashBaseOSModule+0x3a0>)
 8016320:	2108      	movs	r1, #8
 8016322:	6800      	ldr	r0, [r0, #0]
 8016324:	f004 fa3f 	bl	801a7a6 <USER_Trace>
 8016328:	e0a1      	b.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
                          TRACE_LEVEL_ERROR,
                          "Error checking for download '%s'!",
                          tFileInfo.szFullFileName);
            }
          } else if (!fDownload)
 801632a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 801632e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8016332:	681b      	ldr	r3, [r3, #0]
 8016334:	2b00      	cmp	r3, #0
 8016336:	d113      	bne.n	8016360 <cifXHandleFlashBaseOSModule+0x250>
          {
            /* File already exists on the hardware, we have not to download it*/
            if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8016338:	4b54      	ldr	r3, [pc, #336]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 801633a:	681b      	ldr	r3, [r3, #0]
 801633c:	f003 0301 	and.w	r3, r3, #1
 8016340:	2b00      	cmp	r3, #0
 8016342:	f000 8094 	beq.w	801646e <cifXHandleFlashBaseOSModule+0x35e>
            {
              USER_Trace( ptDevInstance,
 8016346:	f107 0310 	add.w	r3, r7, #16
 801634a:	3310      	adds	r3, #16
 801634c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8016350:	f5a2 70a2 	sub.w	r0, r2, #324	@ 0x144
 8016354:	4a57      	ldr	r2, [pc, #348]	@ (80164b4 <cifXHandleFlashBaseOSModule+0x3a4>)
 8016356:	2101      	movs	r1, #1
 8016358:	6800      	ldr	r0, [r0, #0]
 801635a:	f004 fa24 	bl	801a7a6 <USER_Trace>
 801635e:	e086      	b.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
                          tFileInfo.szFullFileName);
            }
          } else
          {
            /* Delete all files in all channels */
            uint32_t ulChNum = 0;
 8016360:	2300      	movs	r3, #0
 8016362:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
            for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 8016366:	2300      	movs	r3, #0
 8016368:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 801636c:	e010      	b.n	8016390 <cifXHandleFlashBaseOSModule+0x280>
            {
              (void)DEV_RemoveChannelFiles( (PCHANNELINSTANCE)hSysDevice, ulChNum, DEV_TransferPacket, NULL, NULL, NULL);
 801636e:	2300      	movs	r3, #0
 8016370:	9301      	str	r3, [sp, #4]
 8016372:	2300      	movs	r3, #0
 8016374:	9300      	str	r3, [sp, #0]
 8016376:	2300      	movs	r3, #0
 8016378:	4a4c      	ldr	r2, [pc, #304]	@ (80164ac <cifXHandleFlashBaseOSModule+0x39c>)
 801637a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 801637e:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8016382:	f7fb fae1 	bl	8011948 <DEV_RemoveChannelFiles>
            for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 8016386:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 801638a:	3301      	adds	r3, #1
 801638c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8016390:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8016394:	2b05      	cmp	r3, #5
 8016396:	d9ea      	bls.n	801636e <cifXHandleFlashBaseOSModule+0x25e>
            }

            /* Download the file stored in the buffer */
            lRet = xSysdeviceDownload(hSysDevice,
 8016398:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 801639c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80163a0:	681b      	ldr	r3, [r3, #0]
 80163a2:	f107 0210 	add.w	r2, r7, #16
 80163a6:	2100      	movs	r1, #0
 80163a8:	9104      	str	r1, [sp, #16]
 80163aa:	2100      	movs	r1, #0
 80163ac:	9103      	str	r1, [sp, #12]
 80163ae:	2100      	movs	r1, #0
 80163b0:	9102      	str	r1, [sp, #8]
 80163b2:	9301      	str	r3, [sp, #4]
 80163b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80163b8:	9300      	str	r3, [sp, #0]
 80163ba:	4613      	mov	r3, r2
 80163bc:	2201      	movs	r2, #1
 80163be:	2100      	movs	r1, #0
 80163c0:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80163c4:	f7fc fc46 	bl	8012c54 <xSysdeviceDownload>
 80163c8:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
                                      ulFileLength,
                                      NULL,
                                      NULL,
                                      NULL);

            if(CIFX_NO_ERROR != lRet)
 80163cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d017      	beq.n	8016404 <cifXHandleFlashBaseOSModule+0x2f4>
            {
              /* Error during download */
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80163d4:	4b2d      	ldr	r3, [pc, #180]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	f003 0308 	and.w	r3, r3, #8
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d046      	beq.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
              {
                USER_Trace( ptDevInstance,
 80163e0:	f107 0310 	add.w	r3, r7, #16
 80163e4:	f103 0210 	add.w	r2, r3, #16
 80163e8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80163ec:	f5a3 70a2 	sub.w	r0, r3, #324	@ 0x144
 80163f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80163f4:	9300      	str	r3, [sp, #0]
 80163f6:	4613      	mov	r3, r2
 80163f8:	4a2f      	ldr	r2, [pc, #188]	@ (80164b8 <cifXHandleFlashBaseOSModule+0x3a8>)
 80163fa:	2108      	movs	r1, #8
 80163fc:	6800      	ldr	r0, [r0, #0]
 80163fe:	f004 f9d2 	bl	801a7a6 <USER_Trace>
 8016402:	e034      	b.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
                            lRet);
              }
            } else
            {
              /* Download successful */
              if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8016404:	4b21      	ldr	r3, [pc, #132]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	f003 0301 	and.w	r3, r3, #1
 801640c:	2b00      	cmp	r3, #0
 801640e:	d00b      	beq.n	8016428 <cifXHandleFlashBaseOSModule+0x318>
              {
                USER_Trace( ptDevInstance,
 8016410:	f107 0310 	add.w	r3, r7, #16
 8016414:	3310      	adds	r3, #16
 8016416:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 801641a:	f5a2 70a2 	sub.w	r0, r2, #324	@ 0x144
 801641e:	4a27      	ldr	r2, [pc, #156]	@ (80164bc <cifXHandleFlashBaseOSModule+0x3ac>)
 8016420:	2101      	movs	r1, #1
 8016422:	6800      	ldr	r0, [r0, #0]
 8016424:	f004 f9bf 	bl	801a7a6 <USER_Trace>
                            "OS file was downloaded successfully '%s'", tFileInfo.szFullFileName);
              }

              /* Start the Base OS */
              /* We have to do a SYSTEMSTART */
              if ( CIFX_NO_ERROR != (lRet = DEV_DoSystemStart( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START, 0)))
 8016428:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 801642c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8016430:	681b      	ldr	r3, [r3, #0]
 8016432:	33f4      	adds	r3, #244	@ 0xf4
 8016434:	2200      	movs	r2, #0
 8016436:	f644 6120 	movw	r1, #20000	@ 0x4e20
 801643a:	4618      	mov	r0, r3
 801643c:	f7fe fe26 	bl	801508c <DEV_DoSystemStart>
 8016440:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
 8016444:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8016448:	2b00      	cmp	r3, #0
 801644a:	d010      	beq.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
              {
                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801644c:	4b0f      	ldr	r3, [pc, #60]	@ (801648c <cifXHandleFlashBaseOSModule+0x37c>)
 801644e:	681b      	ldr	r3, [r3, #0]
 8016450:	f003 0308 	and.w	r3, r3, #8
 8016454:	2b00      	cmp	r3, #0
 8016456:	d00a      	beq.n	801646e <cifXHandleFlashBaseOSModule+0x35e>
                {
                  USER_Trace(ptDevInstance,
 8016458:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 801645c:	f5a3 70a2 	sub.w	r0, r3, #324	@ 0x144
 8016460:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8016464:	4a16      	ldr	r2, [pc, #88]	@ (80164c0 <cifXHandleFlashBaseOSModule+0x3b0>)
 8016466:	2108      	movs	r1, #8
 8016468:	6800      	ldr	r0, [r0, #0]
 801646a:	f004 f99c 	bl	801a7a6 <USER_Trace>
            }
          }
        } /*lint !e429 : pbBuffer not freed or returned */

        /* Free the file buffer */
        OS_Memfree(pbBuffer);
 801646e:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8016472:	f7f9 fc4e 	bl	800fd12 <OS_Memfree>
      }

      /* Close the file */
      OS_FileClose(pvFile);
 8016476:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 801647a:	f7f9 fcde 	bl	800fe3a <OS_FileClose>

    } /*lint !e429 : pbBuffer not freed or returned */
  }

  return lRet;
 801647e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
}
 8016482:	4618      	mov	r0, r3
 8016484:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8016488:	46bd      	mov	sp, r7
 801648a:	bd80      	pop	{r7, pc}
 801648c:	20000080 	.word	0x20000080
 8016490:	08021818 	.word	0x08021818
 8016494:	08021854 	.word	0x08021854
 8016498:	800a000a 	.word	0x800a000a
 801649c:	800a000c 	.word	0x800a000c
 80164a0:	08021580 	.word	0x08021580
 80164a4:	08021870 	.word	0x08021870
 80164a8:	800a000e 	.word	0x800a000e
 80164ac:	08013ec1 	.word	0x08013ec1
 80164b0:	080219b4 	.word	0x080219b4
 80164b4:	080219d8 	.word	0x080219d8
 80164b8:	08021898 	.word	0x08021898
 80164bc:	080218d4 	.word	0x080218d4
 80164c0:	08021a10 	.word	0x08021a10

080164c4 <cifXDownloadFWFiles>:
*   \param ptDevInstance    Instance to download the files to
*   \param ptDevChannelCfg  Channel configuration data (downloaded files, etc.)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXDownloadFWFiles(PDEVICEINSTANCE ptDevInstance, PDEVICE_CHANNEL_CONFIG ptDevChannelCfg)
{
 80164c4:	b590      	push	{r4, r7, lr}
 80164c6:	b0dd      	sub	sp, #372	@ 0x174
 80164c8:	af08      	add	r7, sp, #32
 80164ca:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80164ce:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80164d2:	6018      	str	r0, [r3, #0]
 80164d4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80164d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80164dc:	6019      	str	r1, [r3, #0]
  int32_t  lRet        = CIFX_NO_ERROR;
 80164de:	2300      	movs	r3, #0
 80164e0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
  uint32_t ulChannel   = 0;
 80164e4:	2300      	movs	r3, #0
 80164e6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

  /* Process all channels */
  for(ulChannel = 0; ulChannel < CIFX_MAX_NUMBER_OF_CHANNELS; ++ulChannel)
 80164ea:	2300      	movs	r3, #0
 80164ec:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80164f0:	e17d      	b.n	80167ee <cifXDownloadFWFiles+0x32a>
  {
    CIFX_DEVICE_INFORMATION tDevInfo;
    uint32_t                ulIdx         = 0;
 80164f2:	2300      	movs	r3, #0
 80164f4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    uint32_t                ulFirmwareCnt = 0;
 80164f8:	2300      	movs	r3, #0
 80164fa:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

    OS_Memset(&tDevInfo, 0, sizeof(tDevInfo));
 80164fe:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8016502:	2210      	movs	r2, #16
 8016504:	2100      	movs	r1, #0
 8016506:	4618      	mov	r0, r3
 8016508:	f7f9 fc1c 	bl	800fd44 <OS_Memset>

    tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 801650c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016510:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8016514:	681b      	ldr	r3, [r3, #0]
 8016516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016518:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 801651c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016520:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8016524:	681b      	ldr	r3, [r3, #0]
 8016526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016528:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    tDevInfo.ulChannel        = ulChannel;
 801652c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016530:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    tDevInfo.ptDeviceInstance = ptDevInstance;
 8016534:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016538:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    /* Get information about the number of firmware files to download */
    ulFirmwareCnt = USER_GetFirmwareFileCount(&tDevInfo);
 8016542:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8016546:	4618      	mov	r0, r3
 8016548:	f004 f8c4 	bl	801a6d4 <USER_GetFirmwareFileCount>
 801654c:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140

    /* Show information about the channel and the number of firmware files to download */
    if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 8016550:	4bad      	ldr	r3, [pc, #692]	@ (8016808 <cifXDownloadFWFiles+0x344>)
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	f003 0302 	and.w	r3, r3, #2
 8016558:	2b00      	cmp	r3, #0
 801655a:	d00d      	beq.n	8016578 <cifXDownloadFWFiles+0xb4>
    {
      USER_Trace(ptDevInstance,
 801655c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016560:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 8016564:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8016568:	9300      	str	r3, [sp, #0]
 801656a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 801656e:	4aa7      	ldr	r2, [pc, #668]	@ (801680c <cifXDownloadFWFiles+0x348>)
 8016570:	2102      	movs	r1, #2
 8016572:	6800      	ldr	r0, [r0, #0]
 8016574:	f004 f917 	bl	801a7a6 <USER_Trace>
    }

    /*----------------------------*/
    /* Process all firmware files */
    /*----------------------------*/
    for(ulIdx = 0; ulIdx < ulFirmwareCnt; ++ulIdx)
 8016578:	2300      	movs	r3, #0
 801657a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 801657e:	e12a      	b.n	80167d6 <cifXDownloadFWFiles+0x312>
    {
      CIFX_FILE_INFORMATION tFileInfo;

      OS_Memset(&tFileInfo, 0, sizeof(tFileInfo));
 8016580:	f107 030c 	add.w	r3, r7, #12
 8016584:	f44f 728a 	mov.w	r2, #276	@ 0x114
 8016588:	2100      	movs	r1, #0
 801658a:	4618      	mov	r0, r3
 801658c:	f7f9 fbda 	bl	800fd44 <OS_Memset>

      /* Read file information */
      if(!USER_GetFirmwareFile(&tDevInfo, ulIdx, &tFileInfo))
 8016590:	f107 020c 	add.w	r2, r7, #12
 8016594:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8016598:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 801659c:	4618      	mov	r0, r3
 801659e:	f004 f8a4 	bl	801a6ea <USER_GetFirmwareFile>
 80165a2:	4603      	mov	r3, r0
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d112      	bne.n	80165ce <cifXDownloadFWFiles+0x10a>
      {
        /* Firmware file not returned by USER */
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80165a8:	4b97      	ldr	r3, [pc, #604]	@ (8016808 <cifXDownloadFWFiles+0x344>)
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	f003 0308 	and.w	r3, r3, #8
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	f000 810b 	beq.w	80167cc <cifXDownloadFWFiles+0x308>
        {
          USER_Trace(ptDevInstance,
 80165b6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80165ba:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 80165be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80165c2:	4a93      	ldr	r2, [pc, #588]	@ (8016810 <cifXDownloadFWFiles+0x34c>)
 80165c4:	2108      	movs	r1, #8
 80165c6:	6800      	ldr	r0, [r0, #0]
 80165c8:	f004 f8ed 	bl	801a7a6 <USER_Trace>
 80165cc:	e0fe      	b.n	80167cc <cifXDownloadFWFiles+0x308>
      } else
      {
        /*-----------------------------------------*/
        /* Open the file                           */
        /*-----------------------------------------*/
        uint32_t  ulFileLength = 0;
 80165ce:	2300      	movs	r3, #0
 80165d0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        void*     pvFile = OS_FileOpen(tFileInfo.szFullFileName, &ulFileLength);
 80165d4:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 80165d8:	f107 030c 	add.w	r3, r7, #12
 80165dc:	3310      	adds	r3, #16
 80165de:	4611      	mov	r1, r2
 80165e0:	4618      	mov	r0, r3
 80165e2:	f7f9 fc10 	bl	800fe06 <OS_FileOpen>
 80165e6:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c
        if(NULL == pvFile)
 80165ea:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d113      	bne.n	801661a <cifXDownloadFWFiles+0x156>
        {
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80165f2:	4b85      	ldr	r3, [pc, #532]	@ (8016808 <cifXDownloadFWFiles+0x344>)
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	f003 0308 	and.w	r3, r3, #8
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	f000 80e6 	beq.w	80167cc <cifXDownloadFWFiles+0x308>
          {
            USER_Trace(ptDevInstance,
 8016600:	f107 030c 	add.w	r3, r7, #12
 8016604:	3310      	adds	r3, #16
 8016606:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 801660a:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 801660e:	4a81      	ldr	r2, [pc, #516]	@ (8016814 <cifXDownloadFWFiles+0x350>)
 8016610:	2108      	movs	r1, #8
 8016612:	6800      	ldr	r0, [r0, #0]
 8016614:	f004 f8c7 	bl	801a7a6 <USER_Trace>
 8016618:	e0d8      	b.n	80167cc <cifXDownloadFWFiles+0x308>
        } else
        {
          /*-------------------------------------------------------*/
          /* Create local buffer and read the file into the buffer */
          /*-------------------------------------------------------*/
          uint8_t* pbBuffer = (uint8_t*)OS_Memalloc(ulFileLength);
 801661a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 801661e:	4618      	mov	r0, r3
 8016620:	f7f9 fb6b 	bl	800fcfa <OS_Memalloc>
 8016624:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138

          if (NULL == pbBuffer)
 8016628:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 801662c:	2b00      	cmp	r3, #0
 801662e:	d113      	bne.n	8016658 <cifXDownloadFWFiles+0x194>
          {
            lRet = CIFX_FILE_LOAD_INSUFF_MEM;
 8016630:	4b79      	ldr	r3, [pc, #484]	@ (8016818 <cifXDownloadFWFiles+0x354>)
 8016632:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c

            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016636:	4b74      	ldr	r3, [pc, #464]	@ (8016808 <cifXDownloadFWFiles+0x344>)
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	f003 0308 	and.w	r3, r3, #8
 801663e:	2b00      	cmp	r3, #0
 8016640:	f000 80c0 	beq.w	80167c4 <cifXDownloadFWFiles+0x300>
            {
              USER_Trace(ptDevInstance,
 8016644:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016648:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 801664c:	4a73      	ldr	r2, [pc, #460]	@ (801681c <cifXDownloadFWFiles+0x358>)
 801664e:	2108      	movs	r1, #8
 8016650:	6818      	ldr	r0, [r3, #0]
 8016652:	f004 f8a8 	bl	801a7a6 <USER_Trace>
 8016656:	e0b5      	b.n	80167c4 <cifXDownloadFWFiles+0x300>
          } else
          {
            /*-------------------------------------------------------*/
            /* Read the file into the buffer                         */
            /*-------------------------------------------------------*/
            if(ulFileLength != OS_FileRead(pvFile, 0, ulFileLength, pbBuffer))
 8016658:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 801665c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8016660:	2100      	movs	r1, #0
 8016662:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8016666:	f7f9 fbda 	bl	800fe1e <OS_FileRead>
 801666a:	4602      	mov	r2, r0
 801666c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8016670:	429a      	cmp	r2, r3
 8016672:	d013      	beq.n	801669c <cifXDownloadFWFiles+0x1d8>
            {
              /* Error reading file */
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016674:	4b64      	ldr	r3, [pc, #400]	@ (8016808 <cifXDownloadFWFiles+0x344>)
 8016676:	681b      	ldr	r3, [r3, #0]
 8016678:	f003 0308 	and.w	r3, r3, #8
 801667c:	2b00      	cmp	r3, #0
 801667e:	f000 809d 	beq.w	80167bc <cifXDownloadFWFiles+0x2f8>
              {
                USER_Trace(ptDevInstance,
 8016682:	f107 030c 	add.w	r3, r7, #12
 8016686:	3310      	adds	r3, #16
 8016688:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 801668c:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 8016690:	4a63      	ldr	r2, [pc, #396]	@ (8016820 <cifXDownloadFWFiles+0x35c>)
 8016692:	2108      	movs	r1, #8
 8016694:	6800      	ldr	r0, [r0, #0]
 8016696:	f004 f886 	bl	801a7a6 <USER_Trace>
 801669a:	e08f      	b.n	80167bc <cifXDownloadFWFiles+0x2f8>
                          "Error reading Firmware file from disk '%s'!",
                          tFileInfo.szFullFileName);
              }
            } else
            {
              uint8_t bLoadState = CIFXTKIT_DOWNLOAD_NONE;
 801669c:	2300      	movs	r3, #0
 801669e:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
              if( CIFX_NO_ERROR == (lRet = DEV_ProcessFWDownload( ptDevInstance,
 80166a2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80166a6:	f107 040c 	add.w	r4, r7, #12
 80166aa:	f107 020c 	add.w	r2, r7, #12
 80166ae:	f102 0110 	add.w	r1, r2, #16
 80166b2:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80166b6:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 80166ba:	2200      	movs	r2, #0
 80166bc:	9206      	str	r2, [sp, #24]
 80166be:	2200      	movs	r2, #0
 80166c0:	9205      	str	r2, [sp, #20]
 80166c2:	2200      	movs	r2, #0
 80166c4:	9204      	str	r2, [sp, #16]
 80166c6:	4a57      	ldr	r2, [pc, #348]	@ (8016824 <cifXDownloadFWFiles+0x360>)
 80166c8:	9203      	str	r2, [sp, #12]
 80166ca:	f207 1223 	addw	r2, r7, #291	@ 0x123
 80166ce:	9202      	str	r2, [sp, #8]
 80166d0:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80166d4:	9201      	str	r2, [sp, #4]
 80166d6:	9300      	str	r3, [sp, #0]
 80166d8:	4623      	mov	r3, r4
 80166da:	460a      	mov	r2, r1
 80166dc:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 80166e0:	6800      	ldr	r0, [r0, #0]
 80166e2:	f7fb fd29 	bl	8012138 <DEV_ProcessFWDownload>
 80166e6:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
 80166ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d164      	bne.n	80167bc <cifXDownloadFWFiles+0x2f8>
                                                                  DEV_TransferPacket,
                                                                  NULL,
                                                                  NULL,
                                                                  NULL)))
              {
                switch(bLoadState & ~CIFXTKIT_DOWNLOAD_EXECUTED)
 80166f2:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80166f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80166fa:	2b01      	cmp	r3, #1
 80166fc:	d035      	beq.n	801676a <cifXDownloadFWFiles+0x2a6>
 80166fe:	2b02      	cmp	r3, #2
 8016700:	d15b      	bne.n	80167ba <cifXDownloadFWFiles+0x2f6>
                {
                  case CIFXTKIT_DOWNLOAD_MODULE:
                    /* Store name and module state */
                    (void)OS_Strncpy(ptDevChannelCfg->atChannelData[ulChannel].szFileName,
 8016702:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016706:	f5a3 71a8 	sub.w	r1, r3, #336	@ 0x150
 801670a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 801670e:	4613      	mov	r3, r2
 8016710:	00db      	lsls	r3, r3, #3
 8016712:	1a9b      	subs	r3, r3, r2
 8016714:	009b      	lsls	r3, r3, #2
 8016716:	3308      	adds	r3, #8
 8016718:	680a      	ldr	r2, [r1, #0]
 801671a:	4413      	add	r3, r2
 801671c:	3304      	adds	r3, #4
 801671e:	f107 010c 	add.w	r1, r7, #12
 8016722:	2210      	movs	r2, #16
 8016724:	4618      	mov	r0, r3
 8016726:	f7f9 fd2f 	bl	8010188 <OS_Strncpy>
                                     tFileInfo.szShortFileName,
                                     sizeof(ptDevChannelCfg->atChannelData[ulChannel].szFileName));

                    ptDevChannelCfg->atChannelData[ulChannel].fModuleLoaded = 1;
 801672a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 801672e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8016732:	6819      	ldr	r1, [r3, #0]
 8016734:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8016738:	4613      	mov	r3, r2
 801673a:	00db      	lsls	r3, r3, #3
 801673c:	1a9b      	subs	r3, r3, r2
 801673e:	009b      	lsls	r3, r3, #2
 8016740:	440b      	add	r3, r1
 8016742:	3304      	adds	r3, #4
 8016744:	2201      	movs	r2, #1
 8016746:	601a      	str	r2, [r3, #0]
                    ptDevChannelCfg->atChannelData[ulChannel].ulFileSize    = ulFileLength;
 8016748:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 801674c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016750:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8016754:	6818      	ldr	r0, [r3, #0]
 8016756:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 801675a:	4613      	mov	r3, r2
 801675c:	00db      	lsls	r3, r3, #3
 801675e:	1a9b      	subs	r3, r3, r2
 8016760:	009b      	lsls	r3, r3, #2
 8016762:	4403      	add	r3, r0
 8016764:	331c      	adds	r3, #28
 8016766:	6019      	str	r1, [r3, #0]
                  break;
 8016768:	e028      	b.n	80167bc <cifXDownloadFWFiles+0x2f8>

                  case CIFXTKIT_DOWNLOAD_FIRMWARE:
                    /* Store name and firmware state */
                    /* Unselect all modules, because we have a firmware */
                    OS_Memset(ptDevChannelCfg->atChannelData, 0, sizeof(ptDevChannelCfg->atChannelData));
 801676a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 801676e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	3304      	adds	r3, #4
 8016776:	22a8      	movs	r2, #168	@ 0xa8
 8016778:	2100      	movs	r1, #0
 801677a:	4618      	mov	r0, r3
 801677c:	f7f9 fae2 	bl	800fd44 <OS_Memset>

                    /* Set firmware information */
                    if( bLoadState & CIFXTKIT_DOWNLOAD_EXECUTED)
 8016780:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8016784:	b25b      	sxtb	r3, r3
 8016786:	2b00      	cmp	r3, #0
 8016788:	da06      	bge.n	8016798 <cifXDownloadFWFiles+0x2d4>
                      ptDevChannelCfg->fFWLoaded = 1;
 801678a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 801678e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8016792:	681b      	ldr	r3, [r3, #0]
 8016794:	2201      	movs	r2, #1
 8016796:	601a      	str	r2, [r3, #0]

                    ptDevChannelCfg->atChannelData[ulChannel].ulFileSize = ulFileLength;
 8016798:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 801679c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80167a0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80167a4:	6818      	ldr	r0, [r3, #0]
 80167a6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80167aa:	4613      	mov	r3, r2
 80167ac:	00db      	lsls	r3, r3, #3
 80167ae:	1a9b      	subs	r3, r3, r2
 80167b0:	009b      	lsls	r3, r3, #2
 80167b2:	4403      	add	r3, r0
 80167b4:	331c      	adds	r3, #28
 80167b6:	6019      	str	r1, [r3, #0]
                  break;
 80167b8:	e000      	b.n	80167bc <cifXDownloadFWFiles+0x2f8>

                  default:
                    /* nothing to do*/
                  break;
 80167ba:	bf00      	nop
                }
              }
            }

            /* Free the file buffer */
            OS_Memfree(pbBuffer);
 80167bc:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80167c0:	f7f9 faa7 	bl	800fd12 <OS_Memfree>
          }

          /* Close the file */
          OS_FileClose(pvFile);
 80167c4:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80167c8:	f7f9 fb37 	bl	800fe3a <OS_FileClose>
    for(ulIdx = 0; ulIdx < ulFirmwareCnt; ++ulIdx)
 80167cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80167d0:	3301      	adds	r3, #1
 80167d2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80167d6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80167da:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80167de:	429a      	cmp	r2, r3
 80167e0:	f4ff aece 	bcc.w	8016580 <cifXDownloadFWFiles+0xbc>
  for(ulChannel = 0; ulChannel < CIFX_MAX_NUMBER_OF_CHANNELS; ++ulChannel)
 80167e4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80167e8:	3301      	adds	r3, #1
 80167ea:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80167ee:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80167f2:	2b05      	cmp	r3, #5
 80167f4:	f67f ae7d 	bls.w	80164f2 <cifXDownloadFWFiles+0x2e>
        } /*lint !e429 : pbBuffer not freed or returned */
      }
    }
  }

  return lRet;
 80167f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
}
 80167fc:	4618      	mov	r0, r3
 80167fe:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8016802:	46bd      	mov	sp, r7
 8016804:	bd90      	pop	{r4, r7, pc}
 8016806:	bf00      	nop
 8016808:	20000080 	.word	0x20000080
 801680c:	08021a50 	.word	0x08021a50
 8016810:	08021a90 	.word	0x08021a90
 8016814:	08021ad8 	.word	0x08021ad8
 8016818:	800a000c 	.word	0x800a000c
 801681c:	08021580 	.word	0x08021580
 8016820:	08021afc 	.word	0x08021afc
 8016824:	08013ec1 	.word	0x08013ec1

08016828 <cifXDownloadCNFFiles>:
*   \param ptDevInstance    Instance to download the files to
*   \param ptDevChannelCfg  Channel configuration data (downloaded files, etc.)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXDownloadCNFFiles(PDEVICEINSTANCE ptDevInstance, PDEVICE_CHANNEL_CONFIG ptDevChannelCfg)
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b0da      	sub	sp, #360	@ 0x168
 801682c:	af06      	add	r7, sp, #24
 801682e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016832:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8016836:	6018      	str	r0, [r3, #0]
 8016838:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 801683c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8016840:	6019      	str	r1, [r3, #0]
  CIFXHANDLE hSysDevice  = (CIFXHANDLE)&ptDevInstance->tSystemDevice;
 8016842:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016846:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	33f4      	adds	r3, #244	@ 0xf4
 801684e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
  int32_t    lRet        = CIFX_NO_ERROR;
 8016852:	2300      	movs	r3, #0
 8016854:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
  uint32_t   ulChannel   = 0;
 8016858:	2300      	movs	r3, #0
 801685a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

  /* Process all channels */
  for(ulChannel = 0; ulChannel < CIFX_MAX_NUMBER_OF_CHANNELS; ++ulChannel)
 801685e:	2300      	movs	r3, #0
 8016860:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8016864:	e18c      	b.n	8016b80 <cifXDownloadCNFFiles+0x358>
  {
    CIFX_DEVICE_INFORMATION tDevInfo;
    uint32_t                ulIdx       = 0;
 8016866:	2300      	movs	r3, #0
 8016868:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    uint32_t                ulConfigCnt = 0;
 801686c:	2300      	movs	r3, #0
 801686e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c

    OS_Memset(&tDevInfo, 0, sizeof(tDevInfo));
 8016872:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8016876:	2210      	movs	r2, #16
 8016878:	2100      	movs	r1, #0
 801687a:	4618      	mov	r0, r3
 801687c:	f7f9 fa62 	bl	800fd44 <OS_Memset>

    tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 8016880:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016884:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8016888:	681b      	ldr	r3, [r3, #0]
 801688a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801688c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 8016890:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016894:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8016898:	681b      	ldr	r3, [r3, #0]
 801689a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801689c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    tDevInfo.ulChannel        = ulChannel;
 80168a0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80168a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    tDevInfo.ptDeviceInstance = ptDevInstance;
 80168a8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80168ac:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    /* Get information about the number of configuration files to download */
    ulConfigCnt   = USER_GetConfigurationFileCount(&tDevInfo);
 80168b6:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80168ba:	4618      	mov	r0, r3
 80168bc:	f003 ff22 	bl	801a704 <USER_GetConfigurationFileCount>
 80168c0:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c

    /* Display information about configuration files to download */
    if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 80168c4:	4bb4      	ldr	r3, [pc, #720]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 80168c6:	681b      	ldr	r3, [r3, #0]
 80168c8:	f003 0302 	and.w	r3, r3, #2
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	d00d      	beq.n	80168ec <cifXDownloadCNFFiles+0xc4>
    {
      USER_Trace(ptDevInstance,
 80168d0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80168d4:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 80168d8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80168dc:	9300      	str	r3, [sp, #0]
 80168de:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80168e2:	4aae      	ldr	r2, [pc, #696]	@ (8016b9c <cifXDownloadCNFFiles+0x374>)
 80168e4:	2102      	movs	r1, #2
 80168e6:	6800      	ldr	r0, [r0, #0]
 80168e8:	f003 ff5d 	bl	801a7a6 <USER_Trace>
    }

    /*---------------------------------*/
    /* Process all configuration files */
    /*---------------------------------*/
    for(ulIdx = 0; ulIdx < ulConfigCnt; ++ulIdx)
 80168ec:	2300      	movs	r3, #0
 80168ee:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80168f2:	e139      	b.n	8016b68 <cifXDownloadCNFFiles+0x340>
    {
      CIFX_FILE_INFORMATION tFileInfo;

      OS_Memset(&tFileInfo, 0, sizeof(tFileInfo));
 80168f4:	f107 0308 	add.w	r3, r7, #8
 80168f8:	f44f 728a 	mov.w	r2, #276	@ 0x114
 80168fc:	2100      	movs	r1, #0
 80168fe:	4618      	mov	r0, r3
 8016900:	f7f9 fa20 	bl	800fd44 <OS_Memset>

      /* Read file information */
      if(!USER_GetConfigurationFile(&tDevInfo, ulIdx, &tFileInfo))
 8016904:	f107 0208 	add.w	r2, r7, #8
 8016908:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 801690c:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8016910:	4618      	mov	r0, r3
 8016912:	f003 ff02 	bl	801a71a <USER_GetConfigurationFile>
 8016916:	4603      	mov	r3, r0
 8016918:	2b00      	cmp	r3, #0
 801691a:	d112      	bne.n	8016942 <cifXDownloadCNFFiles+0x11a>
      {
        /* Configuration file not returned by USER */
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801691c:	4b9e      	ldr	r3, [pc, #632]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	f003 0308 	and.w	r3, r3, #8
 8016924:	2b00      	cmp	r3, #0
 8016926:	f000 811a 	beq.w	8016b5e <cifXDownloadCNFFiles+0x336>
        {
          USER_Trace(ptDevInstance,
 801692a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 801692e:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 8016932:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8016936:	4a9a      	ldr	r2, [pc, #616]	@ (8016ba0 <cifXDownloadCNFFiles+0x378>)
 8016938:	2108      	movs	r1, #8
 801693a:	6800      	ldr	r0, [r0, #0]
 801693c:	f003 ff33 	bl	801a7a6 <USER_Trace>
 8016940:	e10d      	b.n	8016b5e <cifXDownloadCNFFiles+0x336>
      } else
      {
        /*----------------------------*/
        /* Open the file              */
        /*----------------------------*/
        uint32_t   ulFileLength = 0;
 8016942:	2300      	movs	r3, #0
 8016944:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        void*      pvFile       = OS_FileOpen(tFileInfo.szFullFileName, &ulFileLength);
 8016948:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 801694c:	f107 0308 	add.w	r3, r7, #8
 8016950:	3310      	adds	r3, #16
 8016952:	4611      	mov	r1, r2
 8016954:	4618      	mov	r0, r3
 8016956:	f7f9 fa56 	bl	800fe06 <OS_FileOpen>
 801695a:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
        if(NULL == pvFile)
 801695e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8016962:	2b00      	cmp	r3, #0
 8016964:	d113      	bne.n	801698e <cifXDownloadCNFFiles+0x166>
        {
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016966:	4b8c      	ldr	r3, [pc, #560]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	f003 0308 	and.w	r3, r3, #8
 801696e:	2b00      	cmp	r3, #0
 8016970:	f000 80f5 	beq.w	8016b5e <cifXDownloadCNFFiles+0x336>
          {
            USER_Trace(ptDevInstance,
 8016974:	f107 0308 	add.w	r3, r7, #8
 8016978:	3310      	adds	r3, #16
 801697a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 801697e:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 8016982:	4a88      	ldr	r2, [pc, #544]	@ (8016ba4 <cifXDownloadCNFFiles+0x37c>)
 8016984:	2108      	movs	r1, #8
 8016986:	6800      	ldr	r0, [r0, #0]
 8016988:	f003 ff0d 	bl	801a7a6 <USER_Trace>
 801698c:	e0e7      	b.n	8016b5e <cifXDownloadCNFFiles+0x336>
        } else
        {
          /*-------------------------------------------------------*/
          /* Create local buffer and read the file into the buffer */
          /*-------------------------------------------------------*/
          uint8_t*  pbBuffer = (uint8_t*)OS_Memalloc(ulFileLength);
 801698e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8016992:	4618      	mov	r0, r3
 8016994:	f7f9 f9b1 	bl	800fcfa <OS_Memalloc>
 8016998:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

          if (NULL == pbBuffer)
 801699c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	d113      	bne.n	80169cc <cifXDownloadCNFFiles+0x1a4>
          {
            lRet = CIFX_FILE_LOAD_INSUFF_MEM;
 80169a4:	4b80      	ldr	r3, [pc, #512]	@ (8016ba8 <cifXDownloadCNFFiles+0x380>)
 80169a6:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c

            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80169aa:	4b7b      	ldr	r3, [pc, #492]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 80169ac:	681b      	ldr	r3, [r3, #0]
 80169ae:	f003 0308 	and.w	r3, r3, #8
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	f000 80cf 	beq.w	8016b56 <cifXDownloadCNFFiles+0x32e>
            {
              USER_Trace(ptDevInstance,
 80169b8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80169bc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80169c0:	4a7a      	ldr	r2, [pc, #488]	@ (8016bac <cifXDownloadCNFFiles+0x384>)
 80169c2:	2108      	movs	r1, #8
 80169c4:	6818      	ldr	r0, [r3, #0]
 80169c6:	f003 feee 	bl	801a7a6 <USER_Trace>
 80169ca:	e0c4      	b.n	8016b56 <cifXDownloadCNFFiles+0x32e>
          } else
          {
            /*-------------------------------------------------------*/
            /* Read the file into the buffer                         */
            /*-------------------------------------------------------*/
            if( ulFileLength != OS_FileRead(pvFile, 0, ulFileLength, pbBuffer))
 80169cc:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 80169d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80169d4:	2100      	movs	r1, #0
 80169d6:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80169da:	f7f9 fa20 	bl	800fe1e <OS_FileRead>
 80169de:	4602      	mov	r2, r0
 80169e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80169e4:	429a      	cmp	r2, r3
 80169e6:	d013      	beq.n	8016a10 <cifXDownloadCNFFiles+0x1e8>
            {
              /* Error reading file */
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80169e8:	4b6b      	ldr	r3, [pc, #428]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 80169ea:	681b      	ldr	r3, [r3, #0]
 80169ec:	f003 0308 	and.w	r3, r3, #8
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	f000 80ac 	beq.w	8016b4e <cifXDownloadCNFFiles+0x326>
              {
                USER_Trace(ptDevInstance,
 80169f6:	f107 0308 	add.w	r3, r7, #8
 80169fa:	3310      	adds	r3, #16
 80169fc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8016a00:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 8016a04:	4a6a      	ldr	r2, [pc, #424]	@ (8016bb0 <cifXDownloadCNFFiles+0x388>)
 8016a06:	2108      	movs	r1, #8
 8016a08:	6800      	ldr	r0, [r0, #0]
 8016a0a:	f003 fecc 	bl	801a7a6 <USER_Trace>
 8016a0e:	e09e      	b.n	8016b4e <cifXDownloadCNFFiles+0x326>
                           tFileInfo.szFullFileName);
              }
            } else
            {
              /* Check if we have to download the file or if it already exists on the hardware */
              int fDownload = 0;
 8016a10:	2300      	movs	r3, #0
 8016a12:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
              if ( CIFX_NO_ERROR != (lRet = DEV_CheckForDownload( hSysDevice,
 8016a16:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8016a1a:	f107 0108 	add.w	r1, r7, #8
 8016a1e:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8016a22:	2000      	movs	r0, #0
 8016a24:	9004      	str	r0, [sp, #16]
 8016a26:	2000      	movs	r0, #0
 8016a28:	9003      	str	r0, [sp, #12]
 8016a2a:	4862      	ldr	r0, [pc, #392]	@ (8016bb4 <cifXDownloadCNFFiles+0x38c>)
 8016a2c:	9002      	str	r0, [sp, #8]
 8016a2e:	9301      	str	r3, [sp, #4]
 8016a30:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8016a34:	9300      	str	r3, [sp, #0]
 8016a36:	460b      	mov	r3, r1
 8016a38:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 8016a3c:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 8016a40:	f7fb fa34 	bl	8011eac <DEV_CheckForDownload>
 8016a44:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
 8016a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d012      	beq.n	8016a76 <cifXDownloadCNFFiles+0x24e>
                                                                  DEV_TransferPacket,
                                                                  NULL,
                                                                  NULL)))
              {
                /* Display an error */
                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016a50:	4b51      	ldr	r3, [pc, #324]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 8016a52:	681b      	ldr	r3, [r3, #0]
 8016a54:	f003 0308 	and.w	r3, r3, #8
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d078      	beq.n	8016b4e <cifXDownloadCNFFiles+0x326>
                {
                  USER_Trace(ptDevInstance,
 8016a5c:	f107 0308 	add.w	r3, r7, #8
 8016a60:	3310      	adds	r3, #16
 8016a62:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8016a66:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 8016a6a:	4a53      	ldr	r2, [pc, #332]	@ (8016bb8 <cifXDownloadCNFFiles+0x390>)
 8016a6c:	2108      	movs	r1, #8
 8016a6e:	6800      	ldr	r0, [r0, #0]
 8016a70:	f003 fe99 	bl	801a7a6 <USER_Trace>
 8016a74:	e06b      	b.n	8016b4e <cifXDownloadCNFFiles+0x326>
                              TRACE_LEVEL_ERROR,
                              "Error checking for download '%s'!",
                              tFileInfo.szFullFileName);
                }
              } else if(!fDownload)
 8016a76:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d112      	bne.n	8016aa4 <cifXDownloadCNFFiles+0x27c>
              {
                if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8016a7e:	4b46      	ldr	r3, [pc, #280]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 8016a80:	681b      	ldr	r3, [r3, #0]
 8016a82:	f003 0301 	and.w	r3, r3, #1
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d061      	beq.n	8016b4e <cifXDownloadCNFFiles+0x326>
                {
                  USER_Trace(ptDevInstance,
 8016a8a:	f107 0308 	add.w	r3, r7, #8
 8016a8e:	3310      	adds	r3, #16
 8016a90:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8016a94:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 8016a98:	4a48      	ldr	r2, [pc, #288]	@ (8016bbc <cifXDownloadCNFFiles+0x394>)
 8016a9a:	2101      	movs	r1, #1
 8016a9c:	6800      	ldr	r0, [r0, #0]
 8016a9e:	f003 fe82 	bl	801a7a6 <USER_Trace>
 8016aa2:	e054      	b.n	8016b4e <cifXDownloadCNFFiles+0x326>
                              tFileInfo.szFullFileName);
                }
              } else
              {
                /* Download the file stored in the buffer */
                lRet = xSysdeviceDownload(hSysDevice,
 8016aa4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8016aa8:	f107 0208 	add.w	r2, r7, #8
 8016aac:	2100      	movs	r1, #0
 8016aae:	9104      	str	r1, [sp, #16]
 8016ab0:	2100      	movs	r1, #0
 8016ab2:	9103      	str	r1, [sp, #12]
 8016ab4:	2100      	movs	r1, #0
 8016ab6:	9102      	str	r1, [sp, #8]
 8016ab8:	9301      	str	r3, [sp, #4]
 8016aba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8016abe:	9300      	str	r3, [sp, #0]
 8016ac0:	4613      	mov	r3, r2
 8016ac2:	2202      	movs	r2, #2
 8016ac4:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 8016ac8:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 8016acc:	f7fc f8c2 	bl	8012c54 <xSysdeviceDownload>
 8016ad0:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
                                          pbBuffer,
                                          ulFileLength,
                                          NULL,
                                          NULL,
                                          NULL);
                if(CIFX_NO_ERROR != lRet)
 8016ad4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d017      	beq.n	8016b0c <cifXDownloadCNFFiles+0x2e4>
                {
                  if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8016adc:	4b2e      	ldr	r3, [pc, #184]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 8016ade:	681b      	ldr	r3, [r3, #0]
 8016ae0:	f003 0308 	and.w	r3, r3, #8
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	d032      	beq.n	8016b4e <cifXDownloadCNFFiles+0x326>
                  {
                    USER_Trace(ptDevInstance,
 8016ae8:	f107 0308 	add.w	r3, r7, #8
 8016aec:	f103 0210 	add.w	r2, r3, #16
 8016af0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016af4:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 8016af8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016afc:	9300      	str	r3, [sp, #0]
 8016afe:	4613      	mov	r3, r2
 8016b00:	4a2f      	ldr	r2, [pc, #188]	@ (8016bc0 <cifXDownloadCNFFiles+0x398>)
 8016b02:	2108      	movs	r1, #8
 8016b04:	6800      	ldr	r0, [r0, #0]
 8016b06:	f003 fe4e 	bl	801a7a6 <USER_Trace>
 8016b0a:	e020      	b.n	8016b4e <cifXDownloadCNFFiles+0x326>
                              lRet);
                  }
                } else
                {
                  /* We have downloaded a configuration file */
                  ptDevChannelCfg->atChannelData[ulChannel].fCNFLoaded = 1;
 8016b0c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8016b10:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8016b14:	6819      	ldr	r1, [r3, #0]
 8016b16:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8016b1a:	4613      	mov	r3, r2
 8016b1c:	00db      	lsls	r3, r3, #3
 8016b1e:	1a9b      	subs	r3, r3, r2
 8016b20:	009b      	lsls	r3, r3, #2
 8016b22:	440b      	add	r3, r1
 8016b24:	3308      	adds	r3, #8
 8016b26:	2201      	movs	r2, #1
 8016b28:	601a      	str	r2, [r3, #0]

                  if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8016b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8016b98 <cifXDownloadCNFFiles+0x370>)
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	f003 0301 	and.w	r3, r3, #1
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d00b      	beq.n	8016b4e <cifXDownloadCNFFiles+0x326>
                  {
                    USER_Trace(ptDevInstance,
 8016b36:	f107 0308 	add.w	r3, r7, #8
 8016b3a:	3310      	adds	r3, #16
 8016b3c:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8016b40:	f5a2 70a6 	sub.w	r0, r2, #332	@ 0x14c
 8016b44:	4a1f      	ldr	r2, [pc, #124]	@ (8016bc4 <cifXDownloadCNFFiles+0x39c>)
 8016b46:	2101      	movs	r1, #1
 8016b48:	6800      	ldr	r0, [r0, #0]
 8016b4a:	f003 fe2c 	bl	801a7a6 <USER_Trace>
                }
              }
            }

            /* Free the file buffer */
            OS_Memfree(pbBuffer);
 8016b4e:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8016b52:	f7f9 f8de 	bl	800fd12 <OS_Memfree>
          }

          /* Close the file */
          OS_FileClose(pvFile);
 8016b56:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8016b5a:	f7f9 f96e 	bl	800fe3a <OS_FileClose>
    for(ulIdx = 0; ulIdx < ulConfigCnt; ++ulIdx)
 8016b5e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8016b62:	3301      	adds	r3, #1
 8016b64:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8016b68:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8016b6c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8016b70:	429a      	cmp	r2, r3
 8016b72:	f4ff aebf 	bcc.w	80168f4 <cifXDownloadCNFFiles+0xcc>
  for(ulChannel = 0; ulChannel < CIFX_MAX_NUMBER_OF_CHANNELS; ++ulChannel)
 8016b76:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016b7a:	3301      	adds	r3, #1
 8016b7c:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8016b80:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016b84:	2b05      	cmp	r3, #5
 8016b86:	f67f ae6e 	bls.w	8016866 <cifXDownloadCNFFiles+0x3e>
        }  /*lint !e429 : pbBuffer not freed or returned */
      }
    }
  }

  return lRet;
 8016b8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
}
 8016b8e:	4618      	mov	r0, r3
 8016b90:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 8016b94:	46bd      	mov	sp, r7
 8016b96:	bd80      	pop	{r7, pc}
 8016b98:	20000080 	.word	0x20000080
 8016b9c:	08021b28 	.word	0x08021b28
 8016ba0:	08021b70 	.word	0x08021b70
 8016ba4:	08021bc0 	.word	0x08021bc0
 8016ba8:	800a000c 	.word	0x800a000c
 8016bac:	08021580 	.word	0x08021580
 8016bb0:	08021be8 	.word	0x08021be8
 8016bb4:	08013ec1 	.word	0x08013ec1
 8016bb8:	080219b4 	.word	0x080219b4
 8016bbc:	080219d8 	.word	0x080219d8
 8016bc0:	08021c1c 	.word	0x08021c1c
 8016bc4:	08021c5c 	.word	0x08021c5c

08016bc8 <cifXReadHardwareIdent>:
*   \param pvUser             Callback user parameter
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXReadHardwareIdent( PDEVICEINSTANCE ptDevInstance,
                               PFN_RECV_PKT_CALLBACK pfnRecvPktCallback, void* pvUser)
{
 8016bc8:	b580      	push	{r7, lr}
 8016bca:	f5ad 6dd2 	sub.w	sp, sp, #1680	@ 0x690
 8016bce:	af04      	add	r7, sp, #16
 8016bd0:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016bd4:	f2a3 6374 	subw	r3, r3, #1652	@ 0x674
 8016bd8:	6018      	str	r0, [r3, #0]
 8016bda:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016bde:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8016be2:	6019      	str	r1, [r3, #0]
 8016be4:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016be8:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 8016bec:	601a      	str	r2, [r3, #0]
  int32_t          lRet           = CIFX_NO_ERROR;
 8016bee:	2300      	movs	r3, #0
 8016bf0:	f8c7 367c 	str.w	r3, [r7, #1660]	@ 0x67c
  PCHANNELINSTANCE ptSystemdevice = &ptDevInstance->tSystemDevice;
 8016bf4:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016bf8:	f2a3 6374 	subw	r3, r3, #1652	@ 0x674
 8016bfc:	681b      	ldr	r3, [r3, #0]
 8016bfe:	33f4      	adds	r3, #244	@ 0xf4
 8016c00:	f8c7 3678 	str.w	r3, [r7, #1656]	@ 0x678

  HIL_HW_IDENTIFY_REQ_T tSendPkt;
  CIFX_PACKET           tRecvPkt;

  OS_Memset(&tSendPkt, 0, sizeof(tSendPkt));
 8016c04:	f207 634c 	addw	r3, r7, #1612	@ 0x64c
 8016c08:	2228      	movs	r2, #40	@ 0x28
 8016c0a:	2100      	movs	r1, #0
 8016c0c:	4618      	mov	r0, r3
 8016c0e:	f7f9 f899 	bl	800fd44 <OS_Memset>
  OS_Memset(&tRecvPkt, 0, sizeof(tRecvPkt));
 8016c12:	f107 0310 	add.w	r3, r7, #16
 8016c16:	f240 623c 	movw	r2, #1596	@ 0x63c
 8016c1a:	2100      	movs	r1, #0
 8016c1c:	4618      	mov	r0, r3
 8016c1e:	f7f9 f891 	bl	800fd44 <OS_Memset>

  /* Read firmware information */
  tSendPkt.tHead.ulDest       = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8016c22:	2300      	movs	r3, #0
 8016c24:	f8c7 364c 	str.w	r3, [r7, #1612]	@ 0x64c
  tSendPkt.tHead.ulSrc        = HOST_TO_LE32(ptDevInstance->ulPhysicalAddress);
 8016c28:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016c2c:	f2a3 6374 	subw	r3, r3, #1652	@ 0x674
 8016c30:	681b      	ldr	r3, [r3, #0]
 8016c32:	681b      	ldr	r3, [r3, #0]
 8016c34:	f8c7 3650 	str.w	r3, [r7, #1616]	@ 0x650
  tSendPkt.tHead.ulCmd        = HOST_TO_LE32(HIL_HW_IDENTIFY_REQ);
 8016c38:	f641 63b8 	movw	r3, #7864	@ 0x1eb8
 8016c3c:	f8c7 3668 	str.w	r3, [r7, #1640]	@ 0x668
  tSendPkt.tHead.ulLen        = 0;
 8016c40:	2300      	movs	r3, #0
 8016c42:	f8c7 365c 	str.w	r3, [r7, #1628]	@ 0x65c

  /* Transfer packet */
  lRet = DEV_TransferPacket( ptSystemdevice,
 8016c46:	f107 0210 	add.w	r2, r7, #16
 8016c4a:	f207 614c 	addw	r1, r7, #1612	@ 0x64c
 8016c4e:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016c52:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	9302      	str	r3, [sp, #8]
 8016c5a:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016c5e:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8016c62:	681b      	ldr	r3, [r3, #0]
 8016c64:	9301      	str	r3, [sp, #4]
 8016c66:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016c6a:	9300      	str	r3, [sp, #0]
 8016c6c:	f240 633c 	movw	r3, #1596	@ 0x63c
 8016c70:	f8d7 0678 	ldr.w	r0, [r7, #1656]	@ 0x678
 8016c74:	f7fd f924 	bl	8013ec0 <DEV_TransferPacket>
 8016c78:	f8c7 067c 	str.w	r0, [r7, #1660]	@ 0x67c
                             sizeof(tRecvPkt),
                             CIFX_TO_SEND_PACKET,
                             pfnRecvPktCallback,
                             pvUser);

  if( (CIFX_NO_ERROR  != lRet) ||
 8016c7c:	f8d7 367c 	ldr.w	r3, [r7, #1660]	@ 0x67c
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d10a      	bne.n	8016c9a <cifXReadHardwareIdent+0xd2>
      (SUCCESS_HIL_OK != (lRet = LE32_TO_HOST(tRecvPkt.tHeader.ulState))) )
 8016c84:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016c88:	f5a3 63ce 	sub.w	r3, r3, #1648	@ 0x670
 8016c8c:	699b      	ldr	r3, [r3, #24]
 8016c8e:	f8c7 367c 	str.w	r3, [r7, #1660]	@ 0x67c
  if( (CIFX_NO_ERROR  != lRet) ||
 8016c92:	f8d7 367c 	ldr.w	r3, [r7, #1660]	@ 0x67c
 8016c96:	2b00      	cmp	r3, #0
 8016c98:	d011      	beq.n	8016cbe <cifXReadHardwareIdent+0xf6>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_WARNING)
 8016c9a:	4b14      	ldr	r3, [pc, #80]	@ (8016cec <cifXReadHardwareIdent+0x124>)
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	f003 0304 	and.w	r3, r3, #4
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d01a      	beq.n	8016cdc <cifXReadHardwareIdent+0x114>
    {
      USER_Trace(ptDevInstance,
 8016ca6:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016caa:	f2a3 6074 	subw	r0, r3, #1652	@ 0x674
 8016cae:	f8d7 367c 	ldr.w	r3, [r7, #1660]	@ 0x67c
 8016cb2:	4a0f      	ldr	r2, [pc, #60]	@ (8016cf0 <cifXReadHardwareIdent+0x128>)
 8016cb4:	2104      	movs	r1, #4
 8016cb6:	6800      	ldr	r0, [r0, #0]
 8016cb8:	f003 fd75 	bl	801a7a6 <USER_Trace>
    if(g_ulTraceLevel & TRACE_LEVEL_WARNING)
 8016cbc:	e00e      	b.n	8016cdc <cifXReadHardwareIdent+0x114>
                "Error querying hardware information! (lRet=0x%08X)",
                lRet);
    }
  } else
  {
    HIL_HW_IDENTIFY_CNF_T* ptData = (HIL_HW_IDENTIFY_CNF_T*)&tRecvPkt;
 8016cbe:	f107 0310 	add.w	r3, r7, #16
 8016cc2:	f8c7 3674 	str.w	r3, [r7, #1652]	@ 0x674

    ptDevInstance->eChipType  = (CIFX_TOOLKIT_CHIPTYPE_E)LE32_TO_HOST(ptData->tData.ulChipTyp);
 8016cc6:	f8d7 3674 	ldr.w	r3, [r7, #1652]	@ 0x674
 8016cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016ccc:	b2da      	uxtb	r2, r3
 8016cce:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8016cd2:	f2a3 6374 	subw	r3, r3, #1652	@ 0x674
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  }

  return lRet;
 8016cdc:	f8d7 367c 	ldr.w	r3, [r7, #1660]	@ 0x67c
}
 8016ce0:	4618      	mov	r0, r3
 8016ce2:	f507 67d0 	add.w	r7, r7, #1664	@ 0x680
 8016ce6:	46bd      	mov	sp, r7
 8016ce8:	bd80      	pop	{r7, pc}
 8016cea:	bf00      	nop
 8016cec:	20000080 	.word	0x20000080
 8016cf0:	08021c98 	.word	0x08021c98

08016cf4 <cifXReadFirmwareIdent>:
*   \param pvUser             Callback user parameter
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXReadFirmwareIdent( PDEVICEINSTANCE ptDevInstance, uint32_t ulChannel,
                               PFN_RECV_PKT_CALLBACK pfnRecvPktCallback, void* pvUser)
{
 8016cf4:	b590      	push	{r4, r7, lr}
 8016cf6:	f2ad 6d9c 	subw	sp, sp, #1692	@ 0x69c
 8016cfa:	af04      	add	r7, sp, #16
 8016cfc:	f507 64d1 	add.w	r4, r7, #1672	@ 0x688
 8016d00:	f2a4 647c 	subw	r4, r4, #1660	@ 0x67c
 8016d04:	6020      	str	r0, [r4, #0]
 8016d06:	f507 60d1 	add.w	r0, r7, #1672	@ 0x688
 8016d0a:	f5a0 60d0 	sub.w	r0, r0, #1664	@ 0x680
 8016d0e:	6001      	str	r1, [r0, #0]
 8016d10:	f507 61d1 	add.w	r1, r7, #1672	@ 0x688
 8016d14:	f2a1 6184 	subw	r1, r1, #1668	@ 0x684
 8016d18:	600a      	str	r2, [r1, #0]
 8016d1a:	f507 62d1 	add.w	r2, r7, #1672	@ 0x688
 8016d1e:	f5a2 62d1 	sub.w	r2, r2, #1672	@ 0x688
 8016d22:	6013      	str	r3, [r2, #0]
  int32_t          lRet          = CIFX_NO_ERROR;
 8016d24:	2300      	movs	r3, #0
 8016d26:	f8c7 3684 	str.w	r3, [r7, #1668]	@ 0x684
  PCHANNELINSTANCE ptChannelInst = ptDevInstance->pptCommChannels[ulChannel];
 8016d2a:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016d2e:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 8016d32:	681b      	ldr	r3, [r3, #0]
 8016d34:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8016d38:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016d3c:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8016d40:	681b      	ldr	r3, [r3, #0]
 8016d42:	009b      	lsls	r3, r3, #2
 8016d44:	4413      	add	r3, r2
 8016d46:	681b      	ldr	r3, [r3, #0]
 8016d48:	f8c7 3680 	str.w	r3, [r7, #1664]	@ 0x680

  HIL_FIRMWARE_IDENTIFY_REQ_T tSendPkt;
  CIFX_PACKET                 tRecvPkt;

  OS_Memset(&tSendPkt, 0, sizeof(tSendPkt));
 8016d4c:	f507 63ca 	add.w	r3, r7, #1616	@ 0x650
 8016d50:	222c      	movs	r2, #44	@ 0x2c
 8016d52:	2100      	movs	r1, #0
 8016d54:	4618      	mov	r0, r3
 8016d56:	f7f8 fff5 	bl	800fd44 <OS_Memset>
  OS_Memset(&tRecvPkt, 0, sizeof(tRecvPkt));
 8016d5a:	f107 0314 	add.w	r3, r7, #20
 8016d5e:	f240 623c 	movw	r2, #1596	@ 0x63c
 8016d62:	2100      	movs	r1, #0
 8016d64:	4618      	mov	r0, r3
 8016d66:	f7f8 ffed 	bl	800fd44 <OS_Memset>

  /* Read firmware information */
  tSendPkt.tHead.ulDest       = HOST_TO_LE32(HIL_PACKET_DEST_DEFAULT_CHANNEL);
 8016d6a:	2320      	movs	r3, #32
 8016d6c:	f8c7 3650 	str.w	r3, [r7, #1616]	@ 0x650
  tSendPkt.tHead.ulSrc        = HOST_TO_LE32(ptDevInstance->ulPhysicalAddress);
 8016d70:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016d74:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	681b      	ldr	r3, [r3, #0]
 8016d7c:	f8c7 3654 	str.w	r3, [r7, #1620]	@ 0x654
  tSendPkt.tHead.ulCmd        = HOST_TO_LE32(HIL_FIRMWARE_IDENTIFY_REQ);
 8016d80:	f641 63b6 	movw	r3, #7862	@ 0x1eb6
 8016d84:	f8c7 366c 	str.w	r3, [r7, #1644]	@ 0x66c
  tSendPkt.tHead.ulLen        = HOST_TO_LE32(sizeof(tSendPkt.tData));
 8016d88:	2304      	movs	r3, #4
 8016d8a:	f8c7 3660 	str.w	r3, [r7, #1632]	@ 0x660
  tSendPkt.tData.ulChannelId  = HOST_TO_LE32(ulChannel);
 8016d8e:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016d92:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 8016d96:	681b      	ldr	r3, [r3, #0]
 8016d98:	f8c7 3678 	str.w	r3, [r7, #1656]	@ 0x678

  /* Transfer packet */
  lRet = DEV_TransferPacket( ptChannelInst,
 8016d9c:	f107 0214 	add.w	r2, r7, #20
 8016da0:	f507 61ca 	add.w	r1, r7, #1616	@ 0x650
 8016da4:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016da8:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	9302      	str	r3, [sp, #8]
 8016db0:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016db4:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	9301      	str	r3, [sp, #4]
 8016dbc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016dc0:	9300      	str	r3, [sp, #0]
 8016dc2:	f240 633c 	movw	r3, #1596	@ 0x63c
 8016dc6:	f8d7 0680 	ldr.w	r0, [r7, #1664]	@ 0x680
 8016dca:	f7fd f879 	bl	8013ec0 <DEV_TransferPacket>
 8016dce:	f8c7 0684 	str.w	r0, [r7, #1668]	@ 0x684
                             sizeof(tRecvPkt),
                             CIFX_TO_SEND_PACKET,
                             pfnRecvPktCallback,
                             pvUser);

  if( (CIFX_NO_ERROR  != lRet) ||
 8016dd2:	f8d7 3684 	ldr.w	r3, [r7, #1668]	@ 0x684
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	d10a      	bne.n	8016df0 <cifXReadFirmwareIdent+0xfc>
      (SUCCESS_HIL_OK != (lRet = LE32_TO_HOST(tRecvPkt.tHeader.ulState))) )
 8016dda:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016dde:	f2a3 6374 	subw	r3, r3, #1652	@ 0x674
 8016de2:	699b      	ldr	r3, [r3, #24]
 8016de4:	f8c7 3684 	str.w	r3, [r7, #1668]	@ 0x684
  if( (CIFX_NO_ERROR  != lRet) ||
 8016de8:	f8d7 3684 	ldr.w	r3, [r7, #1668]	@ 0x684
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d011      	beq.n	8016e14 <cifXReadFirmwareIdent+0x120>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_WARNING)
 8016df0:	4b19      	ldr	r3, [pc, #100]	@ (8016e58 <cifXReadFirmwareIdent+0x164>)
 8016df2:	681b      	ldr	r3, [r3, #0]
 8016df4:	f003 0304 	and.w	r3, r3, #4
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d025      	beq.n	8016e48 <cifXReadFirmwareIdent+0x154>
    {
      USER_Trace(ptDevInstance,
 8016dfc:	f507 63d1 	add.w	r3, r7, #1672	@ 0x688
 8016e00:	f2a3 607c 	subw	r0, r3, #1660	@ 0x67c
 8016e04:	f8d7 3684 	ldr.w	r3, [r7, #1668]	@ 0x684
 8016e08:	4a14      	ldr	r2, [pc, #80]	@ (8016e5c <cifXReadFirmwareIdent+0x168>)
 8016e0a:	2104      	movs	r1, #4
 8016e0c:	6800      	ldr	r0, [r0, #0]
 8016e0e:	f003 fcca 	bl	801a7a6 <USER_Trace>
    if(g_ulTraceLevel & TRACE_LEVEL_WARNING)
 8016e12:	e019      	b.n	8016e48 <cifXReadFirmwareIdent+0x154>
                "Error querying firmware information! (lRet=0x%08X)",
                lRet);
    }
  } else
  {
    HIL_FIRMWARE_IDENTIFY_CNF_T* ptData = (HIL_FIRMWARE_IDENTIFY_CNF_T*)&tRecvPkt;
 8016e14:	f107 0314 	add.w	r3, r7, #20
 8016e18:	f8c7 367c 	str.w	r3, [r7, #1660]	@ 0x67c

    OS_Memcpy( &ptChannelInst->tFirmwareIdent,
 8016e1c:	f8d7 3680 	ldr.w	r3, [r7, #1664]	@ 0x680
 8016e20:	f103 0028 	add.w	r0, r3, #40	@ 0x28
               &ptData->tData.tFirmwareIdentification,
 8016e24:	f8d7 367c 	ldr.w	r3, [r7, #1660]	@ 0x67c
 8016e28:	3328      	adds	r3, #40	@ 0x28
    OS_Memcpy( &ptChannelInst->tFirmwareIdent,
 8016e2a:	224c      	movs	r2, #76	@ 0x4c
 8016e2c:	4619      	mov	r1, r3
 8016e2e:	f7f8 ff9a 	bl	800fd66 <OS_Memcpy>
               sizeof(ptChannelInst->tFirmwareIdent));

    (void)cifXConvertEndianess(0,
                               &ptChannelInst->tFirmwareIdent,
 8016e32:	f8d7 3680 	ldr.w	r3, [r7, #1664]	@ 0x680
 8016e36:	f103 0128 	add.w	r1, r3, #40	@ 0x28
    (void)cifXConvertEndianess(0,
 8016e3a:	2302      	movs	r3, #2
 8016e3c:	9300      	str	r3, [sp, #0]
 8016e3e:	4b08      	ldr	r3, [pc, #32]	@ (8016e60 <cifXReadFirmwareIdent+0x16c>)
 8016e40:	224c      	movs	r2, #76	@ 0x4c
 8016e42:	2000      	movs	r0, #0
 8016e44:	f7fb fe8a 	bl	8012b5c <cifXConvertEndianess>
                               sizeof(ptChannelInst->tFirmwareIdent),
                               s_atFWIdentifyConv,
                               sizeof(s_atFWIdentifyConv) / sizeof(s_atFWIdentifyConv[0]));
  }

  return lRet;
 8016e48:	f8d7 3684 	ldr.w	r3, [r7, #1668]	@ 0x684
}
 8016e4c:	4618      	mov	r0, r3
 8016e4e:	f207 678c 	addw	r7, r7, #1676	@ 0x68c
 8016e52:	46bd      	mov	sp, r7
 8016e54:	bd90      	pop	{r4, r7, pc}
 8016e56:	bf00      	nop
 8016e58:	20000080 	.word	0x20000080
 8016e5c:	08021ccc 	.word	0x08021ccc
 8016e60:	080238a4 	.word	0x080238a4

08016e64 <cifXStartModule>:
*   \param pvUser             Callback user parameter
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXStartModule( PDEVICEINSTANCE ptDevInstance, uint32_t ulChannelNumber, char* pszModuleName,
                         uint32_t ulFileSize, PFN_RECV_PKT_CALLBACK pfnRecvPktCallback, void* pvUser)
{
 8016e64:	b590      	push	{r4, r7, lr}
 8016e66:	f2ad 6da4 	subw	sp, sp, #1700	@ 0x6a4
 8016e6a:	af04      	add	r7, sp, #16
 8016e6c:	f507 64d2 	add.w	r4, r7, #1680	@ 0x690
 8016e70:	f2a4 6484 	subw	r4, r4, #1668	@ 0x684
 8016e74:	6020      	str	r0, [r4, #0]
 8016e76:	f507 60d2 	add.w	r0, r7, #1680	@ 0x690
 8016e7a:	f5a0 60d1 	sub.w	r0, r0, #1672	@ 0x688
 8016e7e:	6001      	str	r1, [r0, #0]
 8016e80:	f507 61d2 	add.w	r1, r7, #1680	@ 0x690
 8016e84:	f2a1 618c 	subw	r1, r1, #1676	@ 0x68c
 8016e88:	600a      	str	r2, [r1, #0]
 8016e8a:	f507 62d2 	add.w	r2, r7, #1680	@ 0x690
 8016e8e:	f5a2 62d2 	sub.w	r2, r2, #1680	@ 0x690
 8016e92:	6013      	str	r3, [r2, #0]
  int32_t             lRet        = CIFX_NO_ERROR;
 8016e94:	2300      	movs	r3, #0
 8016e96:	f8c7 368c 	str.w	r3, [r7, #1676]	@ 0x68c
    HIL_MODLOAD_LOAD_AND_RUN_MODULE_REQ_T tLoadAndRunReq;
    HIL_MODLOAD_RUN_MODULE_REQ_T          tRunReq;
  }                   uSendPacket;

  HIL_PACKET_HEADER_T tRecvPacket;
  uint32_t            ulNameLength  = 0;
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	f8c7 3688 	str.w	r3, [r7, #1672]	@ 0x688
  char*               pbCopyPtr     = NULL;
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	f8c7 3684 	str.w	r3, [r7, #1668]	@ 0x684
  uint32_t            ulCopySize    = 0;
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	f8c7 3680 	str.w	r3, [r7, #1664]	@ 0x680

  OS_Memset(&uSendPacket, 0, sizeof(uSendPacket));
 8016eac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8016eb0:	f240 623c 	movw	r2, #1596	@ 0x63c
 8016eb4:	2100      	movs	r1, #0
 8016eb6:	4618      	mov	r0, r3
 8016eb8:	f7f8 ff44 	bl	800fd44 <OS_Memset>
  OS_Memset(&tRecvPacket, 0, sizeof(tRecvPacket));
 8016ebc:	f107 0310 	add.w	r3, r7, #16
 8016ec0:	2228      	movs	r2, #40	@ 0x28
 8016ec2:	2100      	movs	r1, #0
 8016ec4:	4618      	mov	r0, r3
 8016ec6:	f7f8 ff3d 	bl	800fd44 <OS_Memset>

  ulNameLength = OS_Strlen(pszModuleName) + 1;
 8016eca:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016ece:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8016ed2:	6818      	ldr	r0, [r3, #0]
 8016ed4:	f7f9 f94c 	bl	8010170 <OS_Strlen>
 8016ed8:	4603      	mov	r3, r0
 8016eda:	3301      	adds	r3, #1
 8016edc:	f8c7 3688 	str.w	r3, [r7, #1672]	@ 0x688

  if( eCIFX_DEVICE_FLASH_BASED == ptDevInstance->eDeviceType)
 8016ee0:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016ee4:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 8016ee8:	681b      	ldr	r3, [r3, #0]
 8016eea:	7d1b      	ldrb	r3, [r3, #20]
 8016eec:	2b03      	cmp	r3, #3
 8016eee:	d156      	bne.n	8016f9e <cifXStartModule+0x13a>
  {
    /* comX Modules are stored in the FLASH file system and must be started by a modul LOAD_AND_RUN command */

    /* Create start command */
    uSendPacket.tPacket.tHeader.ulSrc   = HOST_TO_LE32(ptDevInstance->ulPhysicalAddress);
 8016ef0:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016ef4:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	681a      	ldr	r2, [r3, #0]
 8016efc:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f00:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f04:	605a      	str	r2, [r3, #4]
    uSendPacket.tPacket.tHeader.ulDest  = HOST_TO_LE32(HIL_PACKET_DEST_DEFAULT_CHANNEL);
 8016f06:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f0a:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f0e:	2220      	movs	r2, #32
 8016f10:	601a      	str	r2, [r3, #0]
    uSendPacket.tPacket.tHeader.ulCmd   = HOST_TO_LE32(HIL_MODLOAD_CMD_LOAD_AND_RUN_MODULE_REQ);
 8016f12:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f16:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f1a:	f644 3206 	movw	r2, #19206	@ 0x4b06
 8016f1e:	61da      	str	r2, [r3, #28]
    uSendPacket.tPacket.tHeader.ulLen   = 0;
 8016f20:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f24:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f28:	2200      	movs	r2, #0
 8016f2a:	611a      	str	r2, [r3, #16]
    uSendPacket.tPacket.tHeader.ulState = 0;
 8016f2c:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f30:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f34:	2200      	movs	r2, #0
 8016f36:	619a      	str	r2, [r3, #24]
    uSendPacket.tPacket.tHeader.ulExt   = 0;
 8016f38:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f3c:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f40:	2200      	movs	r2, #0
 8016f42:	621a      	str	r2, [r3, #32]

    /* Add request specific data to the packet data area */
    uSendPacket.tLoadAndRunReq.tData.ulChannel = HOST_TO_LE32(ulChannelNumber);
 8016f44:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f48:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f4c:	f507 62d2 	add.w	r2, r7, #1680	@ 0x690
 8016f50:	f5a2 62d1 	sub.w	r2, r2, #1672	@ 0x688
 8016f54:	6812      	ldr	r2, [r2, #0]
 8016f56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Adjust packet length */
    uSendPacket.tPacket.tHeader.ulLen = HOST_TO_LE32( (uint32_t)(sizeof(uSendPacket.tLoadAndRunReq.tData) + ulNameLength) );
 8016f58:	f8d7 3688 	ldr.w	r3, [r7, #1672]	@ 0x688
 8016f5c:	1d1a      	adds	r2, r3, #4
 8016f5e:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f62:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016f66:	611a      	str	r2, [r3, #16]

    /* Setup copy buffer and copy size */
    pbCopyPtr   = ((char*)(&uSendPacket.tPacket.abData[0])) + sizeof(uSendPacket.tLoadAndRunReq.tData);
 8016f68:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8016f6c:	3328      	adds	r3, #40	@ 0x28
 8016f6e:	3304      	adds	r3, #4
 8016f70:	f8c7 3684 	str.w	r3, [r7, #1668]	@ 0x684
    ulCopySize  = min( (sizeof(uSendPacket.tPacket.abData) - sizeof(uSendPacket.tLoadAndRunReq.tData)), ulNameLength);
 8016f74:	f8d7 3688 	ldr.w	r3, [r7, #1672]	@ 0x688
 8016f78:	f5b3 6fc2 	cmp.w	r3, #1552	@ 0x610
 8016f7c:	bf28      	it	cs
 8016f7e:	f44f 63c2 	movcs.w	r3, #1552	@ 0x610
 8016f82:	f8c7 3680 	str.w	r3, [r7, #1664]	@ 0x680

    /* Insert file name */
    (void)OS_Strncpy( pbCopyPtr, pszModuleName, ulCopySize);
 8016f86:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016f8a:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 8016f8e:	f8d7 2680 	ldr.w	r2, [r7, #1664]	@ 0x680
 8016f92:	6819      	ldr	r1, [r3, #0]
 8016f94:	f8d7 0684 	ldr.w	r0, [r7, #1668]	@ 0x684
 8016f98:	f7f9 f8f6 	bl	8010188 <OS_Strncpy>
 8016f9c:	e055      	b.n	801704a <cifXStartModule+0x1e6>
  } else
  {
    /* cifX card do not have a FLASH, modules are loaded into memory and will be started by a RUN_MODULE command */

    /* Create start command */
    uSendPacket.tPacket.tHeader.ulSrc   = HOST_TO_LE32(ptDevInstance->ulPhysicalAddress);
 8016f9e:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fa2:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 8016fa6:	681b      	ldr	r3, [r3, #0]
 8016fa8:	681a      	ldr	r2, [r3, #0]
 8016faa:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fae:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016fb2:	605a      	str	r2, [r3, #4]
    uSendPacket.tPacket.tHeader.ulDest  = HOST_TO_LE32(HIL_PACKET_DEST_DEFAULT_CHANNEL);
 8016fb4:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fb8:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016fbc:	2220      	movs	r2, #32
 8016fbe:	601a      	str	r2, [r3, #0]
    uSendPacket.tPacket.tHeader.ulCmd   = HOST_TO_LE32(HIL_MODLOAD_CMD_RUN_MODULE_REQ);
 8016fc0:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fc4:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016fc8:	f644 3202 	movw	r2, #19202	@ 0x4b02
 8016fcc:	61da      	str	r2, [r3, #28]
    uSendPacket.tPacket.tHeader.ulLen   = 0;
 8016fce:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fd2:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016fd6:	2200      	movs	r2, #0
 8016fd8:	611a      	str	r2, [r3, #16]
    uSendPacket.tPacket.tHeader.ulState = 0;
 8016fda:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fde:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016fe2:	2200      	movs	r2, #0
 8016fe4:	619a      	str	r2, [r3, #24]
    uSendPacket.tPacket.tHeader.ulExt   = 0;
 8016fe6:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016fea:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016fee:	2200      	movs	r2, #0
 8016ff0:	621a      	str	r2, [r3, #32]

    /* Add request specific data to the packet data area */
    uSendPacket.tRunReq.tData.ulChannel = HOST_TO_LE32(ulChannelNumber);
 8016ff2:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8016ff6:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8016ffa:	f507 62d2 	add.w	r2, r7, #1680	@ 0x690
 8016ffe:	f5a2 62d1 	sub.w	r2, r2, #1672	@ 0x688
 8017002:	6812      	ldr	r2, [r2, #0]
 8017004:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Adjust packet length */
    uSendPacket.tPacket.tHeader.ulLen = HOST_TO_LE32( (uint32_t)(sizeof(uSendPacket.tRunReq.tData) + ulNameLength) );
 8017006:	f8d7 3688 	ldr.w	r3, [r7, #1672]	@ 0x688
 801700a:	1d1a      	adds	r2, r3, #4
 801700c:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8017010:	f5a3 63cb 	sub.w	r3, r3, #1624	@ 0x658
 8017014:	611a      	str	r2, [r3, #16]

    /* Setup copy buffer and copy size */
    pbCopyPtr   = ((char*)(&uSendPacket.tPacket.abData[0])) + sizeof(uSendPacket.tRunReq.tData);
 8017016:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801701a:	3328      	adds	r3, #40	@ 0x28
 801701c:	3304      	adds	r3, #4
 801701e:	f8c7 3684 	str.w	r3, [r7, #1668]	@ 0x684
    ulCopySize  = min( (sizeof(uSendPacket.tPacket.abData) - sizeof(uSendPacket.tRunReq.tData)), ulNameLength);
 8017022:	f8d7 3688 	ldr.w	r3, [r7, #1672]	@ 0x688
 8017026:	f5b3 6fc2 	cmp.w	r3, #1552	@ 0x610
 801702a:	bf28      	it	cs
 801702c:	f44f 63c2 	movcs.w	r3, #1552	@ 0x610
 8017030:	f8c7 3680 	str.w	r3, [r7, #1664]	@ 0x680

    /* Insert file name */
    (void)OS_Strncpy( pbCopyPtr, pszModuleName, ulCopySize);
 8017034:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8017038:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 801703c:	f8d7 2680 	ldr.w	r2, [r7, #1664]	@ 0x680
 8017040:	6819      	ldr	r1, [r3, #0]
 8017042:	f8d7 0684 	ldr.w	r0, [r7, #1668]	@ 0x684
 8017046:	f7f9 f89f 	bl	8010188 <OS_Strncpy>
  /* Module loading will relocate the module with the last packet.
     So the confirmation packet takes longer, depending on the
     file size (and contained firmware).
     Measurements showed that for every 100kB the module needs
     one additional second for relocation */
  lRet = DEV_TransferPacket( &ptDevInstance->tSystemDevice,
 801704a:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 801704e:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 8017052:	681b      	ldr	r3, [r3, #0]
 8017054:	f103 00f4 	add.w	r0, r3, #244	@ 0xf4
                             &uSendPacket.tPacket,
                             (CIFX_PACKET*)&tRecvPacket,
                             sizeof(tRecvPacket),
                             (uint32_t)(CIFX_TO_FIRMWARE_START + (ulFileSize / (100 * 1024)) * 1000),
 8017058:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 801705c:	f5a3 63d2 	sub.w	r3, r3, #1680	@ 0x690
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	4a4d      	ldr	r2, [pc, #308]	@ (8017198 <cifXStartModule+0x334>)
 8017064:	fba2 2303 	umull	r2, r3, r2, r3
 8017068:	0bdb      	lsrs	r3, r3, #15
 801706a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801706e:	fb02 f303 	mul.w	r3, r2, r3
  lRet = DEV_TransferPacket( &ptDevInstance->tSystemDevice,
 8017072:	f503 439c 	add.w	r3, r3, #19968	@ 0x4e00
 8017076:	3320      	adds	r3, #32
 8017078:	f107 0410 	add.w	r4, r7, #16
 801707c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8017080:	f8d7 26a4 	ldr.w	r2, [r7, #1700]	@ 0x6a4
 8017084:	9202      	str	r2, [sp, #8]
 8017086:	f8d7 26a0 	ldr.w	r2, [r7, #1696]	@ 0x6a0
 801708a:	9201      	str	r2, [sp, #4]
 801708c:	9300      	str	r3, [sp, #0]
 801708e:	2328      	movs	r3, #40	@ 0x28
 8017090:	4622      	mov	r2, r4
 8017092:	f7fc ff15 	bl	8013ec0 <DEV_TransferPacket>
 8017096:	f8c7 068c 	str.w	r0, [r7, #1676]	@ 0x68c
                             pfnRecvPktCallback,
                             pvUser);

  if ( ( CIFX_NO_ERROR  != lRet) ||
 801709a:	f8d7 368c 	ldr.w	r3, [r7, #1676]	@ 0x68c
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d10a      	bne.n	80170b8 <cifXStartModule+0x254>
       ( SUCCESS_HIL_OK != (lRet = LE32_TO_HOST(tRecvPacket.ulSta))) )
 80170a2:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 80170a6:	f5a3 63d0 	sub.w	r3, r3, #1664	@ 0x680
 80170aa:	699b      	ldr	r3, [r3, #24]
 80170ac:	f8c7 368c 	str.w	r3, [r7, #1676]	@ 0x68c
  if ( ( CIFX_NO_ERROR  != lRet) ||
 80170b0:	f8d7 368c 	ldr.w	r3, [r7, #1676]	@ 0x68c
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	d01d      	beq.n	80170f4 <cifXStartModule+0x290>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80170b8:	4b38      	ldr	r3, [pc, #224]	@ (801719c <cifXStartModule+0x338>)
 80170ba:	681b      	ldr	r3, [r3, #0]
 80170bc:	f003 0308 	and.w	r3, r3, #8
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d062      	beq.n	801718a <cifXStartModule+0x326>
    {
      USER_Trace(ptDevInstance,
 80170c4:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 80170c8:	f2a3 638c 	subw	r3, r3, #1676	@ 0x68c
 80170cc:	f507 62d2 	add.w	r2, r7, #1680	@ 0x690
 80170d0:	f2a2 6084 	subw	r0, r2, #1668	@ 0x684
 80170d4:	f8d7 268c 	ldr.w	r2, [r7, #1676]	@ 0x68c
 80170d8:	9201      	str	r2, [sp, #4]
 80170da:	f507 62d2 	add.w	r2, r7, #1680	@ 0x690
 80170de:	f5a2 62d1 	sub.w	r2, r2, #1672	@ 0x688
 80170e2:	6812      	ldr	r2, [r2, #0]
 80170e4:	9200      	str	r2, [sp, #0]
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	4a2d      	ldr	r2, [pc, #180]	@ (80171a0 <cifXStartModule+0x33c>)
 80170ea:	2108      	movs	r1, #8
 80170ec:	6800      	ldr	r0, [r0, #0]
 80170ee:	f003 fb5a 	bl	801a7a6 <USER_Trace>
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80170f2:	e04a      	b.n	801718a <cifXStartModule+0x326>
    }
  } else
  {
    /* Check if we have an instance for the channel! */
    /* Note: On a system start we probably have no channel because they are created after the start handling */
    uint32_t ulTimeout    = 1000L;
 80170f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80170f8:	f8c7 367c 	str.w	r3, [r7, #1660]	@ 0x67c

    lRet = CIFX_DEV_NOT_READY;
 80170fc:	4b29      	ldr	r3, [pc, #164]	@ (80171a4 <cifXStartModule+0x340>)
 80170fe:	f8c7 368c 	str.w	r3, [r7, #1676]	@ 0x68c

    if( ulChannelNumber < ptDevInstance->ulCommChannelCount)
 8017102:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8017106:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 801710a:	681b      	ldr	r3, [r3, #0]
 801710c:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8017110:	f507 62d2 	add.w	r2, r7, #1680	@ 0x690
 8017114:	f5a2 62d1 	sub.w	r2, r2, #1672	@ 0x688
 8017118:	6812      	ldr	r2, [r2, #0]
 801711a:	429a      	cmp	r2, r3
 801711c:	d231      	bcs.n	8017182 <cifXStartModule+0x31e>
    {
      uint32_t ulDiffTime   = 0L;
 801711e:	2300      	movs	r3, #0
 8017120:	f8c7 3678 	str.w	r3, [r7, #1656]	@ 0x678
      uint32_t lStartTime   = (int32_t)OS_GetMilliSecCounter();
 8017124:	f7f8 fe93 	bl	800fe4e <OS_GetMilliSecCounter>
 8017128:	f8c7 0674 	str.w	r0, [r7, #1652]	@ 0x674

      /* We should have such a communication channel */
      do
      {
        if (DEV_IsReady(ptDevInstance->pptCommChannels[ulChannelNumber]))
 801712c:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8017130:	f2a3 6384 	subw	r3, r3, #1668	@ 0x684
 8017134:	681b      	ldr	r3, [r3, #0]
 8017136:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 801713a:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 801713e:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8017142:	681b      	ldr	r3, [r3, #0]
 8017144:	009b      	lsls	r3, r3, #2
 8017146:	4413      	add	r3, r2
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	4618      	mov	r0, r3
 801714c:	f7fd fba0 	bl	8014890 <DEV_IsReady>
 8017150:	4603      	mov	r3, r0
 8017152:	2b00      	cmp	r3, #0
 8017154:	d003      	beq.n	801715e <cifXStartModule+0x2fa>
        {
          lRet = CIFX_NO_ERROR;
 8017156:	2300      	movs	r3, #0
 8017158:	f8c7 368c 	str.w	r3, [r7, #1676]	@ 0x68c
          break;
 801715c:	e015      	b.n	801718a <cifXStartModule+0x326>
        }

        /* Check time */
        ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 801715e:	f7f8 fe76 	bl	800fe4e <OS_GetMilliSecCounter>
 8017162:	4602      	mov	r2, r0
 8017164:	f8d7 3674 	ldr.w	r3, [r7, #1652]	@ 0x674
 8017168:	1ad3      	subs	r3, r2, r3
 801716a:	f8c7 3678 	str.w	r3, [r7, #1656]	@ 0x678

        /* Wait until firmware is down */
        OS_Sleep(1);
 801716e:	2001      	movs	r0, #1
 8017170:	f7f8 fe74 	bl	800fe5c <OS_Sleep>

      } while (ulDiffTime < ulTimeout);
 8017174:	f8d7 2678 	ldr.w	r2, [r7, #1656]	@ 0x678
 8017178:	f8d7 367c 	ldr.w	r3, [r7, #1660]	@ 0x67c
 801717c:	429a      	cmp	r2, r3
 801717e:	d3d5      	bcc.n	801712c <cifXStartModule+0x2c8>
 8017180:	e003      	b.n	801718a <cifXStartModule+0x326>
    } else
    {
      /* We do not have a communication channel number, */
      /* probably the first start and channels created afterwards */
      OS_Sleep (ulTimeout);
 8017182:	f8d7 067c 	ldr.w	r0, [r7, #1660]	@ 0x67c
 8017186:	f7f8 fe69 	bl	800fe5c <OS_Sleep>

    }
  }

  return lRet;
 801718a:	f8d7 368c 	ldr.w	r3, [r7, #1676]	@ 0x68c
}
 801718e:	4618      	mov	r0, r3
 8017190:	f207 6794 	addw	r7, r7, #1684	@ 0x694
 8017194:	46bd      	mov	sp, r7
 8017196:	bd90      	pop	{r4, r7, pc}
 8017198:	51eb851f 	.word	0x51eb851f
 801719c:	20000080 	.word	0x20000080
 80171a0:	08021d00 	.word	0x08021d00
 80171a4:	800c0011 	.word	0x800c0011

080171a8 <cifXStartRAMFirmware>:
*   \param ptDevInstance    Instance to download the files to
*   \param ptDevChannelCfg  Device configuration
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStartRAMFirmware(PDEVICEINSTANCE ptDevInstance, PDEVICE_CHANNEL_CONFIG ptDevChannelCfg)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b0a0      	sub	sp, #128	@ 0x80
 80171ac:	af04      	add	r7, sp, #16
 80171ae:	6078      	str	r0, [r7, #4]
 80171b0:	6039      	str	r1, [r7, #0]
     1. RUN_MODULE for .NXO files
     2. CHANNEL_INSTANTIATE_REQ for .NXF files

     If only a configuration was downloaded, we need to execute a CHANNEL_INIT
     so the stack uses the new configuration */
  int32_t lRet = CIFX_NO_ERROR;
 80171b2:	2300      	movs	r3, #0
 80171b4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* ---------------------------------------------*/
  /* Check if we have to process loadable modules */
  /* ---------------------------------------------*/
  if( ptDevInstance->fModuleLoad)
 80171b6:	687b      	ldr	r3, [r7, #4]
 80171b8:	691b      	ldr	r3, [r3, #16]
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d031      	beq.n	8017222 <cifXStartRAMFirmware+0x7a>
  {
    /* We have loadable modules, the base OS is already running */
    /* We have not to process CNF files, because module load will also load the actual configuration */
    /* Start modules */
    uint32_t ulChNum = 0;
 80171be:	2300      	movs	r3, #0
 80171c0:	66bb      	str	r3, [r7, #104]	@ 0x68
    for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 80171c2:	2300      	movs	r3, #0
 80171c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80171c6:	e028      	b.n	801721a <cifXStartRAMFirmware+0x72>
    {
      if( ptDevChannelCfg->atChannelData[ulChNum].fModuleLoaded)
 80171c8:	6839      	ldr	r1, [r7, #0]
 80171ca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80171cc:	4613      	mov	r3, r2
 80171ce:	00db      	lsls	r3, r3, #3
 80171d0:	1a9b      	subs	r3, r3, r2
 80171d2:	009b      	lsls	r3, r3, #2
 80171d4:	440b      	add	r3, r1
 80171d6:	3304      	adds	r3, #4
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d01a      	beq.n	8017214 <cifXStartRAMFirmware+0x6c>
      {
        /* Start modules */
        (void)cifXStartModule( ptDevInstance, ulChNum, ptDevChannelCfg->atChannelData[ulChNum].szFileName,
 80171de:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80171e0:	4613      	mov	r3, r2
 80171e2:	00db      	lsls	r3, r3, #3
 80171e4:	1a9b      	subs	r3, r3, r2
 80171e6:	009b      	lsls	r3, r3, #2
 80171e8:	3308      	adds	r3, #8
 80171ea:	683a      	ldr	r2, [r7, #0]
 80171ec:	4413      	add	r3, r2
 80171ee:	1d18      	adds	r0, r3, #4
 80171f0:	6839      	ldr	r1, [r7, #0]
 80171f2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80171f4:	4613      	mov	r3, r2
 80171f6:	00db      	lsls	r3, r3, #3
 80171f8:	1a9b      	subs	r3, r3, r2
 80171fa:	009b      	lsls	r3, r3, #2
 80171fc:	440b      	add	r3, r1
 80171fe:	331c      	adds	r3, #28
 8017200:	681b      	ldr	r3, [r3, #0]
 8017202:	2200      	movs	r2, #0
 8017204:	9201      	str	r2, [sp, #4]
 8017206:	2200      	movs	r2, #0
 8017208:	9200      	str	r2, [sp, #0]
 801720a:	4602      	mov	r2, r0
 801720c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801720e:	6878      	ldr	r0, [r7, #4]
 8017210:	f7ff fe28 	bl	8016e64 <cifXStartModule>
    for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 8017214:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017216:	3301      	adds	r3, #1
 8017218:	66bb      	str	r3, [r7, #104]	@ 0x68
 801721a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801721c:	2b05      	cmp	r3, #5
 801721e:	d9d3      	bls.n	80171c8 <cifXStartRAMFirmware+0x20>
 8017220:	e074      	b.n	801730c <cifXStartRAMFirmware+0x164>
    }

  /* ---------------------------------------------*/
  /* Check if we have a firmware loaded           */
  /* ---------------------------------------------*/
  } else if(ptDevChannelCfg->fFWLoaded == 1)
 8017222:	683b      	ldr	r3, [r7, #0]
 8017224:	681b      	ldr	r3, [r3, #0]
 8017226:	2b01      	cmp	r3, #1
 8017228:	d170      	bne.n	801730c <cifXStartRAMFirmware+0x164>
  {
    /* We have to send a CHANNEL_INIT to start the firmware */
    uint32_t ulChannel   = 0;
 801722a:	2300      	movs	r3, #0
 801722c:	667b      	str	r3, [r7, #100]	@ 0x64

    /* We doing CHANNELINIT, only possible via a packet on the system channel */
    HIL_CHANNEL_INSTANTIATE_REQ_T tSendPkt;
    HIL_CHANNEL_INSTANTIATE_CNF_T tRecvPkt;

    OS_Memset(&tSendPkt, 0, sizeof(tSendPkt));
 801722e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8017232:	222c      	movs	r2, #44	@ 0x2c
 8017234:	2100      	movs	r1, #0
 8017236:	4618      	mov	r0, r3
 8017238:	f7f8 fd84 	bl	800fd44 <OS_Memset>
    OS_Memset(&tRecvPkt, 0, sizeof(tRecvPkt));
 801723c:	f107 0308 	add.w	r3, r7, #8
 8017240:	2228      	movs	r2, #40	@ 0x28
 8017242:	2100      	movs	r1, #0
 8017244:	4618      	mov	r0, r3
 8017246:	f7f8 fd7d 	bl	800fd44 <OS_Memset>

    /* Create start request */
    tSendPkt.tHead.ulDest      = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 801724a:	2300      	movs	r3, #0
 801724c:	633b      	str	r3, [r7, #48]	@ 0x30
    tSendPkt.tHead.ulLen       = HOST_TO_LE32(sizeof(HIL_CHANNEL_INSTANTIATE_REQ_DATA_T));
 801724e:	2304      	movs	r3, #4
 8017250:	643b      	str	r3, [r7, #64]	@ 0x40
    tSendPkt.tHead.ulCmd       = HOST_TO_LE32(HIL_CHANNEL_INSTANTIATE_REQ);
 8017252:	f641 63c4 	movw	r3, #7876	@ 0x1ec4
 8017256:	64fb      	str	r3, [r7, #76]	@ 0x4c
    tSendPkt.tData.ulChannelNo = HOST_TO_LE32(ulChannel);
 8017258:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801725a:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Transfer packet */
    lRet = DEV_TransferPacket( &ptDevInstance->tSystemDevice,
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	f103 00f4 	add.w	r0, r3, #244	@ 0xf4
 8017262:	f107 0208 	add.w	r2, r7, #8
 8017266:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801726a:	2300      	movs	r3, #0
 801726c:	9302      	str	r3, [sp, #8]
 801726e:	2300      	movs	r3, #0
 8017270:	9301      	str	r3, [sp, #4]
 8017272:	f241 3388 	movw	r3, #5000	@ 0x1388
 8017276:	9300      	str	r3, [sp, #0]
 8017278:	2328      	movs	r3, #40	@ 0x28
 801727a:	f7fc fe21 	bl	8013ec0 <DEV_TransferPacket>
 801727e:	66f8      	str	r0, [r7, #108]	@ 0x6c
                              sizeof(HIL_MODULE_INSTANTIATE_CNF_T),
                              CIFX_TO_SEND_PACKET,
                              NULL,
                              NULL);

    if( (CIFX_NO_ERROR  != lRet)                   ||
 8017280:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017282:	2b00      	cmp	r3, #0
 8017284:	d104      	bne.n	8017290 <cifXStartRAMFirmware+0xe8>
        (SUCCESS_HIL_OK != (lRet = LE32_TO_HOST(tRecvPkt.tHead.ulSta))) )
 8017286:	6a3b      	ldr	r3, [r7, #32]
 8017288:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if( (CIFX_NO_ERROR  != lRet)                   ||
 801728a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801728c:	2b00      	cmp	r3, #0
 801728e:	d00c      	beq.n	80172aa <cifXStartRAMFirmware+0x102>
    {
      /* Error starting the firmware */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017290:	4b41      	ldr	r3, [pc, #260]	@ (8017398 <cifXStartRAMFirmware+0x1f0>)
 8017292:	681b      	ldr	r3, [r3, #0]
 8017294:	f003 0308 	and.w	r3, r3, #8
 8017298:	2b00      	cmp	r3, #0
 801729a:	d037      	beq.n	801730c <cifXStartRAMFirmware+0x164>
      {
        USER_Trace(ptDevInstance,
 801729c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801729e:	4a3f      	ldr	r2, [pc, #252]	@ (801739c <cifXStartRAMFirmware+0x1f4>)
 80172a0:	2108      	movs	r1, #8
 80172a2:	6878      	ldr	r0, [r7, #4]
 80172a4:	f003 fa7f 	bl	801a7a6 <USER_Trace>
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80172a8:	e030      	b.n	801730c <cifXStartRAMFirmware+0x164>
    } else
    {
      /*--------------------------------------------
          Wait until READY is gone!!!!!!!!!!!!!!!!!!!
      --------------------------------------------*/
      if (!DEV_WaitForNotReady_Poll( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START))
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	33f4      	adds	r3, #244	@ 0xf4
 80172ae:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80172b2:	4618      	mov	r0, r3
 80172b4:	f7fd f94a 	bl	801454c <DEV_WaitForNotReady_Poll>
 80172b8:	4603      	mov	r3, r0
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d10e      	bne.n	80172dc <cifXStartRAMFirmware+0x134>
      {
        lRet = CIFX_DEV_RESET_TIMEOUT;
 80172be:	4b38      	ldr	r3, [pc, #224]	@ (80173a0 <cifXStartRAMFirmware+0x1f8>)
 80172c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80172c2:	4b35      	ldr	r3, [pc, #212]	@ (8017398 <cifXStartRAMFirmware+0x1f0>)
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	f003 0308 	and.w	r3, r3, #8
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d01e      	beq.n	801730c <cifXStartRAMFirmware+0x164>
        {
          USER_Trace(ptDevInstance,
 80172ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80172d0:	4a34      	ldr	r2, [pc, #208]	@ (80173a4 <cifXStartRAMFirmware+0x1fc>)
 80172d2:	2108      	movs	r1, #8
 80172d4:	6878      	ldr	r0, [r7, #4]
 80172d6:	f003 fa66 	bl	801a7a6 <USER_Trace>
 80172da:	e017      	b.n	801730c <cifXStartRAMFirmware+0x164>
      {
        /*--------------------------------------------
            Wait until READY is back
        --------------------------------------------*/
        /* Check if firmware is READY because we need the DPM Layout */
        if (!DEV_WaitForReady_Poll( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START))
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	33f4      	adds	r3, #244	@ 0xf4
 80172e0:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80172e4:	4618      	mov	r0, r3
 80172e6:	f7fd f9bb 	bl	8014660 <DEV_WaitForReady_Poll>
 80172ea:	4603      	mov	r3, r0
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d10d      	bne.n	801730c <cifXStartRAMFirmware+0x164>
        {
          lRet = CIFX_DEV_NOT_READY;
 80172f0:	4b2d      	ldr	r3, [pc, #180]	@ (80173a8 <cifXStartRAMFirmware+0x200>)
 80172f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

          /* READY state not reached */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80172f4:	4b28      	ldr	r3, [pc, #160]	@ (8017398 <cifXStartRAMFirmware+0x1f0>)
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	f003 0308 	and.w	r3, r3, #8
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d005      	beq.n	801730c <cifXStartRAMFirmware+0x164>
          {
            USER_Trace(ptDevInstance,
 8017300:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017302:	4a2a      	ldr	r2, [pc, #168]	@ (80173ac <cifXStartRAMFirmware+0x204>)
 8017304:	2108      	movs	r1, #8
 8017306:	6878      	ldr	r0, [r7, #4]
 8017308:	f003 fa4d 	bl	801a7a6 <USER_Trace>
        }
      }
    }
  }

  if (CIFX_NO_ERROR == lRet)
 801730c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801730e:	2b00      	cmp	r3, #0
 8017310:	d13d      	bne.n	801738e <cifXStartRAMFirmware+0x1e6>
  {
    /* Display a system error if NSF_ERROR is set */
    if( ptDevInstance->tSystemDevice.usNetxFlags & NSF_ERROR)
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	@ 0x1b2
 8017318:	f003 0302 	and.w	r3, r3, #2
 801731c:	2b00      	cmp	r3, #0
 801731e:	d02b      	beq.n	8017378 <cifXStartRAMFirmware+0x1d0>
    {
      /* Trace system error */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017320:	4b1d      	ldr	r3, [pc, #116]	@ (8017398 <cifXStartRAMFirmware+0x1f0>)
 8017322:	681b      	ldr	r3, [r3, #0]
 8017324:	f003 0308 	and.w	r3, r3, #8
 8017328:	2b00      	cmp	r3, #0
 801732a:	d025      	beq.n	8017378 <cifXStartRAMFirmware+0x1d0>
      {
        uint32_t                  ulError = 0;
 801732c:	2300      	movs	r3, #0
 801732e:	663b      	str	r3, [r7, #96]	@ 0x60
        HIL_DPM_SYSTEM_CHANNEL_T* ptSysCh = (HIL_DPM_SYSTEM_CHANNEL_T*)ptDevInstance->tSystemDevice.pbDPMChannelStart;
 8017330:	687b      	ldr	r3, [r7, #4]
 8017332:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8017336:	65fb      	str	r3, [r7, #92]	@ 0x5c

        if(0 != (ulError = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysCh->tSystemState.ulSystemError))))
 8017338:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801733a:	33c8      	adds	r3, #200	@ 0xc8
 801733c:	4619      	mov	r1, r3
 801733e:	6878      	ldr	r0, [r7, #4]
 8017340:	f7fe f876 	bl	8015430 <HwIfRead32>
 8017344:	6638      	str	r0, [r7, #96]	@ 0x60
 8017346:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017348:	2b00      	cmp	r3, #0
 801734a:	d005      	beq.n	8017358 <cifXStartRAMFirmware+0x1b0>
        {
          USER_Trace(ptDevInstance,
 801734c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801734e:	4a18      	ldr	r2, [pc, #96]	@ (80173b0 <cifXStartRAMFirmware+0x208>)
 8017350:	2108      	movs	r1, #8
 8017352:	6878      	ldr	r0, [r7, #4]
 8017354:	f003 fa27 	bl	801a7a6 <USER_Trace>
                      TRACE_LEVEL_ERROR,
                      "System error information, (SystemError=0x%08X)!",
                      ulError);
        }

        if( 0 != (ulError = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysCh->tSystemState.ulSystemStatus))))
 8017358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801735a:	33c4      	adds	r3, #196	@ 0xc4
 801735c:	4619      	mov	r1, r3
 801735e:	6878      	ldr	r0, [r7, #4]
 8017360:	f7fe f866 	bl	8015430 <HwIfRead32>
 8017364:	6638      	str	r0, [r7, #96]	@ 0x60
 8017366:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017368:	2b00      	cmp	r3, #0
 801736a:	d005      	beq.n	8017378 <cifXStartRAMFirmware+0x1d0>
        {
          USER_Trace(ptDevInstance,
 801736c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801736e:	4a11      	ldr	r2, [pc, #68]	@ (80173b4 <cifXStartRAMFirmware+0x20c>)
 8017370:	2108      	movs	r1, #8
 8017372:	6878      	ldr	r0, [r7, #4]
 8017374:	f003 fa17 	bl	801a7a6 <USER_Trace>
        }
      }
    }

    /* Display channel READY reached */
    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017378:	4b07      	ldr	r3, [pc, #28]	@ (8017398 <cifXStartRAMFirmware+0x1f0>)
 801737a:	681b      	ldr	r3, [r3, #0]
 801737c:	f003 0301 	and.w	r3, r3, #1
 8017380:	2b00      	cmp	r3, #0
 8017382:	d004      	beq.n	801738e <cifXStartRAMFirmware+0x1e6>
    {
      USER_Trace(ptDevInstance,
 8017384:	4a0c      	ldr	r2, [pc, #48]	@ (80173b8 <cifXStartRAMFirmware+0x210>)
 8017386:	2101      	movs	r1, #1
 8017388:	6878      	ldr	r0, [r7, #4]
 801738a:	f003 fa0c 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                "System channel is READY!");
    }
  }

  return lRet;
 801738e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 8017390:	4618      	mov	r0, r3
 8017392:	3770      	adds	r7, #112	@ 0x70
 8017394:	46bd      	mov	sp, r7
 8017396:	bd80      	pop	{r7, pc}
 8017398:	20000080 	.word	0x20000080
 801739c:	08021d3c 	.word	0x08021d3c
 80173a0:	800c0020 	.word	0x800c0020
 80173a4:	0802193c 	.word	0x0802193c
 80173a8:	800c0011 	.word	0x800c0011
 80173ac:	0802197c 	.word	0x0802197c
 80173b0:	08021d74 	.word	0x08021d74
 80173b4:	08021da4 	.word	0x08021da4
 80173b8:	08021dd4 	.word	0x08021dd4

080173bc <cifXStartFlashFirmware>:
*   \param ptDevInstance    Instance to download the files to
*   \param ptDevChannelCfg  Device configuration
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStartFlashFirmware(PDEVICEINSTANCE ptDevInstance, PDEVICE_CHANNEL_CONFIG ptDevChannelCfg)
{
 80173bc:	b580      	push	{r7, lr}
 80173be:	b08a      	sub	sp, #40	@ 0x28
 80173c0:	af02      	add	r7, sp, #8
 80173c2:	6078      	str	r0, [r7, #4]
 80173c4:	6039      	str	r1, [r7, #0]

    CONFIGURATION download:
    -----------------------
    - The new configuration must be activated by sending a CHANNEL_INIT to the card
  */
  int32_t lRet = CIFX_NO_ERROR;
 80173c6:	2300      	movs	r3, #0
 80173c8:	61fb      	str	r3, [r7, #28]

  /* Check if we have to process loadable modules */
  if( ptDevInstance->fModuleLoad)
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	691b      	ldr	r3, [r3, #16]
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d051      	beq.n	8017476 <cifXStartFlashFirmware+0xba>
  {
    /* We have loadable modules, the base OS is already running. A RESET is necessary if modules are started */
    /* We have not to process CNF files, because module load will also load the actual configuration */
    int fSystemStartDone = 0;
 80173d2:	2300      	movs	r3, #0
 80173d4:	61bb      	str	r3, [r7, #24]

    /* Start modules */
    uint32_t ulChNum = 0;
 80173d6:	2300      	movs	r3, #0
 80173d8:	617b      	str	r3, [r7, #20]
    for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 80173da:	2300      	movs	r3, #0
 80173dc:	617b      	str	r3, [r7, #20]
 80173de:	e046      	b.n	801746e <cifXStartFlashFirmware+0xb2>
    {
      if( ptDevChannelCfg->atChannelData[ulChNum].fModuleLoaded)
 80173e0:	6839      	ldr	r1, [r7, #0]
 80173e2:	697a      	ldr	r2, [r7, #20]
 80173e4:	4613      	mov	r3, r2
 80173e6:	00db      	lsls	r3, r3, #3
 80173e8:	1a9b      	subs	r3, r3, r2
 80173ea:	009b      	lsls	r3, r3, #2
 80173ec:	440b      	add	r3, r1
 80173ee:	3304      	adds	r3, #4
 80173f0:	681b      	ldr	r3, [r3, #0]
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d038      	beq.n	8017468 <cifXStartFlashFirmware+0xac>
      {
        if( 0 == fSystemStartDone)
 80173f6:	69bb      	ldr	r3, [r7, #24]
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d11a      	bne.n	8017432 <cifXStartFlashFirmware+0x76>
        {
          /* We have to do a SYSTEMSTART before loading a Module again! Maybe it is already running */
          if ( CIFX_NO_ERROR != (lRet = DEV_DoSystemStart( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START, 0)))
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	33f4      	adds	r3, #244	@ 0xf4
 8017400:	2200      	movs	r2, #0
 8017402:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8017406:	4618      	mov	r0, r3
 8017408:	f7fd fe40 	bl	801508c <DEV_DoSystemStart>
 801740c:	61f8      	str	r0, [r7, #28]
 801740e:	69fb      	ldr	r3, [r7, #28]
 8017410:	2b00      	cmp	r3, #0
 8017412:	d00c      	beq.n	801742e <cifXStartFlashFirmware+0x72>
          {
            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017414:	4b50      	ldr	r3, [pc, #320]	@ (8017558 <cifXStartFlashFirmware+0x19c>)
 8017416:	681b      	ldr	r3, [r3, #0]
 8017418:	f003 0308 	and.w	r3, r3, #8
 801741c:	2b00      	cmp	r3, #0
 801741e:	d054      	beq.n	80174ca <cifXStartFlashFirmware+0x10e>
            {
              USER_Trace(ptDevInstance,
 8017420:	69fb      	ldr	r3, [r7, #28]
 8017422:	4a4e      	ldr	r2, [pc, #312]	@ (801755c <cifXStartFlashFirmware+0x1a0>)
 8017424:	2108      	movs	r1, #8
 8017426:	6878      	ldr	r0, [r7, #4]
 8017428:	f003 f9bd 	bl	801a7a6 <USER_Trace>
                        TRACE_LEVEL_ERROR,
                        "Error during system start! (lRet=0x%08X)",
                        lRet);
            }
            break;              /* No more starts possible */
 801742c:	e04d      	b.n	80174ca <cifXStartFlashFirmware+0x10e>
          }
          fSystemStartDone = 1; /* No more starts necessary */
 801742e:	2301      	movs	r3, #1
 8017430:	61bb      	str	r3, [r7, #24]
        }

        /* Start modules */
        (void)cifXStartModule( ptDevInstance, ulChNum, ptDevChannelCfg->atChannelData[ulChNum].szFileName,
 8017432:	697a      	ldr	r2, [r7, #20]
 8017434:	4613      	mov	r3, r2
 8017436:	00db      	lsls	r3, r3, #3
 8017438:	1a9b      	subs	r3, r3, r2
 801743a:	009b      	lsls	r3, r3, #2
 801743c:	3308      	adds	r3, #8
 801743e:	683a      	ldr	r2, [r7, #0]
 8017440:	4413      	add	r3, r2
 8017442:	1d18      	adds	r0, r3, #4
 8017444:	6839      	ldr	r1, [r7, #0]
 8017446:	697a      	ldr	r2, [r7, #20]
 8017448:	4613      	mov	r3, r2
 801744a:	00db      	lsls	r3, r3, #3
 801744c:	1a9b      	subs	r3, r3, r2
 801744e:	009b      	lsls	r3, r3, #2
 8017450:	440b      	add	r3, r1
 8017452:	331c      	adds	r3, #28
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	2200      	movs	r2, #0
 8017458:	9201      	str	r2, [sp, #4]
 801745a:	2200      	movs	r2, #0
 801745c:	9200      	str	r2, [sp, #0]
 801745e:	4602      	mov	r2, r0
 8017460:	6979      	ldr	r1, [r7, #20]
 8017462:	6878      	ldr	r0, [r7, #4]
 8017464:	f7ff fcfe 	bl	8016e64 <cifXStartModule>
    for ( ulChNum = 0; ulChNum < CIFX_MAX_NUMBER_OF_CHANNELS; ulChNum++)
 8017468:	697b      	ldr	r3, [r7, #20]
 801746a:	3301      	adds	r3, #1
 801746c:	617b      	str	r3, [r7, #20]
 801746e:	697b      	ldr	r3, [r7, #20]
 8017470:	2b05      	cmp	r3, #5
 8017472:	d9b5      	bls.n	80173e0 <cifXStartFlashFirmware+0x24>
 8017474:	e02a      	b.n	80174cc <cifXStartFlashFirmware+0x110>
      }
    }
  } else
  {
    /* Check if we have a firmware loaded */
    if(ptDevChannelCfg->fFWLoaded == 1)
 8017476:	683b      	ldr	r3, [r7, #0]
 8017478:	681b      	ldr	r3, [r3, #0]
 801747a:	2b01      	cmp	r3, #1
 801747c:	d126      	bne.n	80174cc <cifXStartFlashFirmware+0x110>
    {
      /* We have to do a SYSTEMSTART */
      if ( CIFX_NO_ERROR != (lRet = DEV_DoSystemStart( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START, 0)))
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	33f4      	adds	r3, #244	@ 0xf4
 8017482:	2200      	movs	r2, #0
 8017484:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8017488:	4618      	mov	r0, r3
 801748a:	f7fd fdff 	bl	801508c <DEV_DoSystemStart>
 801748e:	61f8      	str	r0, [r7, #28]
 8017490:	69fb      	ldr	r3, [r7, #28]
 8017492:	2b00      	cmp	r3, #0
 8017494:	d00c      	beq.n	80174b0 <cifXStartFlashFirmware+0xf4>
      {
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017496:	4b30      	ldr	r3, [pc, #192]	@ (8017558 <cifXStartFlashFirmware+0x19c>)
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	f003 0308 	and.w	r3, r3, #8
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d014      	beq.n	80174cc <cifXStartFlashFirmware+0x110>
        {
          USER_Trace(ptDevInstance,
 80174a2:	69fb      	ldr	r3, [r7, #28]
 80174a4:	4a2d      	ldr	r2, [pc, #180]	@ (801755c <cifXStartFlashFirmware+0x1a0>)
 80174a6:	2108      	movs	r1, #8
 80174a8:	6878      	ldr	r0, [r7, #4]
 80174aa:	f003 f97c 	bl	801a7a6 <USER_Trace>
 80174ae:	e00d      	b.n	80174cc <cifXStartFlashFirmware+0x110>
                    "Error during system start! (lRet=0x%08X)",
                    lRet);
        }
      } else
      {
        if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80174b0:	4b29      	ldr	r3, [pc, #164]	@ (8017558 <cifXStartFlashFirmware+0x19c>)
 80174b2:	681b      	ldr	r3, [r3, #0]
 80174b4:	f003 0301 	and.w	r3, r3, #1
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d007      	beq.n	80174cc <cifXStartFlashFirmware+0x110>
        {
          USER_Trace(ptDevInstance,
 80174bc:	69fb      	ldr	r3, [r7, #28]
 80174be:	4a28      	ldr	r2, [pc, #160]	@ (8017560 <cifXStartFlashFirmware+0x1a4>)
 80174c0:	2101      	movs	r1, #1
 80174c2:	6878      	ldr	r0, [r7, #4]
 80174c4:	f003 f96f 	bl	801a7a6 <USER_Trace>
 80174c8:	e000      	b.n	80174cc <cifXStartFlashFirmware+0x110>
            break;              /* No more starts possible */
 80174ca:	bf00      	nop
        }
      }
    }
  }

  if (CIFX_NO_ERROR == lRet)
 80174cc:	69fb      	ldr	r3, [r7, #28]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d13d      	bne.n	801754e <cifXStartFlashFirmware+0x192>
  {
    /* Display a system error if NSF_ERROR is set */
    if( ptDevInstance->tSystemDevice.usNetxFlags & NSF_ERROR)
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	@ 0x1b2
 80174d8:	f003 0302 	and.w	r3, r3, #2
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d02b      	beq.n	8017538 <cifXStartFlashFirmware+0x17c>
    {
      /* Trace system error */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80174e0:	4b1d      	ldr	r3, [pc, #116]	@ (8017558 <cifXStartFlashFirmware+0x19c>)
 80174e2:	681b      	ldr	r3, [r3, #0]
 80174e4:	f003 0308 	and.w	r3, r3, #8
 80174e8:	2b00      	cmp	r3, #0
 80174ea:	d025      	beq.n	8017538 <cifXStartFlashFirmware+0x17c>
      {
        uint32_t                  ulError = 0;
 80174ec:	2300      	movs	r3, #0
 80174ee:	613b      	str	r3, [r7, #16]
        HIL_DPM_SYSTEM_CHANNEL_T* ptSysCh = (HIL_DPM_SYSTEM_CHANNEL_T*)ptDevInstance->tSystemDevice.pbDPMChannelStart;
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80174f6:	60fb      	str	r3, [r7, #12]

        if(0 != (ulError = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysCh->tSystemState.ulSystemError))))
 80174f8:	68fb      	ldr	r3, [r7, #12]
 80174fa:	33c8      	adds	r3, #200	@ 0xc8
 80174fc:	4619      	mov	r1, r3
 80174fe:	6878      	ldr	r0, [r7, #4]
 8017500:	f7fd ff96 	bl	8015430 <HwIfRead32>
 8017504:	6138      	str	r0, [r7, #16]
 8017506:	693b      	ldr	r3, [r7, #16]
 8017508:	2b00      	cmp	r3, #0
 801750a:	d005      	beq.n	8017518 <cifXStartFlashFirmware+0x15c>
        {
          USER_Trace(ptDevInstance,
 801750c:	693b      	ldr	r3, [r7, #16]
 801750e:	4a15      	ldr	r2, [pc, #84]	@ (8017564 <cifXStartFlashFirmware+0x1a8>)
 8017510:	2108      	movs	r1, #8
 8017512:	6878      	ldr	r0, [r7, #4]
 8017514:	f003 f947 	bl	801a7a6 <USER_Trace>
                      TRACE_LEVEL_ERROR,
                      "System error information, (SystemError=0x%08X)!",
                      ulError);
        }

        if( 0 != (ulError = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysCh->tSystemState.ulSystemStatus))))
 8017518:	68fb      	ldr	r3, [r7, #12]
 801751a:	33c4      	adds	r3, #196	@ 0xc4
 801751c:	4619      	mov	r1, r3
 801751e:	6878      	ldr	r0, [r7, #4]
 8017520:	f7fd ff86 	bl	8015430 <HwIfRead32>
 8017524:	6138      	str	r0, [r7, #16]
 8017526:	693b      	ldr	r3, [r7, #16]
 8017528:	2b00      	cmp	r3, #0
 801752a:	d005      	beq.n	8017538 <cifXStartFlashFirmware+0x17c>
        {
          USER_Trace(ptDevInstance,
 801752c:	693b      	ldr	r3, [r7, #16]
 801752e:	4a0e      	ldr	r2, [pc, #56]	@ (8017568 <cifXStartFlashFirmware+0x1ac>)
 8017530:	2108      	movs	r1, #8
 8017532:	6878      	ldr	r0, [r7, #4]
 8017534:	f003 f937 	bl	801a7a6 <USER_Trace>
        }
      }
    }

    /* Display channel READY reached */
    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017538:	4b07      	ldr	r3, [pc, #28]	@ (8017558 <cifXStartFlashFirmware+0x19c>)
 801753a:	681b      	ldr	r3, [r3, #0]
 801753c:	f003 0301 	and.w	r3, r3, #1
 8017540:	2b00      	cmp	r3, #0
 8017542:	d004      	beq.n	801754e <cifXStartFlashFirmware+0x192>
    {
      USER_Trace(ptDevInstance,
 8017544:	4a09      	ldr	r2, [pc, #36]	@ (801756c <cifXStartFlashFirmware+0x1b0>)
 8017546:	2101      	movs	r1, #1
 8017548:	6878      	ldr	r0, [r7, #4]
 801754a:	f003 f92c 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                "System channel is READY!");
    }
  }

  return lRet;
 801754e:	69fb      	ldr	r3, [r7, #28]
}
 8017550:	4618      	mov	r0, r3
 8017552:	3720      	adds	r7, #32
 8017554:	46bd      	mov	sp, r7
 8017556:	bd80      	pop	{r7, pc}
 8017558:	20000080 	.word	0x20000080
 801755c:	08021df0 	.word	0x08021df0
 8017560:	08021e1c 	.word	0x08021e1c
 8017564:	08021d74 	.word	0x08021d74
 8017568:	08021da4 	.word	0x08021da4
 801756c:	08021dd4 	.word	0x08021dd4

08017570 <cifXStartFlashConfiguration>:
*   \param ptDevInstance    Device instance
*   \param ptDevChannelCfg  Device configuration
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStartFlashConfiguration(PDEVICEINSTANCE ptDevInstance, PDEVICE_CHANNEL_CONFIG ptDevChannelCfg)
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b086      	sub	sp, #24
 8017574:	af02      	add	r7, sp, #8
 8017576:	6078      	str	r0, [r7, #4]
 8017578:	6039      	str	r1, [r7, #0]
  if(!ptDevChannelCfg->fFWLoaded)
 801757a:	683b      	ldr	r3, [r7, #0]
 801757c:	681b      	ldr	r3, [r3, #0]
 801757e:	2b00      	cmp	r3, #0
 8017580:	d145      	bne.n	801760e <cifXStartFlashConfiguration+0x9e>
  {
    /* Only activate configuration if no firmware has been loaded on a flash based
       device, as the systemstart after FW Download will automatically load database */

    /* Process all channels and send a CHANNEL_INIT to each one */
    uint32_t ulChannel   = 0;
 8017582:	2300      	movs	r3, #0
 8017584:	60fb      	str	r3, [r7, #12]
    for(ulChannel = 0; ulChannel < ptDevInstance->ulCommChannelCount; ++ulChannel)
 8017586:	2300      	movs	r3, #0
 8017588:	60fb      	str	r3, [r7, #12]
 801758a:	e03a      	b.n	8017602 <cifXStartFlashConfiguration+0x92>
    {
      int32_t lChannelRet = CIFX_NO_ERROR;
 801758c:	2300      	movs	r3, #0
 801758e:	60bb      	str	r3, [r7, #8]

      if ( ptDevChannelCfg->atChannelData[ulChannel].fCNFLoaded)
 8017590:	6839      	ldr	r1, [r7, #0]
 8017592:	68fa      	ldr	r2, [r7, #12]
 8017594:	4613      	mov	r3, r2
 8017596:	00db      	lsls	r3, r3, #3
 8017598:	1a9b      	subs	r3, r3, r2
 801759a:	009b      	lsls	r3, r3, #2
 801759c:	440b      	add	r3, r1
 801759e:	3308      	adds	r3, #8
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d02a      	beq.n	80175fc <cifXStartFlashConfiguration+0x8c>
      {
        lChannelRet = DEV_DoChannelInit(ptDevInstance->pptCommChannels[ulChannel], CIFX_TO_SEND_PACKET);
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 80175ac:	68fb      	ldr	r3, [r7, #12]
 80175ae:	009b      	lsls	r3, r3, #2
 80175b0:	4413      	add	r3, r2
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80175b8:	4618      	mov	r0, r3
 80175ba:	f7fd fb7f 	bl	8014cbc <DEV_DoChannelInit>
 80175be:	60b8      	str	r0, [r7, #8]

        if(CIFX_NO_ERROR == lChannelRet)
 80175c0:	68bb      	ldr	r3, [r7, #8]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d10c      	bne.n	80175e0 <cifXStartFlashConfiguration+0x70>
        {
          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80175c6:	4b14      	ldr	r3, [pc, #80]	@ (8017618 <cifXStartFlashConfiguration+0xa8>)
 80175c8:	681b      	ldr	r3, [r3, #0]
 80175ca:	f003 0301 	and.w	r3, r3, #1
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	d014      	beq.n	80175fc <cifXStartFlashConfiguration+0x8c>
          {
            USER_Trace(ptDevInstance,
 80175d2:	68fb      	ldr	r3, [r7, #12]
 80175d4:	4a11      	ldr	r2, [pc, #68]	@ (801761c <cifXStartFlashConfiguration+0xac>)
 80175d6:	2101      	movs	r1, #1
 80175d8:	6878      	ldr	r0, [r7, #4]
 80175da:	f003 f8e4 	bl	801a7a6 <USER_Trace>
 80175de:	e00d      	b.n	80175fc <cifXStartFlashConfiguration+0x8c>
                      ulChannel);
          }
        } else
        {
          /* Error performing channel init */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80175e0:	4b0d      	ldr	r3, [pc, #52]	@ (8017618 <cifXStartFlashConfiguration+0xa8>)
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	f003 0308 	and.w	r3, r3, #8
 80175e8:	2b00      	cmp	r3, #0
 80175ea:	d007      	beq.n	80175fc <cifXStartFlashConfiguration+0x8c>
          {
            USER_Trace(ptDevInstance,
 80175ec:	68bb      	ldr	r3, [r7, #8]
 80175ee:	9300      	str	r3, [sp, #0]
 80175f0:	68fb      	ldr	r3, [r7, #12]
 80175f2:	4a0b      	ldr	r2, [pc, #44]	@ (8017620 <cifXStartFlashConfiguration+0xb0>)
 80175f4:	2108      	movs	r1, #8
 80175f6:	6878      	ldr	r0, [r7, #4]
 80175f8:	f003 f8d5 	bl	801a7a6 <USER_Trace>
    for(ulChannel = 0; ulChannel < ptDevInstance->ulCommChannelCount; ++ulChannel)
 80175fc:	68fb      	ldr	r3, [r7, #12]
 80175fe:	3301      	adds	r3, #1
 8017600:	60fb      	str	r3, [r7, #12]
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8017608:	68fa      	ldr	r2, [r7, #12]
 801760a:	429a      	cmp	r2, r3
 801760c:	d3be      	bcc.n	801758c <cifXStartFlashConfiguration+0x1c>
    }
  }

  /* Always return OK here, so the user is able to access the device later on.
     Any error during channel init is not fatal (e.g. maybe a missing master license) */
  return CIFX_NO_ERROR;
 801760e:	2300      	movs	r3, #0
}
 8017610:	4618      	mov	r0, r3
 8017612:	3710      	adds	r7, #16
 8017614:	46bd      	mov	sp, r7
 8017616:	bd80      	pop	{r7, pc}
 8017618:	20000080 	.word	0x20000080
 801761c:	08021e30 	.word	0x08021e30
 8017620:	08021e64 	.word	0x08021e64

08017624 <cifXCreateSystemDevice>:
/*! Starts a device from ground up
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXCreateSystemDevice(PDEVICEINSTANCE ptDevInstance)
{
 8017624:	b580      	push	{r7, lr}
 8017626:	b096      	sub	sp, #88	@ 0x58
 8017628:	af02      	add	r7, sp, #8
 801762a:	6078      	str	r0, [r7, #4]
  int32_t lRet = CIFX_NO_ERROR;
 801762c:	2300      	movs	r3, #0
 801762e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Initialize System Channel which must be present */
  uint8_t*                        pbDpm            = ptDevInstance->pbDPM;
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	6a1b      	ldr	r3, [r3, #32]
 8017634:	63bb      	str	r3, [r7, #56]	@ 0x38
  HIL_DPM_SYSTEM_CHANNEL_T*       ptSysChannel     = (HIL_DPM_SYSTEM_CHANNEL_T*)pbDpm;
 8017636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017638:	637b      	str	r3, [r7, #52]	@ 0x34
  HIL_DPM_SYSTEM_CHANNEL_INFO_T*  ptSysChannelInfo = (HIL_DPM_SYSTEM_CHANNEL_INFO_T*)&ptSysChannel->atChannelInfo[HIL_DPM_SYSTEM_CHANNEL_INDEX];
 801763a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801763c:	3330      	adds	r3, #48	@ 0x30
 801763e:	633b      	str	r3, [r7, #48]	@ 0x30
  PCHANNELINSTANCE                ptSystemDevice   = &ptDevInstance->tSystemDevice;
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	33f4      	adds	r3, #244	@ 0xf4
 8017644:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t                  ulMBXSize        = 0;
 8017646:	2300      	movs	r3, #0
 8017648:	62bb      	str	r3, [r7, #40]	@ 0x28
  CIFX_DEVICE_INFORMATION   tDevInfo;
  uint32_t                  ulDeviceIdx      = 0;
 801764a:	2300      	movs	r3, #0
 801764c:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t                  ulSysChannelSize = 0;
 801764e:	2300      	movs	r3, #0
 8017650:	627b      	str	r3, [r7, #36]	@ 0x24
  void*                     pvSendMBXMutex   = NULL;
 8017652:	2300      	movs	r3, #0
 8017654:	623b      	str	r3, [r7, #32]
  void*                     pvRecvMBXMutex   = NULL;
 8017656:	2300      	movs	r3, #0
 8017658:	647b      	str	r3, [r7, #68]	@ 0x44
  void*                     pvInitMutex      = NULL;
 801765a:	2300      	movs	r3, #0
 801765c:	643b      	str	r3, [r7, #64]	@ 0x40
  void*                     pvLock           = NULL;
 801765e:	2300      	movs	r3, #0
 8017660:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (NULL == (pvSendMBXMutex = OS_CreateMutex()) ||
 8017662:	f7f8 fc6c 	bl	800ff3e <OS_CreateMutex>
 8017666:	6238      	str	r0, [r7, #32]
 8017668:	6a3b      	ldr	r3, [r7, #32]
 801766a:	2b00      	cmp	r3, #0
 801766c:	d011      	beq.n	8017692 <cifXCreateSystemDevice+0x6e>
      NULL == (pvRecvMBXMutex = OS_CreateMutex()) ||
 801766e:	f7f8 fc66 	bl	800ff3e <OS_CreateMutex>
 8017672:	6478      	str	r0, [r7, #68]	@ 0x44
  if (NULL == (pvSendMBXMutex = OS_CreateMutex()) ||
 8017674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017676:	2b00      	cmp	r3, #0
 8017678:	d00b      	beq.n	8017692 <cifXCreateSystemDevice+0x6e>
      NULL == (pvInitMutex    = OS_CreateMutex()) ||
 801767a:	f7f8 fc60 	bl	800ff3e <OS_CreateMutex>
 801767e:	6438      	str	r0, [r7, #64]	@ 0x40
      NULL == (pvRecvMBXMutex = OS_CreateMutex()) ||
 8017680:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017682:	2b00      	cmp	r3, #0
 8017684:	d005      	beq.n	8017692 <cifXCreateSystemDevice+0x6e>
      NULL == (pvLock         = OS_CreateLock())  )
 8017686:	f7f8 fc1f 	bl	800fec8 <OS_CreateLock>
 801768a:	63f8      	str	r0, [r7, #60]	@ 0x3c
      NULL == (pvInitMutex    = OS_CreateMutex()) ||
 801768c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801768e:	2b00      	cmp	r3, #0
 8017690:	d122      	bne.n	80176d8 <cifXCreateSystemDevice+0xb4>
  {
    lRet = CIFX_INVALID_POINTER;
 8017692:	4b50      	ldr	r3, [pc, #320]	@ (80177d4 <cifXCreateSystemDevice+0x1b0>)
 8017694:	64fb      	str	r3, [r7, #76]	@ 0x4c

    OS_DeleteMutex(pvSendMBXMutex);
 8017696:	6a38      	ldr	r0, [r7, #32]
 8017698:	f7f8 fc84 	bl	800ffa4 <OS_DeleteMutex>
    OS_DeleteMutex(pvRecvMBXMutex);
 801769c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801769e:	f7f8 fc81 	bl	800ffa4 <OS_DeleteMutex>
    OS_DeleteMutex(pvInitMutex);
 80176a2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80176a4:	f7f8 fc7e 	bl	800ffa4 <OS_DeleteMutex>
    OS_DeleteLock(pvLock);
 80176a8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80176aa:	f7f8 fc3d 	bl	800ff28 <OS_DeleteLock>
    pvSendMBXMutex = NULL;
 80176ae:	2300      	movs	r3, #0
 80176b0:	623b      	str	r3, [r7, #32]
    pvRecvMBXMutex = NULL;
 80176b2:	2300      	movs	r3, #0
 80176b4:	647b      	str	r3, [r7, #68]	@ 0x44
    pvInitMutex    = NULL;
 80176b6:	2300      	movs	r3, #0
 80176b8:	643b      	str	r3, [r7, #64]	@ 0x40
    pvLock         = NULL;
 80176ba:	2300      	movs	r3, #0
 80176bc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80176be:	4b46      	ldr	r3, [pc, #280]	@ (80177d8 <cifXCreateSystemDevice+0x1b4>)
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	f003 0308 	and.w	r3, r3, #8
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	f000 8179 	beq.w	80179be <cifXCreateSystemDevice+0x39a>
    {
      USER_Trace(ptDevInstance,
 80176cc:	4a43      	ldr	r2, [pc, #268]	@ (80177dc <cifXCreateSystemDevice+0x1b8>)
 80176ce:	2108      	movs	r1, #8
 80176d0:	6878      	ldr	r0, [r7, #4]
 80176d2:	f003 f868 	bl	801a7a6 <USER_Trace>
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80176d6:	e172      	b.n	80179be <cifXCreateSystemDevice+0x39a>
                "Error creating buffers for system device!");
    }

  } else
  {
    OS_Memset(&tDevInfo, 0, sizeof(tDevInfo));
 80176d8:	f107 0308 	add.w	r3, r7, #8
 80176dc:	2210      	movs	r2, #16
 80176de:	2100      	movs	r1, #0
 80176e0:	4618      	mov	r0, r3
 80176e2:	f7f8 fb2f 	bl	800fd44 <OS_Memset>

    ulMBXSize        = LE16_TO_HOST(HWIF_READ16(ptDevInstance, ptSysChannelInfo->usSizeOfMailbox)) / 2;
 80176e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80176e8:	3308      	adds	r3, #8
 80176ea:	4619      	mov	r1, r3
 80176ec:	6878      	ldr	r0, [r7, #4]
 80176ee:	f7fd fe88 	bl	8015402 <HwIfRead16>
 80176f2:	4603      	mov	r3, r0
 80176f4:	085b      	lsrs	r3, r3, #1
 80176f6:	b29b      	uxth	r3, r3
 80176f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    ulSysChannelSize = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannelInfo->ulSizeOfChannel));
 80176fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80176fc:	3304      	adds	r3, #4
 80176fe:	4619      	mov	r1, r3
 8017700:	6878      	ldr	r0, [r7, #4]
 8017702:	f7fd fe95 	bl	8015430 <HwIfRead32>
 8017706:	6278      	str	r0, [r7, #36]	@ 0x24

    /* Setup pointer to global netX register block */
    ptDevInstance->ptGlobalRegisters = (PNETX_GLOBAL_REG_BLOCK)(ptDevInstance->pbDPM +
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	6a1a      	ldr	r2, [r3, #32]
                                                                ptDevInstance->ulDPMSize -
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017710:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8017714:	441a      	add	r2, r3
    ptDevInstance->ptGlobalRegisters = (PNETX_GLOBAL_REG_BLOCK)(ptDevInstance->pbDPM +
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                sizeof(NETX_GLOBAL_REG_BLOCK));

    /* Initialize DEVICEINSTANCE */
    ptDevInstance->ulDeviceNumber = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemInfo.ulDeviceNumber));
 801771a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801771c:	3308      	adds	r3, #8
 801771e:	4619      	mov	r1, r3
 8017720:	6878      	ldr	r0, [r7, #4]
 8017722:	f7fd fe85 	bl	8015430 <HwIfRead32>
 8017726:	4602      	mov	r2, r0
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	659a      	str	r2, [r3, #88]	@ 0x58
    ptDevInstance->ulSerialNumber = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannel->tSystemInfo.ulSerialNumber));
 801772c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801772e:	330c      	adds	r3, #12
 8017730:	4619      	mov	r1, r3
 8017732:	6878      	ldr	r0, [r7, #4]
 8017734:	f7fd fe7c 	bl	8015430 <HwIfRead32>
 8017738:	4602      	mov	r2, r0
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	655a      	str	r2, [r3, #84]	@ 0x54
    ptDevInstance->ulSlotNumber   = HWIF_READ8(ptDevInstance, ptSysChannel->tSystemInfo.bDevIdNumber);
 801773e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017740:	332c      	adds	r3, #44	@ 0x2c
 8017742:	4619      	mov	r1, r3
 8017744:	6878      	ldr	r0, [r7, #4]
 8017746:	f7fd fe45 	bl	80153d4 <HwIfRead8>
 801774a:	4603      	mov	r3, r0
 801774c:	461a      	mov	r2, r3
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	65da      	str	r2, [r3, #92]	@ 0x5c

    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017752:	4b21      	ldr	r3, [pc, #132]	@ (80177d8 <cifXCreateSystemDevice+0x1b4>)
 8017754:	681b      	ldr	r3, [r3, #0]
 8017756:	f003 0301 	and.w	r3, r3, #1
 801775a:	2b00      	cmp	r3, #0
 801775c:	d019      	beq.n	8017792 <cifXCreateSystemDevice+0x16e>
    {
      USER_Trace(ptDevInstance,
 801775e:	4a20      	ldr	r2, [pc, #128]	@ (80177e0 <cifXCreateSystemDevice+0x1bc>)
 8017760:	2101      	movs	r1, #1
 8017762:	6878      	ldr	r0, [r7, #4]
 8017764:	f003 f81f 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                "Device Info:");

      USER_Trace(ptDevInstance,
 8017768:	687b      	ldr	r3, [r7, #4]
 801776a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801776c:	4a1d      	ldr	r2, [pc, #116]	@ (80177e4 <cifXCreateSystemDevice+0x1c0>)
 801776e:	2101      	movs	r1, #1
 8017770:	6878      	ldr	r0, [r7, #4]
 8017772:	f003 f818 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                " - Device Number : %u",
                ptDevInstance->ulDeviceNumber);

      USER_Trace(ptDevInstance,
 8017776:	687b      	ldr	r3, [r7, #4]
 8017778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801777a:	4a1b      	ldr	r2, [pc, #108]	@ (80177e8 <cifXCreateSystemDevice+0x1c4>)
 801777c:	2101      	movs	r1, #1
 801777e:	6878      	ldr	r0, [r7, #4]
 8017780:	f003 f811 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                " - Serial Number : %u",
                ptDevInstance->ulSerialNumber);

      USER_Trace(ptDevInstance,
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8017788:	4a18      	ldr	r2, [pc, #96]	@ (80177ec <cifXCreateSystemDevice+0x1c8>)
 801778a:	2101      	movs	r1, #1
 801778c:	6878      	ldr	r0, [r7, #4]
 801778e:	f003 f80a 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                " - Slot Number   : %u",
                ptDevInstance->ulSlotNumber);
    }

    tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 8017792:	687b      	ldr	r3, [r7, #4]
 8017794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017796:	60bb      	str	r3, [r7, #8]
    tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 8017798:	687b      	ldr	r3, [r7, #4]
 801779a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801779c:	60fb      	str	r3, [r7, #12]
    tDevInfo.ptDeviceInstance = ptDevInstance;
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	617b      	str	r3, [r7, #20]

    /* Get the user alias name */
    USER_GetAliasName(&tDevInfo, sizeof(ptDevInstance->szAlias), ptDevInstance->szAlias);
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	f103 0239 	add.w	r2, r3, #57	@ 0x39
 80177a8:	f107 0308 	add.w	r3, r7, #8
 80177ac:	2110      	movs	r1, #16
 80177ae:	4618      	mov	r0, r3
 80177b0:	f002 ffd7 	bl	801a762 <USER_GetAliasName>

    /* Check if alias is unique */
    if(OS_Strlen(ptDevInstance->szAlias) > 0)
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	3339      	adds	r3, #57	@ 0x39
 80177b8:	4618      	mov	r0, r3
 80177ba:	f7f8 fcd9 	bl	8010170 <OS_Strlen>
 80177be:	4603      	mov	r3, r0
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	dd51      	ble.n	8017868 <cifXCreateSystemDevice+0x244>
    {
      OS_EnterLock(g_pvTkitLock);
 80177c4:	4b0a      	ldr	r3, [pc, #40]	@ (80177f0 <cifXCreateSystemDevice+0x1cc>)
 80177c6:	681b      	ldr	r3, [r3, #0]
 80177c8:	4618      	mov	r0, r3
 80177ca:	f7f8 fb85 	bl	800fed8 <OS_EnterLock>

      for(ulDeviceIdx = 0; ulDeviceIdx < g_ulDeviceCount; ++ulDeviceIdx)
 80177ce:	2300      	movs	r3, #0
 80177d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80177d2:	e03f      	b.n	8017854 <cifXCreateSystemDevice+0x230>
 80177d4:	800a0001 	.word	0x800a0001
 80177d8:	20000080 	.word	0x20000080
 80177dc:	08021ea0 	.word	0x08021ea0
 80177e0:	08021ecc 	.word	0x08021ecc
 80177e4:	08021edc 	.word	0x08021edc
 80177e8:	08021ef4 	.word	0x08021ef4
 80177ec:	08021f0c 	.word	0x08021f0c
 80177f0:	200072d8 	.word	0x200072d8
      {
        if(OS_Strcmp(g_pptDevices[ulDeviceIdx]->szAlias,
 80177f4:	4b74      	ldr	r3, [pc, #464]	@ (80179c8 <cifXCreateSystemDevice+0x3a4>)
 80177f6:	681a      	ldr	r2, [r3, #0]
 80177f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80177fa:	009b      	lsls	r3, r3, #2
 80177fc:	4413      	add	r3, r2
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	f103 0239 	add.w	r2, r3, #57	@ 0x39
                    ptDevInstance->szAlias) == 0)
 8017804:	687b      	ldr	r3, [r7, #4]
 8017806:	3339      	adds	r3, #57	@ 0x39
        if(OS_Strcmp(g_pptDevices[ulDeviceIdx]->szAlias,
 8017808:	4619      	mov	r1, r3
 801780a:	4610      	mov	r0, r2
 801780c:	f7f8 fc92 	bl	8010134 <OS_Strcmp>
 8017810:	4603      	mov	r3, r0
 8017812:	2b00      	cmp	r3, #0
 8017814:	d11b      	bne.n	801784e <cifXCreateSystemDevice+0x22a>
        {
          /* Duplicate alias found */
          if(g_ulTraceLevel & TRACE_LEVEL_WARNING)
 8017816:	4b6d      	ldr	r3, [pc, #436]	@ (80179cc <cifXCreateSystemDevice+0x3a8>)
 8017818:	681b      	ldr	r3, [r3, #0]
 801781a:	f003 0304 	and.w	r3, r3, #4
 801781e:	2b00      	cmp	r3, #0
 8017820:	d00e      	beq.n	8017840 <cifXCreateSystemDevice+0x21c>
          {
            USER_Trace(ptDevInstance,
                      TRACE_LEVEL_WARNING,
                      "Duplicate alias '%s' passed (DevNr=%u, SerNr=%u), Alias will be removed!",
                      ptDevInstance->szAlias,
 8017822:	687b      	ldr	r3, [r7, #4]
 8017824:	f103 0139 	add.w	r1, r3, #57	@ 0x39
            USER_Trace(ptDevInstance,
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801782c:	687a      	ldr	r2, [r7, #4]
 801782e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8017830:	9201      	str	r2, [sp, #4]
 8017832:	9300      	str	r3, [sp, #0]
 8017834:	460b      	mov	r3, r1
 8017836:	4a66      	ldr	r2, [pc, #408]	@ (80179d0 <cifXCreateSystemDevice+0x3ac>)
 8017838:	2104      	movs	r1, #4
 801783a:	6878      	ldr	r0, [r7, #4]
 801783c:	f002 ffb3 	bl	801a7a6 <USER_Trace>
                      ptDevInstance->ulDeviceNumber,
                      ptDevInstance->ulSerialNumber);
          }

          OS_Memset(ptDevInstance->szAlias, 0, sizeof(ptDevInstance->szAlias));
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	3339      	adds	r3, #57	@ 0x39
 8017844:	2210      	movs	r2, #16
 8017846:	2100      	movs	r1, #0
 8017848:	4618      	mov	r0, r3
 801784a:	f7f8 fa7b 	bl	800fd44 <OS_Memset>
      for(ulDeviceIdx = 0; ulDeviceIdx < g_ulDeviceCount; ++ulDeviceIdx)
 801784e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017850:	3301      	adds	r3, #1
 8017852:	64bb      	str	r3, [r7, #72]	@ 0x48
 8017854:	4b5f      	ldr	r3, [pc, #380]	@ (80179d4 <cifXCreateSystemDevice+0x3b0>)
 8017856:	681b      	ldr	r3, [r3, #0]
 8017858:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801785a:	429a      	cmp	r2, r3
 801785c:	d3ca      	bcc.n	80177f4 <cifXCreateSystemDevice+0x1d0>
        }
      }
      OS_LeaveLock(g_pvTkitLock);
 801785e:	4b5e      	ldr	r3, [pc, #376]	@ (80179d8 <cifXCreateSystemDevice+0x3b4>)
 8017860:	681b      	ldr	r3, [r3, #0]
 8017862:	4618      	mov	r0, r3
 8017864:	f7f8 fb4a 	bl	800fefc <OS_LeaveLock>
    }

    /* TODO: Systemchannel Handshake Flags may be inside Systemchannel in the future */
    ptDevInstance->pbHandshakeBlock     = &pbDpm[ulSysChannelSize];
 8017868:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801786a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801786c:	441a      	add	r2, r3
 801786e:	687b      	ldr	r3, [r7, #4]
 8017870:	661a      	str	r2, [r3, #96]	@ 0x60
    ptSystemDevice->ptHandshakeCell     = (HIL_DPM_HANDSHAKE_CELL_T*)ptDevInstance->pbHandshakeBlock;
 8017872:	687b      	ldr	r3, [r7, #4]
 8017874:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8017876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017878:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

    ptSystemDevice->pbDPMChannelStart   = pbDpm;
 801787c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801787e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017880:	609a      	str	r2, [r3, #8]
    ptSystemDevice->bHandshakeWidth     = HIL_HANDSHAKE_SIZE_8BIT;
 8017882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017884:	2201      	movs	r2, #1
 8017886:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8

    /* Create send mailbox */
    ptSystemDevice->tSendMbx.pvSendMBXMutex      = pvSendMBXMutex;
 801788a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801788c:	6a3a      	ldr	r2, [r7, #32]
 801788e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    ptSystemDevice->tSendMbx.bSendCMDBitoffset   = HSF_SEND_MBX_CMD_BIT_NO;
 8017892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017894:	2204      	movs	r2, #4
 8017896:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    ptSystemDevice->tSendMbx.ulSendCMDBitmask    = 1 << HSF_SEND_MBX_CMD_BIT_NO;
 801789a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801789c:	2210      	movs	r2, #16
 801789e:	67da      	str	r2, [r3, #124]	@ 0x7c
    ptSystemDevice->tSendMbx.ptSendMailboxStart  = (HIL_DPM_SEND_MAILBOX_BLOCK_T*)
                                                   (pbDpm + LE16_TO_HOST(HWIF_READ16(ptDevInstance, ptSysChannelInfo->usMailboxStartOffset)));
 80178a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178a2:	330a      	adds	r3, #10
 80178a4:	4619      	mov	r1, r3
 80178a6:	6878      	ldr	r0, [r7, #4]
 80178a8:	f7fd fdab 	bl	8015402 <HwIfRead16>
 80178ac:	4603      	mov	r3, r0
 80178ae:	461a      	mov	r2, r3
 80178b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178b2:	441a      	add	r2, r3
    ptSystemDevice->tSendMbx.ptSendMailboxStart  = (HIL_DPM_SEND_MAILBOX_BLOCK_T*)
 80178b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178b6:	675a      	str	r2, [r3, #116]	@ 0x74

    ptSystemDevice->tSendMbx.ulSendMailboxLength = ulMBXSize -
 80178b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178ba:	1f1a      	subs	r2, r3, #4
 80178bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178be:	679a      	str	r2, [r3, #120]	@ 0x78
                                                   (uint32_t)(sizeof(*(ptSystemDevice->tSendMbx.ptSendMailboxStart)) -
                                                    sizeof(ptSystemDevice->tSendMbx.ptSendMailboxStart->abSendMailbox));

    /* Create receive mailbox */
    ptSystemDevice->tRecvMbx.pvRecvMBXMutex      = pvRecvMBXMutex;
 80178c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80178c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    ptSystemDevice->tRecvMbx.bRecvACKBitoffset   = HSF_RECV_MBX_ACK_BIT_NO;
 80178c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ca:	2205      	movs	r2, #5
 80178cc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    ptSystemDevice->tRecvMbx.ulRecvACKBitmask    = (1 << HSF_RECV_MBX_ACK_BIT_NO);
 80178d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178d2:	2220      	movs	r2, #32
 80178d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    ptSystemDevice->tRecvMbx.ptRecvMailboxStart  = (HIL_DPM_RECV_MAILBOX_BLOCK_T*)( (uint8_t*)(ptSystemDevice->tSendMbx.ptSendMailboxStart) + ulMBXSize);
 80178d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178da:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80178dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178de:	441a      	add	r2, r3
 80178e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    ptSystemDevice->tRecvMbx.ulRecvMailboxLength = ulMBXSize -
 80178e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178e8:	1f1a      	subs	r2, r3, #4
 80178ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                                                   (uint32_t)(sizeof(*(ptSystemDevice->tRecvMbx.ptRecvMailboxStart)) -
                                                    sizeof(ptSystemDevice->tRecvMbx.ptRecvMailboxStart->abRecvMailbox));

    ptSystemDevice->ulDPMChannelLength  = ulSysChannelSize;
 80178f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80178f4:	60da      	str	r2, [r3, #12]

    ptSystemDevice->pvLock              = pvLock;
 80178f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80178fa:	619a      	str	r2, [r3, #24]
    ptSystemDevice->pvInitMutex         = pvInitMutex;
 80178fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017900:	605a      	str	r2, [r3, #4]

    ptSystemDevice->pvDeviceInstance    = (void*)ptDevInstance;
 8017902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017904:	687a      	ldr	r2, [r7, #4]
 8017906:	601a      	str	r2, [r3, #0]

    ptSystemDevice->fIsSysDevice        = 1;
 8017908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801790a:	2201      	movs	r2, #1
 801790c:	621a      	str	r2, [r3, #32]

    /* Read actual Host state, in case they differ from 0 */
    DEV_ReadHostFlags(&ptDevInstance->tSystemDevice, 1);
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	33f4      	adds	r3, #244	@ 0xf4
 8017912:	2101      	movs	r1, #1
 8017914:	4618      	mov	r0, r3
 8017916:	f7fc fcfc 	bl	8014312 <DEV_ReadHostFlags>
    DEV_ReadHandshakeFlags(&ptDevInstance->tSystemDevice, 1, 0);
 801791a:	687b      	ldr	r3, [r7, #4]
 801791c:	33f4      	adds	r3, #244	@ 0xf4
 801791e:	2200      	movs	r2, #0
 8017920:	2101      	movs	r1, #1
 8017922:	4618      	mov	r0, r3
 8017924:	f7fc fd6a 	bl	80143fc <DEV_ReadHandshakeFlags>

    /*--------------------------------------------
      Check if READY is available
    --------------------------------------------*/
    /* Check if system channel is READY before exceuting additional functions on it */
    if (!DEV_WaitForReady_Poll( &ptDevInstance->tSystemDevice, CIFX_TO_FIRMWARE_START))
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	33f4      	adds	r3, #244	@ 0xf4
 801792c:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8017930:	4618      	mov	r0, r3
 8017932:	f7fc fe95 	bl	8014660 <DEV_WaitForReady_Poll>
 8017936:	4603      	mov	r3, r0
 8017938:	2b00      	cmp	r3, #0
 801793a:	d10d      	bne.n	8017958 <cifXCreateSystemDevice+0x334>
    {
      lRet = CIFX_DEV_NOT_READY;
 801793c:	4b27      	ldr	r3, [pc, #156]	@ (80179dc <cifXCreateSystemDevice+0x3b8>)
 801793e:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* READY state not reached */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017940:	4b22      	ldr	r3, [pc, #136]	@ (80179cc <cifXCreateSystemDevice+0x3a8>)
 8017942:	681b      	ldr	r3, [r3, #0]
 8017944:	f003 0308 	and.w	r3, r3, #8
 8017948:	2b00      	cmp	r3, #0
 801794a:	d005      	beq.n	8017958 <cifXCreateSystemDevice+0x334>
      {
        USER_Trace(ptDevInstance,
 801794c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801794e:	4a24      	ldr	r2, [pc, #144]	@ (80179e0 <cifXCreateSystemDevice+0x3bc>)
 8017950:	2108      	movs	r1, #8
 8017952:	6878      	ldr	r0, [r7, #4]
 8017954:	f002 ff27 	bl	801a7a6 <USER_Trace>
                  lRet);
      }
    }

    /* Display actual system state if available */
    if( ptDevInstance->tSystemDevice.usNetxFlags & NSF_ERROR)
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	@ 0x1b2
 801795e:	f003 0302 	and.w	r3, r3, #2
 8017962:	2b00      	cmp	r3, #0
 8017964:	d02b      	beq.n	80179be <cifXCreateSystemDevice+0x39a>
    {
      /* Trace system error */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017966:	4b19      	ldr	r3, [pc, #100]	@ (80179cc <cifXCreateSystemDevice+0x3a8>)
 8017968:	681b      	ldr	r3, [r3, #0]
 801796a:	f003 0308 	and.w	r3, r3, #8
 801796e:	2b00      	cmp	r3, #0
 8017970:	d025      	beq.n	80179be <cifXCreateSystemDevice+0x39a>
      {
        uint32_t                  ulError = 0;
 8017972:	2300      	movs	r3, #0
 8017974:	61fb      	str	r3, [r7, #28]
        HIL_DPM_SYSTEM_CHANNEL_T* ptSysCh = (HIL_DPM_SYSTEM_CHANNEL_T*)ptDevInstance->tSystemDevice.pbDPMChannelStart;
 8017976:	687b      	ldr	r3, [r7, #4]
 8017978:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801797c:	61bb      	str	r3, [r7, #24]

        if(0 != (ulError = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysCh->tSystemState.ulSystemError))))
 801797e:	69bb      	ldr	r3, [r7, #24]
 8017980:	33c8      	adds	r3, #200	@ 0xc8
 8017982:	4619      	mov	r1, r3
 8017984:	6878      	ldr	r0, [r7, #4]
 8017986:	f7fd fd53 	bl	8015430 <HwIfRead32>
 801798a:	61f8      	str	r0, [r7, #28]
 801798c:	69fb      	ldr	r3, [r7, #28]
 801798e:	2b00      	cmp	r3, #0
 8017990:	d005      	beq.n	801799e <cifXCreateSystemDevice+0x37a>
        {
          USER_Trace(ptDevInstance,
 8017992:	69fb      	ldr	r3, [r7, #28]
 8017994:	4a13      	ldr	r2, [pc, #76]	@ (80179e4 <cifXCreateSystemDevice+0x3c0>)
 8017996:	2108      	movs	r1, #8
 8017998:	6878      	ldr	r0, [r7, #4]
 801799a:	f002 ff04 	bl	801a7a6 <USER_Trace>
                      TRACE_LEVEL_ERROR,
                      "System error information, (SystemError=0x%08X)!",
                      ulError);
        }

        if( 0 != (ulError = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysCh->tSystemState.ulSystemStatus))))
 801799e:	69bb      	ldr	r3, [r7, #24]
 80179a0:	33c4      	adds	r3, #196	@ 0xc4
 80179a2:	4619      	mov	r1, r3
 80179a4:	6878      	ldr	r0, [r7, #4]
 80179a6:	f7fd fd43 	bl	8015430 <HwIfRead32>
 80179aa:	61f8      	str	r0, [r7, #28]
 80179ac:	69fb      	ldr	r3, [r7, #28]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d005      	beq.n	80179be <cifXCreateSystemDevice+0x39a>
        {
          USER_Trace(ptDevInstance,
 80179b2:	69fb      	ldr	r3, [r7, #28]
 80179b4:	4a0c      	ldr	r2, [pc, #48]	@ (80179e8 <cifXCreateSystemDevice+0x3c4>)
 80179b6:	2108      	movs	r1, #8
 80179b8:	6878      	ldr	r0, [r7, #4]
 80179ba:	f002 fef4 	bl	801a7a6 <USER_Trace>
        }
      }
    }
  }

  return lRet;  /*lint !e438 : Last value assigned not used */
 80179be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 80179c0:	4618      	mov	r0, r3
 80179c2:	3750      	adds	r7, #80	@ 0x50
 80179c4:	46bd      	mov	sp, r7
 80179c6:	bd80      	pop	{r7, pc}
 80179c8:	200072cc 	.word	0x200072cc
 80179cc:	20000080 	.word	0x20000080
 80179d0:	08021f24 	.word	0x08021f24
 80179d4:	200072c8 	.word	0x200072c8
 80179d8:	200072d8 	.word	0x200072d8
 80179dc:	800c0011 	.word	0x800c0011
 80179e0:	0802197c 	.word	0x0802197c
 80179e4:	08021d74 	.word	0x08021d74
 80179e8:	08021da4 	.word	0x08021da4

080179ec <cifXReadChannelLayout>:
*   \param ptChannel     Instance to channel, the layout it saved to
*   \param ulNumOfBlocks Number of blocks to read from this channel
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXReadChannelLayout(PDEVICEINSTANCE ptDevInstance, PCHANNELINSTANCE ptChannel, uint32_t ulNumOfBlocks)
{
 80179ec:	b590      	push	{r4, r7, lr}
 80179ee:	b0af      	sub	sp, #188	@ 0xbc
 80179f0:	af04      	add	r7, sp, #16
 80179f2:	60f8      	str	r0, [r7, #12]
 80179f4:	60b9      	str	r1, [r7, #8]
 80179f6:	607a      	str	r2, [r7, #4]
  int32_t  lRet        = CIFX_NO_ERROR;
 80179f8:	2300      	movs	r3, #0
 80179fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t ulIdx       = 0;
 80179fe:	2300      	movs	r3, #0
 8017a00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  uint32_t ulPacketIdx = 0;
 8017a04:	2300      	movs	r3, #0
 8017a06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

  HIL_DPM_GET_BLOCK_INFO_REQ_T tSendPkt;
  HIL_DPM_GET_BLOCK_INFO_CNF_T tRecvPkt;

  OS_Memset(&tSendPkt, 0, sizeof(tSendPkt));
 8017a0a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8017a0e:	2230      	movs	r2, #48	@ 0x30
 8017a10:	2100      	movs	r1, #0
 8017a12:	4618      	mov	r0, r3
 8017a14:	f7f8 f996 	bl	800fd44 <OS_Memset>
  OS_Memset(&tRecvPkt, 0, sizeof(tRecvPkt));
 8017a18:	f107 0314 	add.w	r3, r7, #20
 8017a1c:	2244      	movs	r2, #68	@ 0x44
 8017a1e:	2100      	movs	r1, #0
 8017a20:	4618      	mov	r0, r3
 8017a22:	f7f8 f98f 	bl	800fd44 <OS_Memset>

  if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017a26:	4bae      	ldr	r3, [pc, #696]	@ (8017ce0 <cifXReadChannelLayout+0x2f4>)
 8017a28:	681b      	ldr	r3, [r3, #0]
 8017a2a:	f003 0301 	and.w	r3, r3, #1
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d016      	beq.n	8017a60 <cifXReadChannelLayout+0x74>
  {
    USER_Trace(ptDevInstance,
 8017a32:	68bb      	ldr	r3, [r7, #8]
 8017a34:	6919      	ldr	r1, [r3, #16]
                TRACE_LEVEL_DEBUG,
                "Reading Channel Info on Channel#%d (DPM Start Offset=0x%08X Length=0x%08X)",
                ptChannel->ulChannelNumber,
                (uint32_t)(ptChannel->pbDPMChannelStart - ptDevInstance->pbDPM),
 8017a36:	68bb      	ldr	r3, [r7, #8]
 8017a38:	689a      	ldr	r2, [r3, #8]
 8017a3a:	68fb      	ldr	r3, [r7, #12]
 8017a3c:	6a1b      	ldr	r3, [r3, #32]
 8017a3e:	1ad3      	subs	r3, r2, r3
    USER_Trace(ptDevInstance,
 8017a40:	461a      	mov	r2, r3
 8017a42:	68bb      	ldr	r3, [r7, #8]
 8017a44:	68db      	ldr	r3, [r3, #12]
 8017a46:	9301      	str	r3, [sp, #4]
 8017a48:	9200      	str	r2, [sp, #0]
 8017a4a:	460b      	mov	r3, r1
 8017a4c:	4aa5      	ldr	r2, [pc, #660]	@ (8017ce4 <cifXReadChannelLayout+0x2f8>)
 8017a4e:	2101      	movs	r1, #1
 8017a50:	68f8      	ldr	r0, [r7, #12]
 8017a52:	f002 fea8 	bl	801a7a6 <USER_Trace>
                ptChannel->ulDPMChannelLength);

    USER_Trace(ptDevInstance,
 8017a56:	4aa4      	ldr	r2, [pc, #656]	@ (8017ce8 <cifXReadChannelLayout+0x2fc>)
 8017a58:	2101      	movs	r1, #1
 8017a5a:	68f8      	ldr	r0, [r7, #12]
 8017a5c:	f002 fea3 	bl	801a7a6 <USER_Trace>
                "-------------------------------------------------------------------------");
  }

  /* Read the information for the given block ID */
  /* Create subblock read request packet */
  tSendPkt.tHead.ulSrc  = HOST_TO_LE32(ptDevInstance->ulPhysicalAddress);
 8017a60:	68fb      	ldr	r3, [r7, #12]
 8017a62:	681b      	ldr	r3, [r3, #0]
 8017a64:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tSendPkt.tHead.ulDest = HOST_TO_LE32(HIL_PACKET_DEST_SYSTEM);
 8017a66:	2300      	movs	r3, #0
 8017a68:	65bb      	str	r3, [r7, #88]	@ 0x58
  tSendPkt.tHead.ulLen  = HOST_TO_LE32(sizeof(tSendPkt.tData));
 8017a6a:	2308      	movs	r3, #8
 8017a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
  tSendPkt.tHead.ulCmd  = HOST_TO_LE32(HIL_DPM_GET_BLOCK_INFO_REQ);
 8017a6e:	f641 63f8 	movw	r3, #7928	@ 0x1ef8
 8017a72:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Read subblock information */
  for ( ulIdx = 0; ulIdx < ulNumOfBlocks; ulIdx++)
 8017a74:	2300      	movs	r3, #0
 8017a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8017a7a:	f000 bc52 	b.w	8018322 <cifXReadChannelLayout+0x936>
  {
    /* Insert subblock request packet data */
    ++ulPacketIdx;
 8017a7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017a82:	3301      	adds	r3, #1
 8017a84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    tSendPkt.tHead.ulId             = HOST_TO_LE32(ulPacketIdx);            /* Insert Packet number */
 8017a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* Insert subblock request packet data */
    tSendPkt.tData.ulAreaIndex      = HOST_TO_LE32(ptChannel->ulBlockID);
 8017a8e:	68bb      	ldr	r3, [r7, #8]
 8017a90:	695b      	ldr	r3, [r3, #20]
 8017a92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    tSendPkt.tData.ulSubblockIndex  = HOST_TO_LE32(ulIdx);                  /* Insert Block index into packet */
 8017a96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8017a9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    /* Transfer request */
    if ( (lRet = DEV_TransferPacket( &ptDevInstance->tSystemDevice,
 8017a9e:	68fb      	ldr	r3, [r7, #12]
 8017aa0:	f103 00f4 	add.w	r0, r3, #244	@ 0xf4
 8017aa4:	f107 0214 	add.w	r2, r7, #20
 8017aa8:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8017aac:	2300      	movs	r3, #0
 8017aae:	9302      	str	r3, [sp, #8]
 8017ab0:	2300      	movs	r3, #0
 8017ab2:	9301      	str	r3, [sp, #4]
 8017ab4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8017ab8:	9300      	str	r3, [sp, #0]
 8017aba:	2344      	movs	r3, #68	@ 0x44
 8017abc:	f7fc fa00 	bl	8013ec0 <DEV_TransferPacket>
 8017ac0:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
 8017ac4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8017ac8:	2b00      	cmp	r3, #0
 8017aca:	d015      	beq.n	8017af8 <cifXReadChannelLayout+0x10c>
                                     CIFX_TO_SEND_PACKET,
                                     NULL,
                                     NULL)) != CIFX_NO_ERROR)
    {
      /* Display errors */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017acc:	4b84      	ldr	r3, [pc, #528]	@ (8017ce0 <cifXReadChannelLayout+0x2f4>)
 8017ace:	681b      	ldr	r3, [r3, #0]
 8017ad0:	f003 0308 	and.w	r3, r3, #8
 8017ad4:	2b00      	cmp	r3, #0
 8017ad6:	f000 841f 	beq.w	8018318 <cifXReadChannelLayout+0x92c>
      {
        USER_Trace(ptDevInstance,
 8017ada:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8017ade:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8017ae2:	9201      	str	r2, [sp, #4]
 8017ae4:	9300      	str	r3, [sp, #0]
 8017ae6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8017aea:	4a80      	ldr	r2, [pc, #512]	@ (8017cec <cifXReadChannelLayout+0x300>)
 8017aec:	2108      	movs	r1, #8
 8017aee:	68f8      	ldr	r0, [r7, #12]
 8017af0:	f002 fe59 	bl	801a7a6 <USER_Trace>
 8017af4:	f000 bc10 	b.w	8018318 <cifXReadChannelLayout+0x92c>
                  "Error reading subblock information, Error: 0x%08X  (AreaIndex=%d, SubblockIndex=%d)",
                  lRet,
                  LE32_TO_HOST(tSendPkt.tData.ulAreaIndex),
                  LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex));
      }
    } else if ( SUCCESS_HIL_OK != LE32_TO_HOST(tRecvPkt.tHead.ulSta))
 8017af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d014      	beq.n	8017b28 <cifXReadChannelLayout+0x13c>
    {
      /* Display errors */
      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017afe:	4b78      	ldr	r3, [pc, #480]	@ (8017ce0 <cifXReadChannelLayout+0x2f4>)
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	f003 0308 	and.w	r3, r3, #8
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	f000 8406 	beq.w	8018318 <cifXReadChannelLayout+0x92c>
      {
        USER_Trace(ptDevInstance,
 8017b0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017b0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8017b12:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8017b16:	9201      	str	r2, [sp, #4]
 8017b18:	9300      	str	r3, [sp, #0]
 8017b1a:	460b      	mov	r3, r1
 8017b1c:	4a74      	ldr	r2, [pc, #464]	@ (8017cf0 <cifXReadChannelLayout+0x304>)
 8017b1e:	2108      	movs	r1, #8
 8017b20:	68f8      	ldr	r0, [r7, #12]
 8017b22:	f002 fe40 	bl	801a7a6 <USER_Trace>
 8017b26:	e3f7      	b.n	8018318 <cifXReadChannelLayout+0x92c>
    } else
    {
      /*--------------------------------------------------------*/
      /* Check block information and create corresponding areas */
      /*--------------------------------------------------------*/
      switch(LE32_TO_HOST(tRecvPkt.tData.ulType) & HIL_BLOCK_MASK)
 8017b28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017b2a:	b2db      	uxtb	r3, r3
 8017b2c:	2b08      	cmp	r3, #8
 8017b2e:	f200 83cf 	bhi.w	80182d0 <cifXReadChannelLayout+0x8e4>
 8017b32:	a201      	add	r2, pc, #4	@ (adr r2, 8017b38 <cifXReadChannelLayout+0x14c>)
 8017b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b38:	08017b5d 	.word	0x08017b5d
 8017b3c:	08017b5d 	.word	0x08017b5d
 8017b40:	08017b87 	.word	0x08017b87
 8017b44:	08017b87 	.word	0x08017b87
 8017b48:	08017f17 	.word	0x08017f17
 8017b4c:	080180b7 	.word	0x080180b7
 8017b50:	08018107 	.word	0x08018107
 8017b54:	08018157 	.word	0x08018157
 8017b58:	080181a7 	.word	0x080181a7
        /* Block types not supported */
        /*---------------------------*/
        case HIL_BLOCK_UNDEFINED:
        case HIL_BLOCK_UNKNOWN:

        if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017b5c:	4b60      	ldr	r3, [pc, #384]	@ (8017ce0 <cifXReadChannelLayout+0x2f4>)
 8017b5e:	681b      	ldr	r3, [r3, #0]
 8017b60:	f003 0301 	and.w	r3, r3, #1
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	f000 83cc 	beq.w	8018302 <cifXReadChannelLayout+0x916>
        {
          USER_Trace(ptDevInstance,
 8017b6a:	68bb      	ldr	r3, [r7, #8]
 8017b6c:	6919      	ldr	r1, [r3, #16]
 8017b6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017b72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017b74:	9201      	str	r2, [sp, #4]
 8017b76:	9300      	str	r3, [sp, #0]
 8017b78:	460b      	mov	r3, r1
 8017b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8017cf4 <cifXReadChannelLayout+0x308>)
 8017b7c:	2101      	movs	r1, #1
 8017b7e:	68f8      	ldr	r0, [r7, #12]
 8017b80:	f002 fe11 	bl	801a7a6 <USER_Trace>
                    "Undefined/Unknown subblock type (Channel=%d, Block=%d, Type=0x%08X)",
                    ptChannel->ulChannelNumber,
                    LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                    LE32_TO_HOST(tRecvPkt.tData.ulType));
        }
        break;
 8017b84:	e3bd      	b.n	8018302 <cifXReadChannelLayout+0x916>
        /* Create DATA image block   */
        /*---------------------------*/
        case HIL_BLOCK_DATA_IMAGE:
        case HIL_BLOCK_DATA_IMAGE_HI_PRIO:
        {
          switch(LE16_TO_HOST(tRecvPkt.tData.usFlags) & HIL_DIRECTION_MASK)
 8017b86:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8017b8a:	f003 030f 	and.w	r3, r3, #15
 8017b8e:	2b01      	cmp	r3, #1
 8017b90:	f000 80de 	beq.w	8017d50 <cifXReadChannelLayout+0x364>
 8017b94:	2b02      	cmp	r3, #2
 8017b96:	f040 81a1 	bne.w	8017edc <cifXReadChannelLayout+0x4f0>
          {
            /* Output Data image */
            case HIL_DIRECTION_OUT:
            {
              PIOINSTANCE ptIOOutputInstance = (PIOINSTANCE)OS_Memalloc(sizeof(*ptIOOutputInstance));
 8017b9a:	2020      	movs	r0, #32
 8017b9c:	f7f8 f8ad 	bl	800fcfa <OS_Memalloc>
 8017ba0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
              void*       pvMutex            = NULL;
 8017ba4:	2300      	movs	r3, #0
 8017ba6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

              if (NULL == ptIOOutputInstance           ||
 8017baa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d007      	beq.n	8017bc2 <cifXReadChannelLayout+0x1d6>
                  NULL == (pvMutex = OS_CreateMutex()) )
 8017bb2:	f7f8 f9c4 	bl	800ff3e <OS_CreateMutex>
 8017bb6:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
              if (NULL == ptIOOutputInstance           ||
 8017bba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d11d      	bne.n	8017bfe <cifXReadChannelLayout+0x212>
              {
                lRet = CIFX_INVALID_POINTER;
 8017bc2:	4b4d      	ldr	r3, [pc, #308]	@ (8017cf8 <cifXReadChannelLayout+0x30c>)
 8017bc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                OS_Memfree(ptIOOutputInstance);
 8017bc8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8017bcc:	f7f8 f8a1 	bl	800fd12 <OS_Memfree>
                OS_DeleteMutex(pvMutex);
 8017bd0:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8017bd4:	f7f8 f9e6 	bl	800ffa4 <OS_DeleteMutex>
                ptIOOutputInstance = NULL;
 8017bd8:	2300      	movs	r3, #0
 8017bda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                pvMutex            = NULL;
 8017bde:	2300      	movs	r3, #0
 8017be0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017be4:	4b3e      	ldr	r3, [pc, #248]	@ (8017ce0 <cifXReadChannelLayout+0x2f4>)
 8017be6:	681b      	ldr	r3, [r3, #0]
 8017be8:	f003 0308 	and.w	r3, r3, #8
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	f000 80ae 	beq.w	8017d4e <cifXReadChannelLayout+0x362>
                {
                  USER_Trace(ptDevInstance,
 8017bf2:	4a42      	ldr	r2, [pc, #264]	@ (8017cfc <cifXReadChannelLayout+0x310>)
 8017bf4:	2108      	movs	r1, #8
 8017bf6:	68f8      	ldr	r0, [r7, #12]
 8017bf8:	f002 fdd5 	bl	801a7a6 <USER_Trace>
                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017bfc:	e0a7      	b.n	8017d4e <cifXReadChannelLayout+0x362>
                            "Error creating IO output instance buffer!");
                }

              } else
              {
                OS_Memset(ptIOOutputInstance, 0, sizeof(*ptIOOutputInstance));
 8017bfe:	2220      	movs	r2, #32
 8017c00:	2100      	movs	r1, #0
 8017c02:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8017c06:	f7f8 f89d 	bl	800fd44 <OS_Memset>

                ptIOOutputInstance->pbDPMAreaStart  = ptChannel->pbDPMChannelStart + LE32_TO_HOST(tRecvPkt.tData.ulOffset);
 8017c0a:	68bb      	ldr	r3, [r7, #8]
 8017c0c:	689a      	ldr	r2, [r3, #8]
 8017c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017c10:	441a      	add	r2, r3
 8017c12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c16:	601a      	str	r2, [r3, #0]
                ptIOOutputInstance->ulDPMAreaLength = LE32_TO_HOST(tRecvPkt.tData.ulSize);
 8017c18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017c1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c1e:	605a      	str	r2, [r3, #4]
                ptIOOutputInstance->bHandshakeBit   = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 8017c20:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8017c24:	b2da      	uxtb	r2, r3
 8017c26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c2a:	721a      	strb	r2, [r3, #8]
                ptIOOutputInstance->usHandshakeMode = LE16_TO_HOST(tRecvPkt.tData.usHandshakeMode);
 8017c2c:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8017c30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c34:	815a      	strh	r2, [r3, #10]

                if((LE32_TO_HOST(tRecvPkt.tData.ulType) & HIL_BLOCK_MASK) == HIL_BLOCK_DATA_IMAGE)
 8017c36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017c38:	b2db      	uxtb	r3, r3
 8017c3a:	2b02      	cmp	r3, #2
 8017c3c:	d104      	bne.n	8017c48 <cifXReadChannelLayout+0x25c>
                  ptIOOutputInstance->ulNotifyEvent = CIFX_NOTIFY_PD0_OUT;
 8017c3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c42:	2205      	movs	r2, #5
 8017c44:	615a      	str	r2, [r3, #20]
 8017c46:	e003      	b.n	8017c50 <cifXReadChannelLayout+0x264>
                else
                  ptIOOutputInstance->ulNotifyEvent = CIFX_NOTIFY_PD1_OUT;
 8017c48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c4c:	2206      	movs	r2, #6
 8017c4e:	615a      	str	r2, [r3, #20]

                /* Create area mutex object */
                ptIOOutputInstance->pvMutex = pvMutex;
 8017c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c54:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8017c58:	611a      	str	r2, [r3, #16]

                switch(ptIOOutputInstance->usHandshakeMode)
 8017c5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c5e:	895b      	ldrh	r3, [r3, #10]
 8017c60:	2b02      	cmp	r3, #2
 8017c62:	d002      	beq.n	8017c6a <cifXReadChannelLayout+0x27e>
 8017c64:	2b04      	cmp	r3, #4
 8017c66:	d005      	beq.n	8017c74 <cifXReadChannelLayout+0x288>
 8017c68:	e009      	b.n	8017c7e <cifXReadChannelLayout+0x292>
                {
                  case HIL_IO_MODE_BUFF_DEV_CTRL:
                    ptIOOutputInstance->bHandshakeBitState = HIL_FLAGS_NOT_EQUAL;
 8017c6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c6e:	2201      	movs	r2, #1
 8017c70:	731a      	strb	r2, [r3, #12]
                  break;
 8017c72:	e009      	b.n	8017c88 <cifXReadChannelLayout+0x29c>

                  case HIL_IO_MODE_BUFF_HST_CTRL:
                    ptIOOutputInstance->bHandshakeBitState = HIL_FLAGS_EQUAL;
 8017c74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c78:	2200      	movs	r2, #0
 8017c7a:	731a      	strb	r2, [r3, #12]
                  break;
 8017c7c:	e004      	b.n	8017c88 <cifXReadChannelLayout+0x29c>

                  default:
                    /* Unknown or non handshake */
                    ptIOOutputInstance->bHandshakeBitState = HIL_FLAGS_NONE;
 8017c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017c82:	22ff      	movs	r2, #255	@ 0xff
 8017c84:	731a      	strb	r2, [r3, #12]
                  break;
 8017c86:	bf00      	nop
                }

                ++ptChannel->ulIOOutputAreas;
 8017c88:	68bb      	ldr	r3, [r7, #8]
 8017c8a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8017c8e:	1c5a      	adds	r2, r3, #1
 8017c90:	68bb      	ldr	r3, [r7, #8]
 8017c92:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
                ptChannel->pptIOOutputAreas = (PIOINSTANCE*)OS_Memrealloc(ptChannel->pptIOOutputAreas,
 8017c96:	68bb      	ldr	r3, [r7, #8]
 8017c98:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
                                                                          ptChannel->ulIOOutputAreas * (uint32_t)sizeof(ptIOOutputInstance));
 8017c9c:	68bb      	ldr	r3, [r7, #8]
 8017c9e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
                ptChannel->pptIOOutputAreas = (PIOINSTANCE*)OS_Memrealloc(ptChannel->pptIOOutputAreas,
 8017ca2:	009b      	lsls	r3, r3, #2
 8017ca4:	4619      	mov	r1, r3
 8017ca6:	4610      	mov	r0, r2
 8017ca8:	f7f8 f83e 	bl	800fd28 <OS_Memrealloc>
 8017cac:	4602      	mov	r2, r0
 8017cae:	68bb      	ldr	r3, [r7, #8]
 8017cb0:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

                if (NULL == ptChannel->pptIOOutputAreas)
 8017cb4:	68bb      	ldr	r3, [r7, #8]
 8017cb6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8017cba:	2b00      	cmp	r3, #0
 8017cbc:	d122      	bne.n	8017d04 <cifXReadChannelLayout+0x318>
                {
                  lRet = CIFX_INVALID_POINTER;
 8017cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8017cf8 <cifXReadChannelLayout+0x30c>)
 8017cc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                  if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017cc4:	4b06      	ldr	r3, [pc, #24]	@ (8017ce0 <cifXReadChannelLayout+0x2f4>)
 8017cc6:	681b      	ldr	r3, [r3, #0]
 8017cc8:	f003 0308 	and.w	r3, r3, #8
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	f000 811c 	beq.w	8017f0a <cifXReadChannelLayout+0x51e>
                  {
                    USER_Trace(ptDevInstance,
 8017cd2:	4a0b      	ldr	r2, [pc, #44]	@ (8017d00 <cifXReadChannelLayout+0x314>)
 8017cd4:	2108      	movs	r1, #8
 8017cd6:	68f8      	ldr	r0, [r7, #12]
 8017cd8:	f002 fd65 	bl	801a7a6 <USER_Trace>
                              LE32_TO_HOST(tRecvPkt.tData.ulSize));
                  }
                }
              }
            } /*lint !e438 !e593 : Last value assigned not used / ptIOOutputInstance not freed */
            break;
 8017cdc:	e115      	b.n	8017f0a <cifXReadChannelLayout+0x51e>
 8017cde:	bf00      	nop
 8017ce0:	20000080 	.word	0x20000080
 8017ce4:	08021f70 	.word	0x08021f70
 8017ce8:	08021fbc 	.word	0x08021fbc
 8017cec:	08022008 	.word	0x08022008
 8017cf0:	0802205c 	.word	0x0802205c
 8017cf4:	080220c8 	.word	0x080220c8
 8017cf8:	800a0001 	.word	0x800a0001
 8017cfc:	0802210c 	.word	0x0802210c
 8017d00:	08022138 	.word	0x08022138
                  ptChannel->pptIOOutputAreas[ptChannel->ulIOOutputAreas - 1] = ptIOOutputInstance;
 8017d04:	68bb      	ldr	r3, [r7, #8]
 8017d06:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 8017d0a:	68bb      	ldr	r3, [r7, #8]
 8017d0c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8017d10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8017d14:	3b01      	subs	r3, #1
 8017d16:	009b      	lsls	r3, r3, #2
 8017d18:	4413      	add	r3, r2
 8017d1a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8017d1e:	601a      	str	r2, [r3, #0]
                  if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017d20:	4ba7      	ldr	r3, [pc, #668]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	f003 0301 	and.w	r3, r3, #1
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	f000 80ee 	beq.w	8017f0a <cifXReadChannelLayout+0x51e>
                    USER_Trace(ptDevInstance,
 8017d2e:	68bb      	ldr	r3, [r7, #8]
 8017d30:	6918      	ldr	r0, [r3, #16]
 8017d32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017d36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017d38:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8017d3a:	9102      	str	r1, [sp, #8]
 8017d3c:	9201      	str	r2, [sp, #4]
 8017d3e:	9300      	str	r3, [sp, #0]
 8017d40:	4603      	mov	r3, r0
 8017d42:	4aa0      	ldr	r2, [pc, #640]	@ (8017fc4 <cifXReadChannelLayout+0x5d8>)
 8017d44:	2101      	movs	r1, #1
 8017d46:	68f8      	ldr	r0, [r7, #12]
 8017d48:	f002 fd2d 	bl	801a7a6 <USER_Trace>
            break;
 8017d4c:	e0dd      	b.n	8017f0a <cifXReadChannelLayout+0x51e>
 8017d4e:	e0dc      	b.n	8017f0a <cifXReadChannelLayout+0x51e>

            /* Input Data image          */
            case HIL_DIRECTION_IN:
            {
              PIOINSTANCE ptIOInputInstance = (PIOINSTANCE)OS_Memalloc(sizeof(*ptIOInputInstance));
 8017d50:	2020      	movs	r0, #32
 8017d52:	f7f7 ffd2 	bl	800fcfa <OS_Memalloc>
 8017d56:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
              void*       pvMutex           = NULL;
 8017d5a:	2300      	movs	r3, #0
 8017d5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

              if (NULL == ptIOInputInstance            ||
 8017d60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d007      	beq.n	8017d78 <cifXReadChannelLayout+0x38c>
                  NULL == (pvMutex = OS_CreateMutex()) )
 8017d68:	f7f8 f8e9 	bl	800ff3e <OS_CreateMutex>
 8017d6c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
              if (NULL == ptIOInputInstance            ||
 8017d70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d11d      	bne.n	8017db4 <cifXReadChannelLayout+0x3c8>
              {
                lRet = CIFX_INVALID_POINTER;
 8017d78:	4b93      	ldr	r3, [pc, #588]	@ (8017fc8 <cifXReadChannelLayout+0x5dc>)
 8017d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                OS_Memfree(ptIOInputInstance);
 8017d7e:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8017d82:	f7f7 ffc6 	bl	800fd12 <OS_Memfree>
                OS_DeleteMutex(pvMutex);
 8017d86:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017d8a:	f7f8 f90b 	bl	800ffa4 <OS_DeleteMutex>
                ptIOInputInstance = NULL;
 8017d8e:	2300      	movs	r3, #0
 8017d90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                pvMutex           = NULL;
 8017d94:	2300      	movs	r3, #0
 8017d96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017d9a:	4b89      	ldr	r3, [pc, #548]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017d9c:	681b      	ldr	r3, [r3, #0]
 8017d9e:	f003 0308 	and.w	r3, r3, #8
 8017da2:	2b00      	cmp	r3, #0
 8017da4:	f000 8099 	beq.w	8017eda <cifXReadChannelLayout+0x4ee>
                {
                  USER_Trace(ptDevInstance,
 8017da8:	4a88      	ldr	r2, [pc, #544]	@ (8017fcc <cifXReadChannelLayout+0x5e0>)
 8017daa:	2108      	movs	r1, #8
 8017dac:	68f8      	ldr	r0, [r7, #12]
 8017dae:	f002 fcfa 	bl	801a7a6 <USER_Trace>
                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017db2:	e092      	b.n	8017eda <cifXReadChannelLayout+0x4ee>
                            "Error creating IO input instance buffer!");
                }

              } else
              {
                OS_Memset(ptIOInputInstance, 0, sizeof(*ptIOInputInstance));
 8017db4:	2220      	movs	r2, #32
 8017db6:	2100      	movs	r1, #0
 8017db8:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8017dbc:	f7f7 ffc2 	bl	800fd44 <OS_Memset>

                ptIOInputInstance->pbDPMAreaStart  = ptChannel->pbDPMChannelStart + LE32_TO_HOST(tRecvPkt.tData.ulOffset);
 8017dc0:	68bb      	ldr	r3, [r7, #8]
 8017dc2:	689a      	ldr	r2, [r3, #8]
 8017dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017dc6:	441a      	add	r2, r3
 8017dc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017dcc:	601a      	str	r2, [r3, #0]
                ptIOInputInstance->ulDPMAreaLength = LE32_TO_HOST(tRecvPkt.tData.ulSize);
 8017dce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017dd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017dd4:	605a      	str	r2, [r3, #4]
                ptIOInputInstance->bHandshakeBit   = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 8017dd6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8017dda:	b2da      	uxtb	r2, r3
 8017ddc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017de0:	721a      	strb	r2, [r3, #8]
                ptIOInputInstance->usHandshakeMode = LE16_TO_HOST(tRecvPkt.tData.usHandshakeMode);
 8017de2:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8017de6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017dea:	815a      	strh	r2, [r3, #10]

                if((LE32_TO_HOST(tRecvPkt.tData.ulType) & HIL_BLOCK_MASK) == HIL_BLOCK_DATA_IMAGE)
 8017dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017dee:	b2db      	uxtb	r3, r3
 8017df0:	2b02      	cmp	r3, #2
 8017df2:	d104      	bne.n	8017dfe <cifXReadChannelLayout+0x412>
                  ptIOInputInstance->ulNotifyEvent = CIFX_NOTIFY_PD0_IN;
 8017df4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017df8:	2203      	movs	r2, #3
 8017dfa:	615a      	str	r2, [r3, #20]
 8017dfc:	e003      	b.n	8017e06 <cifXReadChannelLayout+0x41a>
                else
                  ptIOInputInstance->ulNotifyEvent = CIFX_NOTIFY_PD1_IN;
 8017dfe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017e02:	2204      	movs	r2, #4
 8017e04:	615a      	str	r2, [r3, #20]

                /* Create area mutex object */
                ptIOInputInstance->pvMutex = pvMutex;
 8017e06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017e0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8017e0e:	611a      	str	r2, [r3, #16]

                switch(ptIOInputInstance->usHandshakeMode)
 8017e10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017e14:	895b      	ldrh	r3, [r3, #10]
 8017e16:	2b02      	cmp	r3, #2
 8017e18:	d002      	beq.n	8017e20 <cifXReadChannelLayout+0x434>
 8017e1a:	2b04      	cmp	r3, #4
 8017e1c:	d005      	beq.n	8017e2a <cifXReadChannelLayout+0x43e>
 8017e1e:	e009      	b.n	8017e34 <cifXReadChannelLayout+0x448>
                {
                  case HIL_IO_MODE_BUFF_DEV_CTRL:
                    ptIOInputInstance->bHandshakeBitState = HIL_FLAGS_NOT_EQUAL;
 8017e20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017e24:	2201      	movs	r2, #1
 8017e26:	731a      	strb	r2, [r3, #12]
                  break;
 8017e28:	e009      	b.n	8017e3e <cifXReadChannelLayout+0x452>

                  case HIL_IO_MODE_BUFF_HST_CTRL:
                    ptIOInputInstance->bHandshakeBitState = HIL_FLAGS_EQUAL;
 8017e2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017e2e:	2200      	movs	r2, #0
 8017e30:	731a      	strb	r2, [r3, #12]
                  break;
 8017e32:	e004      	b.n	8017e3e <cifXReadChannelLayout+0x452>

                  default:
                    /* Unknown or non handshake */
                    ptIOInputInstance->bHandshakeBitState = HIL_FLAGS_NONE;
 8017e34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017e38:	22ff      	movs	r2, #255	@ 0xff
 8017e3a:	731a      	strb	r2, [r3, #12]
                  break;
 8017e3c:	bf00      	nop
                }

                ++ptChannel->ulIOInputAreas;
 8017e3e:	68bb      	ldr	r3, [r7, #8]
 8017e40:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8017e44:	1c5a      	adds	r2, r3, #1
 8017e46:	68bb      	ldr	r3, [r7, #8]
 8017e48:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
                ptChannel->pptIOInputAreas = (PIOINSTANCE*)OS_Memrealloc(ptChannel->pptIOInputAreas,
 8017e4c:	68bb      	ldr	r3, [r7, #8]
 8017e4e:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
                                                                         ptChannel->ulIOInputAreas * (uint32_t)sizeof(ptIOInputInstance));
 8017e52:	68bb      	ldr	r3, [r7, #8]
 8017e54:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
                ptChannel->pptIOInputAreas = (PIOINSTANCE*)OS_Memrealloc(ptChannel->pptIOInputAreas,
 8017e58:	009b      	lsls	r3, r3, #2
 8017e5a:	4619      	mov	r1, r3
 8017e5c:	4610      	mov	r0, r2
 8017e5e:	f7f7 ff63 	bl	800fd28 <OS_Memrealloc>
 8017e62:	4602      	mov	r2, r0
 8017e64:	68bb      	ldr	r3, [r7, #8]
 8017e66:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

                if (NULL == ptChannel->pptIOInputAreas)
 8017e6a:	68bb      	ldr	r3, [r7, #8]
 8017e6c:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d10e      	bne.n	8017e92 <cifXReadChannelLayout+0x4a6>
                {
                  lRet = CIFX_INVALID_POINTER;
 8017e74:	4b54      	ldr	r3, [pc, #336]	@ (8017fc8 <cifXReadChannelLayout+0x5dc>)
 8017e76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                  if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017e7a:	4b51      	ldr	r3, [pc, #324]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017e7c:	681b      	ldr	r3, [r3, #0]
 8017e7e:	f003 0308 	and.w	r3, r3, #8
 8017e82:	2b00      	cmp	r3, #0
 8017e84:	d043      	beq.n	8017f0e <cifXReadChannelLayout+0x522>
                  {
                    USER_Trace(ptDevInstance,
 8017e86:	4a52      	ldr	r2, [pc, #328]	@ (8017fd0 <cifXReadChannelLayout+0x5e4>)
 8017e88:	2108      	movs	r1, #8
 8017e8a:	68f8      	ldr	r0, [r7, #12]
 8017e8c:	f002 fc8b 	bl	801a7a6 <USER_Trace>
                              LE32_TO_HOST(tRecvPkt.tData.ulSize));
                  }
                }
              }
            }  /*lint !e438 !e593 : Last value assigned not used / ptIOOutputInstance not freed */
            break;
 8017e90:	e03d      	b.n	8017f0e <cifXReadChannelLayout+0x522>
                  ptChannel->pptIOInputAreas[ptChannel->ulIOInputAreas- 1] = ptIOInputInstance;
 8017e92:	68bb      	ldr	r3, [r7, #8]
 8017e94:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 8017e98:	68bb      	ldr	r3, [r7, #8]
 8017e9a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8017e9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8017ea2:	3b01      	subs	r3, #1
 8017ea4:	009b      	lsls	r3, r3, #2
 8017ea6:	4413      	add	r3, r2
 8017ea8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8017eac:	601a      	str	r2, [r3, #0]
                  if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017eae:	4b44      	ldr	r3, [pc, #272]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017eb0:	681b      	ldr	r3, [r3, #0]
 8017eb2:	f003 0301 	and.w	r3, r3, #1
 8017eb6:	2b00      	cmp	r3, #0
 8017eb8:	d029      	beq.n	8017f0e <cifXReadChannelLayout+0x522>
                    USER_Trace(ptDevInstance,
 8017eba:	68bb      	ldr	r3, [r7, #8]
 8017ebc:	6918      	ldr	r0, [r3, #16]
 8017ebe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017ec2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017ec4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8017ec6:	9102      	str	r1, [sp, #8]
 8017ec8:	9201      	str	r2, [sp, #4]
 8017eca:	9300      	str	r3, [sp, #0]
 8017ecc:	4603      	mov	r3, r0
 8017ece:	4a41      	ldr	r2, [pc, #260]	@ (8017fd4 <cifXReadChannelLayout+0x5e8>)
 8017ed0:	2101      	movs	r1, #1
 8017ed2:	68f8      	ldr	r0, [r7, #12]
 8017ed4:	f002 fc67 	bl	801a7a6 <USER_Trace>
            break;
 8017ed8:	e019      	b.n	8017f0e <cifXReadChannelLayout+0x522>
 8017eda:	e018      	b.n	8017f0e <cifXReadChannelLayout+0x522>

            default:
              /* Firmware returned an invalid IO subblock info (neither IN, nor OUT),
                This should never happen */
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017edc:	4b38      	ldr	r3, [pc, #224]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	f003 0308 	and.w	r3, r3, #8
 8017ee4:	2b00      	cmp	r3, #0
 8017ee6:	d014      	beq.n	8017f12 <cifXReadChannelLayout+0x526>
              {
                USER_Trace(ptDevInstance,
 8017ee8:	68bb      	ldr	r3, [r7, #8]
 8017eea:	6919      	ldr	r1, [r3, #16]
 8017eec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                          TRACE_LEVEL_ERROR,
                          "Invalid I/O direction found! (Channel=%d, Block=%d,Dir=0x%08X)",
                          ptChannel->ulChannelNumber,
                          LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                          LE16_TO_HOST(tRecvPkt.tData.usFlags) & HIL_DIRECTION_MASK);
 8017ef0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
                USER_Trace(ptDevInstance,
 8017ef4:	f002 020f 	and.w	r2, r2, #15
 8017ef8:	9201      	str	r2, [sp, #4]
 8017efa:	9300      	str	r3, [sp, #0]
 8017efc:	460b      	mov	r3, r1
 8017efe:	4a36      	ldr	r2, [pc, #216]	@ (8017fd8 <cifXReadChannelLayout+0x5ec>)
 8017f00:	2108      	movs	r1, #8
 8017f02:	68f8      	ldr	r0, [r7, #12]
 8017f04:	f002 fc4f 	bl	801a7a6 <USER_Trace>
              }
            break;
 8017f08:	e003      	b.n	8017f12 <cifXReadChannelLayout+0x526>
            break;
 8017f0a:	bf00      	nop
 8017f0c:	e204      	b.n	8018318 <cifXReadChannelLayout+0x92c>
            break;
 8017f0e:	bf00      	nop
 8017f10:	e202      	b.n	8018318 <cifXReadChannelLayout+0x92c>
            break;
 8017f12:	bf00      	nop
          } /* end creating IO data block */
        } /* end IO sub block handling */
        break;
 8017f14:	e200      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        /*---------------------------*/
        /* Create MAILBOX block      */
        /*---------------------------*/
        case HIL_BLOCK_MAILBOX:
        {
          switch(LE16_TO_HOST(tRecvPkt.tData.usFlags) & HIL_DIRECTION_MASK)
 8017f16:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8017f1a:	f003 030f 	and.w	r3, r3, #15
 8017f1e:	2b01      	cmp	r3, #1
 8017f20:	d060      	beq.n	8017fe4 <cifXReadChannelLayout+0x5f8>
 8017f22:	2b02      	cmp	r3, #2
 8017f24:	f040 80aa 	bne.w	801807c <cifXReadChannelLayout+0x690>
          {
            /* Create output mailbox */
            case HIL_DIRECTION_OUT:
            {
              /* Create mailbox synchronisation object */
              if (NULL == (ptChannel->tSendMbx.pvSendMBXMutex = OS_CreateMutex()))
 8017f28:	f7f8 f809 	bl	800ff3e <OS_CreateMutex>
 8017f2c:	4602      	mov	r2, r0
 8017f2e:	68bb      	ldr	r3, [r7, #8]
 8017f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8017f34:	68bb      	ldr	r3, [r7, #8]
 8017f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	d10f      	bne.n	8017f5e <cifXReadChannelLayout+0x572>
              {
                lRet = CIFX_INVALID_POINTER;
 8017f3e:	4b22      	ldr	r3, [pc, #136]	@ (8017fc8 <cifXReadChannelLayout+0x5dc>)
 8017f40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8017f44:	4b1e      	ldr	r3, [pc, #120]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	f003 0308 	and.w	r3, r3, #8
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	f000 80ac 	beq.w	80180aa <cifXReadChannelLayout+0x6be>
                {
                  USER_Trace(ptDevInstance,
 8017f52:	4a22      	ldr	r2, [pc, #136]	@ (8017fdc <cifXReadChannelLayout+0x5f0>)
 8017f54:	2108      	movs	r1, #8
 8017f56:	68f8      	ldr	r0, [r7, #12]
 8017f58:	f002 fc25 	bl	801a7a6 <USER_Trace>
                            LE32_TO_HOST(tRecvPkt.tData.ulOffset),
                            LE32_TO_HOST(tRecvPkt.tData.ulSize));
                }
              }
            }
            break;
 8017f5c:	e0a5      	b.n	80180aa <cifXReadChannelLayout+0x6be>
                ptChannel->tSendMbx.ptSendMailboxStart   = (HIL_DPM_SEND_MAILBOX_BLOCK_T*)( ptChannel->pbDPMChannelStart +
 8017f5e:	68bb      	ldr	r3, [r7, #8]
 8017f60:	689a      	ldr	r2, [r3, #8]
                                                                                            LE32_TO_HOST(tRecvPkt.tData.ulOffset));
 8017f62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
                ptChannel->tSendMbx.ptSendMailboxStart   = (HIL_DPM_SEND_MAILBOX_BLOCK_T*)( ptChannel->pbDPMChannelStart +
 8017f64:	441a      	add	r2, r3
 8017f66:	68bb      	ldr	r3, [r7, #8]
 8017f68:	675a      	str	r2, [r3, #116]	@ 0x74
                ptChannel->tSendMbx.ulSendMailboxLength  = LE32_TO_HOST(tRecvPkt.tData.ulSize) -
 8017f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017f6c:	1f1a      	subs	r2, r3, #4
 8017f6e:	68bb      	ldr	r3, [r7, #8]
 8017f70:	679a      	str	r2, [r3, #120]	@ 0x78
                ptChannel->tSendMbx.bSendCMDBitoffset    = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 8017f72:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8017f76:	b2da      	uxtb	r2, r3
 8017f78:	68bb      	ldr	r3, [r7, #8]
 8017f7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                ptChannel->tSendMbx.ulSendCMDBitmask     = (1 << ptChannel->tSendMbx.bSendCMDBitoffset);
 8017f7e:	68bb      	ldr	r3, [r7, #8]
 8017f80:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017f84:	461a      	mov	r2, r3
 8017f86:	2301      	movs	r3, #1
 8017f88:	4093      	lsls	r3, r2
 8017f8a:	461a      	mov	r2, r3
 8017f8c:	68bb      	ldr	r3, [r7, #8]
 8017f8e:	67da      	str	r2, [r3, #124]	@ 0x7c
                if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8017f90:	4b0b      	ldr	r3, [pc, #44]	@ (8017fc0 <cifXReadChannelLayout+0x5d4>)
 8017f92:	681b      	ldr	r3, [r3, #0]
 8017f94:	f003 0301 	and.w	r3, r3, #1
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	f000 8086 	beq.w	80180aa <cifXReadChannelLayout+0x6be>
                  USER_Trace(ptDevInstance,
 8017f9e:	68bb      	ldr	r3, [r7, #8]
 8017fa0:	6918      	ldr	r0, [r3, #16]
 8017fa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017fa6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017fa8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8017faa:	9102      	str	r1, [sp, #8]
 8017fac:	9201      	str	r2, [sp, #4]
 8017fae:	9300      	str	r3, [sp, #0]
 8017fb0:	4603      	mov	r3, r0
 8017fb2:	4a0b      	ldr	r2, [pc, #44]	@ (8017fe0 <cifXReadChannelLayout+0x5f4>)
 8017fb4:	2101      	movs	r1, #1
 8017fb6:	68f8      	ldr	r0, [r7, #12]
 8017fb8:	f002 fbf5 	bl	801a7a6 <USER_Trace>
            break;
 8017fbc:	e075      	b.n	80180aa <cifXReadChannelLayout+0x6be>
 8017fbe:	bf00      	nop
 8017fc0:	20000080 	.word	0x20000080
 8017fc4:	08022160 	.word	0x08022160
 8017fc8:	800a0001 	.word	0x800a0001
 8017fcc:	080221b0 	.word	0x080221b0
 8017fd0:	080221dc 	.word	0x080221dc
 8017fd4:	08022204 	.word	0x08022204
 8017fd8:	08022254 	.word	0x08022254
 8017fdc:	08022294 	.word	0x08022294
 8017fe0:	080222bc 	.word	0x080222bc

            /* Create input mailbox */
            case HIL_DIRECTION_IN:
            {
              /* Create mailbox synchronisation object */
              if (NULL == (ptChannel->tRecvMbx.pvRecvMBXMutex = OS_CreateMutex()))
 8017fe4:	f7f7 ffab 	bl	800ff3e <OS_CreateMutex>
 8017fe8:	4602      	mov	r2, r0
 8017fea:	68bb      	ldr	r3, [r7, #8]
 8017fec:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8017ff0:	68bb      	ldr	r3, [r7, #8]
 8017ff2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8017ff6:	2b00      	cmp	r3, #0
 8017ff8:	d10e      	bne.n	8018018 <cifXReadChannelLayout+0x62c>
              {
                lRet = CIFX_INVALID_POINTER;
 8017ffa:	4baa      	ldr	r3, [pc, #680]	@ (80182a4 <cifXReadChannelLayout+0x8b8>)
 8017ffc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018000:	4ba9      	ldr	r3, [pc, #676]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 8018002:	681b      	ldr	r3, [r3, #0]
 8018004:	f003 0308 	and.w	r3, r3, #8
 8018008:	2b00      	cmp	r3, #0
 801800a:	d050      	beq.n	80180ae <cifXReadChannelLayout+0x6c2>
                {
                  USER_Trace(ptDevInstance,
 801800c:	4aa7      	ldr	r2, [pc, #668]	@ (80182ac <cifXReadChannelLayout+0x8c0>)
 801800e:	2108      	movs	r1, #8
 8018010:	68f8      	ldr	r0, [r7, #12]
 8018012:	f002 fbc8 	bl	801a7a6 <USER_Trace>
                            LE32_TO_HOST(tRecvPkt.tData.ulOffset),
                            LE32_TO_HOST(tRecvPkt.tData.ulSize));
                }
              }
            }
            break;
 8018016:	e04a      	b.n	80180ae <cifXReadChannelLayout+0x6c2>
                ptChannel->tRecvMbx.ptRecvMailboxStart  = (HIL_DPM_RECV_MAILBOX_BLOCK_T*)( ptChannel->pbDPMChannelStart +
 8018018:	68bb      	ldr	r3, [r7, #8]
 801801a:	689a      	ldr	r2, [r3, #8]
                                                                                           LE32_TO_HOST(tRecvPkt.tData.ulOffset));
 801801c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
                ptChannel->tRecvMbx.ptRecvMailboxStart  = (HIL_DPM_RECV_MAILBOX_BLOCK_T*)( ptChannel->pbDPMChannelStart +
 801801e:	441a      	add	r2, r3
 8018020:	68bb      	ldr	r3, [r7, #8]
 8018022:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                ptChannel->tRecvMbx.ulRecvMailboxLength = LE32_TO_HOST(tRecvPkt.tData.ulSize) -
 8018026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018028:	1f1a      	subs	r2, r3, #4
 801802a:	68bb      	ldr	r3, [r7, #8]
 801802c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                ptChannel->tRecvMbx.bRecvACKBitoffset   = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 8018030:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8018034:	b2da      	uxtb	r2, r3
 8018036:	68bb      	ldr	r3, [r7, #8]
 8018038:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                ptChannel->tRecvMbx.ulRecvACKBitmask    = (1 << ptChannel->tRecvMbx.bRecvACKBitoffset);
 801803c:	68bb      	ldr	r3, [r7, #8]
 801803e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8018042:	461a      	mov	r2, r3
 8018044:	2301      	movs	r3, #1
 8018046:	4093      	lsls	r3, r2
 8018048:	461a      	mov	r2, r3
 801804a:	68bb      	ldr	r3, [r7, #8]
 801804c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018050:	4b95      	ldr	r3, [pc, #596]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 8018052:	681b      	ldr	r3, [r3, #0]
 8018054:	f003 0301 	and.w	r3, r3, #1
 8018058:	2b00      	cmp	r3, #0
 801805a:	d028      	beq.n	80180ae <cifXReadChannelLayout+0x6c2>
                  USER_Trace(ptDevInstance,
 801805c:	68bb      	ldr	r3, [r7, #8]
 801805e:	6918      	ldr	r0, [r3, #16]
 8018060:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8018064:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018066:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018068:	9102      	str	r1, [sp, #8]
 801806a:	9201      	str	r2, [sp, #4]
 801806c:	9300      	str	r3, [sp, #0]
 801806e:	4603      	mov	r3, r0
 8018070:	4a8f      	ldr	r2, [pc, #572]	@ (80182b0 <cifXReadChannelLayout+0x8c4>)
 8018072:	2101      	movs	r1, #1
 8018074:	68f8      	ldr	r0, [r7, #12]
 8018076:	f002 fb96 	bl	801a7a6 <USER_Trace>
            break;
 801807a:	e018      	b.n	80180ae <cifXReadChannelLayout+0x6c2>

            default:
              /* Firmware returned an invalid mailbox subblock info (neither IN, nor OUT)  */
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801807c:	4b8a      	ldr	r3, [pc, #552]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 801807e:	681b      	ldr	r3, [r3, #0]
 8018080:	f003 0308 	and.w	r3, r3, #8
 8018084:	2b00      	cmp	r3, #0
 8018086:	d014      	beq.n	80180b2 <cifXReadChannelLayout+0x6c6>
              {
                USER_Trace(ptDevInstance,
 8018088:	68bb      	ldr	r3, [r7, #8]
 801808a:	6919      	ldr	r1, [r3, #16]
 801808c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                          TRACE_LEVEL_ERROR,
                          "Invalid mailbox direction found! (Channel=%d, Block=%d,Dir=0x%08X)",
                          ptChannel->ulChannelNumber,
                          LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                          LE16_TO_HOST(tRecvPkt.tData.usFlags) & HIL_DIRECTION_MASK);
 8018090:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
                USER_Trace(ptDevInstance,
 8018094:	f002 020f 	and.w	r2, r2, #15
 8018098:	9201      	str	r2, [sp, #4]
 801809a:	9300      	str	r3, [sp, #0]
 801809c:	460b      	mov	r3, r1
 801809e:	4a85      	ldr	r2, [pc, #532]	@ (80182b4 <cifXReadChannelLayout+0x8c8>)
 80180a0:	2108      	movs	r1, #8
 80180a2:	68f8      	ldr	r0, [r7, #12]
 80180a4:	f002 fb7f 	bl	801a7a6 <USER_Trace>
              }
            break;
 80180a8:	e003      	b.n	80180b2 <cifXReadChannelLayout+0x6c6>
            break;
 80180aa:	bf00      	nop
 80180ac:	e134      	b.n	8018318 <cifXReadChannelLayout+0x92c>
            break;
 80180ae:	bf00      	nop
 80180b0:	e132      	b.n	8018318 <cifXReadChannelLayout+0x92c>
            break;
 80180b2:	bf00      	nop
          } /* end creating Send/Receive MAILBOX block */
        } /* end MAILBOX sub block handling */
        break;
 80180b4:	e130      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        /*-------------------------------*/
        /* Create CONTROL/PARAMTER block */
        /*-------------------------------*/
        case HIL_BLOCK_CTRL_PARAM:
        {
          ptChannel->ptControlBlock     = (HIL_DPM_CONTROL_BLOCK_T*)( ptChannel->pbDPMChannelStart +
 80180b6:	68bb      	ldr	r3, [r7, #8]
 80180b8:	689a      	ldr	r2, [r3, #8]
                                                                      LE32_TO_HOST(tRecvPkt.tData.ulOffset));
 80180ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
          ptChannel->ptControlBlock     = (HIL_DPM_CONTROL_BLOCK_T*)( ptChannel->pbDPMChannelStart +
 80180bc:	441a      	add	r2, r3
 80180be:	68bb      	ldr	r3, [r7, #8]
 80180c0:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          ptChannel->bControlBlockBit   = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 80180c4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80180c8:	b2da      	uxtb	r2, r3
 80180ca:	68bb      	ldr	r3, [r7, #8]
 80180cc:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
          ptChannel->ulControlBlockSize = LE32_TO_HOST(tRecvPkt.tData.ulSize);
 80180d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80180d2:	68bb      	ldr	r3, [r7, #8]
 80180d4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 80180d8:	4b73      	ldr	r3, [pc, #460]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 80180da:	681b      	ldr	r3, [r3, #0]
 80180dc:	f003 0301 	and.w	r3, r3, #1
 80180e0:	2b00      	cmp	r3, #0
 80180e2:	f000 8110 	beq.w	8018306 <cifXReadChannelLayout+0x91a>
          {
            USER_Trace(ptDevInstance,
 80180e6:	68bb      	ldr	r3, [r7, #8]
 80180e8:	6918      	ldr	r0, [r3, #16]
 80180ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80180ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80180f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80180f2:	9102      	str	r1, [sp, #8]
 80180f4:	9201      	str	r2, [sp, #4]
 80180f6:	9300      	str	r3, [sp, #0]
 80180f8:	4603      	mov	r3, r0
 80180fa:	4a6f      	ldr	r2, [pc, #444]	@ (80182b8 <cifXReadChannelLayout+0x8cc>)
 80180fc:	2101      	movs	r1, #1
 80180fe:	68f8      	ldr	r0, [r7, #12]
 8018100:	f002 fb51 	bl	801a7a6 <USER_Trace>
                      LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                      LE32_TO_HOST(tRecvPkt.tData.ulOffset),
                      LE32_TO_HOST(tRecvPkt.tData.ulSize));
          }
        }
        break;
 8018104:	e0ff      	b.n	8018306 <cifXReadChannelLayout+0x91a>
        /*-------------------------------*/
        /* Create Common STATE block     */
        /*-------------------------------*/
        case HIL_BLOCK_COMMON_STATE:
        {
          ptChannel->ptCommonStatusBlock = (HIL_DPM_COMMON_STATUS_BLOCK_T*)(ptChannel->pbDPMChannelStart +
 8018106:	68bb      	ldr	r3, [r7, #8]
 8018108:	689a      	ldr	r2, [r3, #8]
                                                                            LE32_TO_HOST(tRecvPkt.tData.ulOffset));
 801810a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
          ptChannel->ptCommonStatusBlock = (HIL_DPM_COMMON_STATUS_BLOCK_T*)(ptChannel->pbDPMChannelStart +
 801810c:	441a      	add	r2, r3
 801810e:	68bb      	ldr	r3, [r7, #8]
 8018110:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
          ptChannel->bCommonStatusBit    = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 8018114:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8018118:	b2da      	uxtb	r2, r3
 801811a:	68bb      	ldr	r3, [r7, #8]
 801811c:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
          ptChannel->ulCommonStatusSize  = LE32_TO_HOST(tRecvPkt.tData.ulSize);
 8018120:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8018122:	68bb      	ldr	r3, [r7, #8]
 8018124:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4

          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018128:	4b5f      	ldr	r3, [pc, #380]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 801812a:	681b      	ldr	r3, [r3, #0]
 801812c:	f003 0301 	and.w	r3, r3, #1
 8018130:	2b00      	cmp	r3, #0
 8018132:	f000 80ea 	beq.w	801830a <cifXReadChannelLayout+0x91e>
          {
            USER_Trace(ptDevInstance,
 8018136:	68bb      	ldr	r3, [r7, #8]
 8018138:	6918      	ldr	r0, [r3, #16]
 801813a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801813e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018140:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018142:	9102      	str	r1, [sp, #8]
 8018144:	9201      	str	r2, [sp, #4]
 8018146:	9300      	str	r3, [sp, #0]
 8018148:	4603      	mov	r3, r0
 801814a:	4a5c      	ldr	r2, [pc, #368]	@ (80182bc <cifXReadChannelLayout+0x8d0>)
 801814c:	2101      	movs	r1, #1
 801814e:	68f8      	ldr	r0, [r7, #12]
 8018150:	f002 fb29 	bl	801a7a6 <USER_Trace>
                      LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                      LE32_TO_HOST(tRecvPkt.tData.ulOffset),
                      LE32_TO_HOST(tRecvPkt.tData.ulSize));
          }
        }
        break;
 8018154:	e0d9      	b.n	801830a <cifXReadChannelLayout+0x91e>
        /*-------------------------------*/
        /* Create Extended STATE block   */
        /*-------------------------------*/
        case HIL_BLOCK_EXTENDED_STATE:
        {
          ptChannel->ptExtendedStatusBlock = (HIL_DPM_EXTENDED_STATUS_BLOCK_T*)(ptChannel->pbDPMChannelStart +
 8018156:	68bb      	ldr	r3, [r7, #8]
 8018158:	689a      	ldr	r2, [r3, #8]
                                                                                LE32_TO_HOST(tRecvPkt.tData.ulOffset));
 801815a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
          ptChannel->ptExtendedStatusBlock = (HIL_DPM_EXTENDED_STATUS_BLOCK_T*)(ptChannel->pbDPMChannelStart +
 801815c:	441a      	add	r2, r3
 801815e:	68bb      	ldr	r3, [r7, #8]
 8018160:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
          ptChannel->bExtendedStatusBit    = (uint8_t)LE16_TO_HOST(tRecvPkt.tData.usHandshakeBit);
 8018164:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8018168:	b2da      	uxtb	r2, r3
 801816a:	68bb      	ldr	r3, [r7, #8]
 801816c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
          ptChannel->ulExtendedStatusSize  = LE32_TO_HOST(tRecvPkt.tData.ulSize);
 8018170:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8018172:	68bb      	ldr	r3, [r7, #8]
 8018174:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

          if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018178:	4b4b      	ldr	r3, [pc, #300]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 801817a:	681b      	ldr	r3, [r3, #0]
 801817c:	f003 0301 	and.w	r3, r3, #1
 8018180:	2b00      	cmp	r3, #0
 8018182:	f000 80c4 	beq.w	801830e <cifXReadChannelLayout+0x922>
          {
            USER_Trace(ptDevInstance,
 8018186:	68bb      	ldr	r3, [r7, #8]
 8018188:	6918      	ldr	r0, [r3, #16]
 801818a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801818e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018190:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018192:	9102      	str	r1, [sp, #8]
 8018194:	9201      	str	r2, [sp, #4]
 8018196:	9300      	str	r3, [sp, #0]
 8018198:	4603      	mov	r3, r0
 801819a:	4a49      	ldr	r2, [pc, #292]	@ (80182c0 <cifXReadChannelLayout+0x8d4>)
 801819c:	2101      	movs	r1, #1
 801819e:	68f8      	ldr	r0, [r7, #12]
 80181a0:	f002 fb01 	bl	801a7a6 <USER_Trace>
                      LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                      LE32_TO_HOST(tRecvPkt.tData.ulOffset),
                      LE32_TO_HOST(tRecvPkt.tData.ulSize));
          }
        }
        break;
 80181a4:	e0b3      	b.n	801830e <cifXReadChannelLayout+0x922>
        /*-------------------------------*/
        /* Create User block             */
        /*-------------------------------*/
        case HIL_BLOCK_USER:
        {
          PUSERINSTANCE ptUserInstance = (PUSERINSTANCE)OS_Memalloc(sizeof(*ptUserInstance));
 80181a6:	2008      	movs	r0, #8
 80181a8:	f7f7 fda7 	bl	800fcfa <OS_Memalloc>
 80181ac:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

          if (NULL == ptUserInstance)
 80181b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d10f      	bne.n	80181d8 <cifXReadChannelLayout+0x7ec>
          {
            lRet = CIFX_INVALID_POINTER;
 80181b8:	4b3a      	ldr	r3, [pc, #232]	@ (80182a4 <cifXReadChannelLayout+0x8b8>)
 80181ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80181be:	4b3a      	ldr	r3, [pc, #232]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 80181c0:	681b      	ldr	r3, [r3, #0]
 80181c2:	f003 0308 	and.w	r3, r3, #8
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	f000 80a3 	beq.w	8018312 <cifXReadChannelLayout+0x926>
            {
              USER_Trace(ptDevInstance,
 80181cc:	4a3d      	ldr	r2, [pc, #244]	@ (80182c4 <cifXReadChannelLayout+0x8d8>)
 80181ce:	2108      	movs	r1, #8
 80181d0:	68f8      	ldr	r0, [r7, #12]
 80181d2:	f002 fae8 	bl	801a7a6 <USER_Trace>
                          LE32_TO_HOST(tRecvPkt.tData.ulSize));
              }
            }
          }
        } /*lint !e438 : Last value assigned not used */
        break;
 80181d6:	e09c      	b.n	8018312 <cifXReadChannelLayout+0x926>
            OS_Memset(ptUserInstance, 0, sizeof(*ptUserInstance));
 80181d8:	2208      	movs	r2, #8
 80181da:	2100      	movs	r1, #0
 80181dc:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80181e0:	f7f7 fdb0 	bl	800fd44 <OS_Memset>
            ptUserInstance->pbUserBlockStart  = ptChannel->pbDPMChannelStart +
 80181e4:	68bb      	ldr	r3, [r7, #8]
 80181e6:	689a      	ldr	r2, [r3, #8]
                                                LE32_TO_HOST(tRecvPkt.tData.ulOffset);
 80181e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
            ptUserInstance->pbUserBlockStart  = ptChannel->pbDPMChannelStart +
 80181ea:	441a      	add	r2, r3
 80181ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80181f0:	601a      	str	r2, [r3, #0]
            ptUserInstance->ulUserBlockLength = LE32_TO_HOST(tRecvPkt.tData.ulSize);
 80181f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80181f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80181f8:	605a      	str	r2, [r3, #4]
            ++ptChannel->ulUserAreas;
 80181fa:	68bb      	ldr	r3, [r7, #8]
 80181fc:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8018200:	1c5a      	adds	r2, r3, #1
 8018202:	68bb      	ldr	r3, [r7, #8]
 8018204:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
            ptChannel->pptUserAreas = (PUSERINSTANCE*)OS_Memrealloc(ptChannel->pptUserAreas,
 8018208:	68bb      	ldr	r3, [r7, #8]
 801820a:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
                                                                    ptChannel->ulUserAreas * (uint32_t)sizeof(ptUserInstance));
 801820e:	68bb      	ldr	r3, [r7, #8]
 8018210:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
            ptChannel->pptUserAreas = (PUSERINSTANCE*)OS_Memrealloc(ptChannel->pptUserAreas,
 8018214:	009b      	lsls	r3, r3, #2
 8018216:	4619      	mov	r1, r3
 8018218:	4610      	mov	r0, r2
 801821a:	f7f7 fd85 	bl	800fd28 <OS_Memrealloc>
 801821e:	4602      	mov	r2, r0
 8018220:	68bb      	ldr	r3, [r7, #8]
 8018222:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
            if (NULL == ptChannel->pptUserAreas)
 8018226:	68bb      	ldr	r3, [r7, #8]
 8018228:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 801822c:	2b00      	cmp	r3, #0
 801822e:	d115      	bne.n	801825c <cifXReadChannelLayout+0x870>
              lRet = CIFX_INVALID_POINTER;
 8018230:	4b1c      	ldr	r3, [pc, #112]	@ (80182a4 <cifXReadChannelLayout+0x8b8>)
 8018232:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
              OS_Memfree(ptUserInstance);
 8018236:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 801823a:	f7f7 fd6a 	bl	800fd12 <OS_Memfree>
              ptUserInstance = NULL;
 801823e:	2300      	movs	r3, #0
 8018240:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018244:	4b18      	ldr	r3, [pc, #96]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 8018246:	681b      	ldr	r3, [r3, #0]
 8018248:	f003 0308 	and.w	r3, r3, #8
 801824c:	2b00      	cmp	r3, #0
 801824e:	d060      	beq.n	8018312 <cifXReadChannelLayout+0x926>
                USER_Trace(ptDevInstance,
 8018250:	4a1d      	ldr	r2, [pc, #116]	@ (80182c8 <cifXReadChannelLayout+0x8dc>)
 8018252:	2108      	movs	r1, #8
 8018254:	68f8      	ldr	r0, [r7, #12]
 8018256:	f002 faa6 	bl	801a7a6 <USER_Trace>
        break;
 801825a:	e05a      	b.n	8018312 <cifXReadChannelLayout+0x926>
              ptChannel->pptUserAreas[ptChannel->ulUserAreas- 1] = ptUserInstance;
 801825c:	68bb      	ldr	r3, [r7, #8]
 801825e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8018262:	68bb      	ldr	r3, [r7, #8]
 8018264:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8018268:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801826c:	3b01      	subs	r3, #1
 801826e:	009b      	lsls	r3, r3, #2
 8018270:	4413      	add	r3, r2
 8018272:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8018276:	601a      	str	r2, [r3, #0]
              if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018278:	4b0b      	ldr	r3, [pc, #44]	@ (80182a8 <cifXReadChannelLayout+0x8bc>)
 801827a:	681b      	ldr	r3, [r3, #0]
 801827c:	f003 0301 	and.w	r3, r3, #1
 8018280:	2b00      	cmp	r3, #0
 8018282:	d046      	beq.n	8018312 <cifXReadChannelLayout+0x926>
                USER_Trace(ptDevInstance,
 8018284:	68bb      	ldr	r3, [r7, #8]
 8018286:	6918      	ldr	r0, [r3, #16]
 8018288:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801828c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801828e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018290:	9102      	str	r1, [sp, #8]
 8018292:	9201      	str	r2, [sp, #4]
 8018294:	9300      	str	r3, [sp, #0]
 8018296:	4603      	mov	r3, r0
 8018298:	4a0c      	ldr	r2, [pc, #48]	@ (80182cc <cifXReadChannelLayout+0x8e0>)
 801829a:	2101      	movs	r1, #1
 801829c:	68f8      	ldr	r0, [r7, #12]
 801829e:	f002 fa82 	bl	801a7a6 <USER_Trace>
        break;
 80182a2:	e036      	b.n	8018312 <cifXReadChannelLayout+0x926>
 80182a4:	800a0001 	.word	0x800a0001
 80182a8:	20000080 	.word	0x20000080
 80182ac:	0802230c 	.word	0x0802230c
 80182b0:	08022334 	.word	0x08022334
 80182b4:	08022384 	.word	0x08022384
 80182b8:	080223c8 	.word	0x080223c8
 80182bc:	08022418 	.word	0x08022418
 80182c0:	08022468 	.word	0x08022468
 80182c4:	080224b8 	.word	0x080224b8
 80182c8:	080224e4 	.word	0x080224e4
 80182cc:	08022508 	.word	0x08022508
        /*-------------------------------*/
        /* DEFAULT / Unknown             */
        /*-------------------------------*/
        default:
          /* Unknown block type, this should never happen */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80182d0:	4b1f      	ldr	r3, [pc, #124]	@ (8018350 <cifXReadChannelLayout+0x964>)
 80182d2:	681b      	ldr	r3, [r3, #0]
 80182d4:	f003 0308 	and.w	r3, r3, #8
 80182d8:	2b00      	cmp	r3, #0
 80182da:	d01c      	beq.n	8018316 <cifXReadChannelLayout+0x92a>
          {
            USER_Trace(ptDevInstance,
 80182dc:	68bb      	ldr	r3, [r7, #8]
 80182de:	691c      	ldr	r4, [r3, #16]
 80182e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80182e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80182e6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
                      "Invalid subblock information found! (Channel=%d, Block=%d, Offset=0x%08X, Len=0x%04X, Type=%u)",
                      ptChannel->ulChannelNumber,
                      LE32_TO_HOST(tSendPkt.tData.ulSubblockIndex),
                      LE32_TO_HOST(tRecvPkt.tData.ulOffset),
                      LE32_TO_HOST(tRecvPkt.tData.ulSize),
                      LE32_TO_HOST(tRecvPkt.tData.ulType) & HIL_BLOCK_MASK);
 80182e8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
            USER_Trace(ptDevInstance,
 80182ea:	b2c0      	uxtb	r0, r0
 80182ec:	9003      	str	r0, [sp, #12]
 80182ee:	9102      	str	r1, [sp, #8]
 80182f0:	9201      	str	r2, [sp, #4]
 80182f2:	9300      	str	r3, [sp, #0]
 80182f4:	4623      	mov	r3, r4
 80182f6:	4a17      	ldr	r2, [pc, #92]	@ (8018354 <cifXReadChannelLayout+0x968>)
 80182f8:	2108      	movs	r1, #8
 80182fa:	68f8      	ldr	r0, [r7, #12]
 80182fc:	f002 fa53 	bl	801a7a6 <USER_Trace>
          }
        break;
 8018300:	e009      	b.n	8018316 <cifXReadChannelLayout+0x92a>
        break;
 8018302:	bf00      	nop
 8018304:	e008      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        break;
 8018306:	bf00      	nop
 8018308:	e006      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        break;
 801830a:	bf00      	nop
 801830c:	e004      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        break;
 801830e:	bf00      	nop
 8018310:	e002      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        break;
 8018312:	bf00      	nop
 8018314:	e000      	b.n	8018318 <cifXReadChannelLayout+0x92c>
        break;
 8018316:	bf00      	nop
  for ( ulIdx = 0; ulIdx < ulNumOfBlocks; ulIdx++)
 8018318:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801831c:	3301      	adds	r3, #1
 801831e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8018322:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8018326:	687b      	ldr	r3, [r7, #4]
 8018328:	429a      	cmp	r2, r3
 801832a:	f4ff aba8 	bcc.w	8017a7e <cifXReadChannelLayout+0x92>
      } /* end process subblock information */
    }
  } /* End enumerate subblocks */

  if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 801832e:	4b08      	ldr	r3, [pc, #32]	@ (8018350 <cifXReadChannelLayout+0x964>)
 8018330:	681b      	ldr	r3, [r3, #0]
 8018332:	f003 0301 	and.w	r3, r3, #1
 8018336:	2b00      	cmp	r3, #0
 8018338:	d004      	beq.n	8018344 <cifXReadChannelLayout+0x958>
  {
    USER_Trace(ptDevInstance,
 801833a:	4a07      	ldr	r2, [pc, #28]	@ (8018358 <cifXReadChannelLayout+0x96c>)
 801833c:	2101      	movs	r1, #1
 801833e:	68f8      	ldr	r0, [r7, #12]
 8018340:	f002 fa31 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_DEBUG,
                "-------------------------------------------------------------------------");
  }

  return lRet;
 8018344:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
}
 8018348:	4618      	mov	r0, r3
 801834a:	37ac      	adds	r7, #172	@ 0xac
 801834c:	46bd      	mov	sp, r7
 801834e:	bd90      	pop	{r4, r7, pc}
 8018350:	20000080 	.word	0x20000080
 8018354:	08022558 	.word	0x08022558
 8018358:	08021fbc 	.word	0x08021fbc

0801835c <cifXHandleWarmstartParameter>:
/*! Handle WARMSTART parameter
*   \param ptDevInstance Device instance
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXHandleWarmstartParameter(PDEVICEINSTANCE ptDevInstance)
{
 801835c:	b580      	push	{r7, lr}
 801835e:	f5ad 6d4b 	sub.w	sp, sp, #3248	@ 0xcb0
 8018362:	af04      	add	r7, sp, #16
 8018364:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8018368:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 801836c:	6018      	str	r0, [r3, #0]
  CIFX_PACKET   tPacket;
  CIFX_PACKET   tRecvPacket;
  int32_t       lRet        = CIFX_NO_ERROR;
 801836e:	2300      	movs	r3, #0
 8018370:	f8c7 3c98 	str.w	r3, [r7, #3224]	@ 0xc98
  uint32_t      ulBlockID   = 0;
 8018374:	2300      	movs	r3, #0
 8018376:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c

  OS_Memset(&tPacket,     0, sizeof(tPacket));
 801837a:	f207 6354 	addw	r3, r7, #1620	@ 0x654
 801837e:	f240 623c 	movw	r2, #1596	@ 0x63c
 8018382:	2100      	movs	r1, #0
 8018384:	4618      	mov	r0, r3
 8018386:	f7f7 fcdd 	bl	800fd44 <OS_Memset>
  OS_Memset(&tRecvPacket, 0, sizeof(tRecvPacket));
 801838a:	f107 0318 	add.w	r3, r7, #24
 801838e:	f240 623c 	movw	r2, #1596	@ 0x63c
 8018392:	2100      	movs	r1, #0
 8018394:	4618      	mov	r0, r3
 8018396:	f7f7 fcd5 	bl	800fd44 <OS_Memset>

  /*----------------------------------------------------------*/
  /* Process all available channels for warmstart  parameters */
  /*----------------------------------------------------------*/
  for(ulBlockID = 0; ulBlockID < ptDevInstance->ulCommChannelCount; ++ulBlockID)
 801839a:	2300      	movs	r3, #0
 801839c:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c
 80183a0:	e0c4      	b.n	801852c <cifXHandleWarmstartParameter+0x1d0>
  {
    /* NOTE: only use a single packet here top save stack usage*/
    CIFX_DEVICE_INFORMATION tDevInfo;

    /* Get channel instance */
    PCHANNELINSTANCE ptChannelInst = (PCHANNELINSTANCE)ptDevInstance->pptCommChannels[ulBlockID];
 80183a2:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80183a6:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 80183aa:	681b      	ldr	r3, [r3, #0]
 80183ac:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 80183b0:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 80183b4:	009b      	lsls	r3, r3, #2
 80183b6:	4413      	add	r3, r2
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94

    OS_Memset(&tDevInfo, 0, sizeof(tDevInfo));
 80183be:	f107 0308 	add.w	r3, r7, #8
 80183c2:	2210      	movs	r2, #16
 80183c4:	2100      	movs	r1, #0
 80183c6:	4618      	mov	r0, r3
 80183c8:	f7f7 fcbc 	bl	800fd44 <OS_Memset>

    /* Check for warm start data */
    tDevInfo.ulChannel        = ptChannelInst->ulChannelNumber;
 80183cc:	f8d7 3c94 	ldr.w	r3, [r7, #3220]	@ 0xc94
 80183d0:	691a      	ldr	r2, [r3, #16]
 80183d2:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80183d6:	f6a3 4398 	subw	r3, r3, #3224	@ 0xc98
 80183da:	609a      	str	r2, [r3, #8]
    tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 80183dc:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80183e0:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 80183e4:	681b      	ldr	r3, [r3, #0]
 80183e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80183e8:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80183ec:	f6a3 4398 	subw	r3, r3, #3224	@ 0xc98
 80183f0:	601a      	str	r2, [r3, #0]
    tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 80183f2:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80183f6:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 80183fa:	681b      	ldr	r3, [r3, #0]
 80183fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80183fe:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8018402:	f6a3 4398 	subw	r3, r3, #3224	@ 0xc98
 8018406:	605a      	str	r2, [r3, #4]
    tDevInfo.ptDeviceInstance = ptDevInstance;
 8018408:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 801840c:	f6a3 4398 	subw	r3, r3, #3224	@ 0xc98
 8018410:	f507 624a 	add.w	r2, r7, #3232	@ 0xca0
 8018414:	f6a2 429c 	subw	r2, r2, #3228	@ 0xc9c
 8018418:	6812      	ldr	r2, [r2, #0]
 801841a:	60da      	str	r2, [r3, #12]

    OS_Memset( &tPacket, 0, sizeof(tPacket));
 801841c:	f207 6354 	addw	r3, r7, #1620	@ 0x654
 8018420:	f240 623c 	movw	r2, #1596	@ 0x63c
 8018424:	2100      	movs	r1, #0
 8018426:	4618      	mov	r0, r3
 8018428:	f7f7 fc8c 	bl	800fd44 <OS_Memset>

    if ( !USER_GetWarmstartParameters( &tDevInfo, &tPacket))
 801842c:	f207 6254 	addw	r2, r7, #1620	@ 0x654
 8018430:	f107 0308 	add.w	r3, r7, #8
 8018434:	4611      	mov	r1, r2
 8018436:	4618      	mov	r0, r3
 8018438:	f002 f987 	bl	801a74a <USER_GetWarmstartParameters>
 801843c:	4603      	mov	r3, r0
 801843e:	2b00      	cmp	r3, #0
 8018440:	d10f      	bne.n	8018462 <cifXHandleWarmstartParameter+0x106>
    {
      /* No warm start parameter available */
      if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018442:	4b44      	ldr	r3, [pc, #272]	@ (8018554 <cifXHandleWarmstartParameter+0x1f8>)
 8018444:	681b      	ldr	r3, [r3, #0]
 8018446:	f003 0301 	and.w	r3, r3, #1
 801844a:	2b00      	cmp	r3, #0
 801844c:	d069      	beq.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
      {
        USER_Trace(ptDevInstance,
 801844e:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8018452:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 8018456:	4a40      	ldr	r2, [pc, #256]	@ (8018558 <cifXHandleWarmstartParameter+0x1fc>)
 8018458:	2101      	movs	r1, #1
 801845a:	6818      	ldr	r0, [r3, #0]
 801845c:	f002 f9a3 	bl	801a7a6 <USER_Trace>
 8018460:	e05f      	b.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
                  "No warm start parameter found or available!");
      }
    } else
    {
      /* Send warm start parameter to hardware */
      int32_t lChannelError = DEV_TransferPacket( ptChannelInst,
 8018462:	f107 0218 	add.w	r2, r7, #24
 8018466:	f207 6154 	addw	r1, r7, #1620	@ 0x654
 801846a:	2300      	movs	r3, #0
 801846c:	9302      	str	r3, [sp, #8]
 801846e:	2300      	movs	r3, #0
 8018470:	9301      	str	r3, [sp, #4]
 8018472:	f241 3388 	movw	r3, #5000	@ 0x1388
 8018476:	9300      	str	r3, [sp, #0]
 8018478:	f240 633c 	movw	r3, #1596	@ 0x63c
 801847c:	f8d7 0c94 	ldr.w	r0, [r7, #3220]	@ 0xc94
 8018480:	f7fb fd1e 	bl	8013ec0 <DEV_TransferPacket>
 8018484:	f8c7 0c90 	str.w	r0, [r7, #3216]	@ 0xc90
                                                  sizeof(tRecvPacket),
                                                  CIFX_TO_SEND_PACKET,
                                                  NULL,
                                                  NULL);

      if( (CIFX_NO_ERROR  != lChannelError) ||
 8018488:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 801848c:	2b00      	cmp	r3, #0
 801848e:	d106      	bne.n	801849e <cifXHandleWarmstartParameter+0x142>
          (SUCCESS_HIL_OK != LE32_TO_HOST(tRecvPacket.tHeader.ulState)) )
 8018490:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8018494:	f6a3 4388 	subw	r3, r3, #3208	@ 0xc88
 8018498:	699b      	ldr	r3, [r3, #24]
      if( (CIFX_NO_ERROR  != lChannelError) ||
 801849a:	2b00      	cmp	r3, #0
 801849c:	d017      	beq.n	80184ce <cifXHandleWarmstartParameter+0x172>
      {
        /* Error sending warm start parameter */
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801849e:	4b2d      	ldr	r3, [pc, #180]	@ (8018554 <cifXHandleWarmstartParameter+0x1f8>)
 80184a0:	681b      	ldr	r3, [r3, #0]
 80184a2:	f003 0308 	and.w	r3, r3, #8
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d03b      	beq.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
        {
          USER_Trace(ptDevInstance,
 80184aa:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80184ae:	f2a3 634c 	subw	r3, r3, #1612	@ 0x64c
 80184b2:	699b      	ldr	r3, [r3, #24]
 80184b4:	f507 624a 	add.w	r2, r7, #3232	@ 0xca0
 80184b8:	f6a2 409c 	subw	r0, r2, #3228	@ 0xc9c
 80184bc:	9300      	str	r3, [sp, #0]
 80184be:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 80184c2:	4a26      	ldr	r2, [pc, #152]	@ (801855c <cifXHandleWarmstartParameter+0x200>)
 80184c4:	2108      	movs	r1, #8
 80184c6:	6800      	ldr	r0, [r0, #0]
 80184c8:	f002 f96d 	bl	801a7a6 <USER_Trace>
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80184cc:	e029      	b.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
      } else
      {
        /*--------------------------------------------*/
        /* Wait until STACK is READY/RUNNING          */
        /*--------------------------------------------*/
        if (DEV_WaitForRunning_Poll( ptChannelInst, CIFX_TO_FIRMWARE_START))
 80184ce:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80184d2:	f8d7 0c94 	ldr.w	r0, [r7, #3220]	@ 0xc94
 80184d6:	f7fc f9a5 	bl	8014824 <DEV_WaitForRunning_Poll>
 80184da:	4603      	mov	r3, r0
 80184dc:	2b00      	cmp	r3, #0
 80184de:	d011      	beq.n	8018504 <cifXHandleWarmstartParameter+0x1a8>
        {
          /* Firmware started after warm start process */
          if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 80184e0:	4b1c      	ldr	r3, [pc, #112]	@ (8018554 <cifXHandleWarmstartParameter+0x1f8>)
 80184e2:	681b      	ldr	r3, [r3, #0]
 80184e4:	f003 0302 	and.w	r3, r3, #2
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d01a      	beq.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
          {
            USER_Trace(ptDevInstance,
 80184ec:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 80184f0:	f6a3 409c 	subw	r0, r3, #3228	@ 0xc9c
 80184f4:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 80184f8:	4a19      	ldr	r2, [pc, #100]	@ (8018560 <cifXHandleWarmstartParameter+0x204>)
 80184fa:	2102      	movs	r1, #2
 80184fc:	6800      	ldr	r0, [r0, #0]
 80184fe:	f002 f952 	bl	801a7a6 <USER_Trace>
 8018502:	e00e      	b.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
                      ulBlockID);
          }
        } else
        {
          /* Firmware not started after warm start process */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018504:	4b13      	ldr	r3, [pc, #76]	@ (8018554 <cifXHandleWarmstartParameter+0x1f8>)
 8018506:	681b      	ldr	r3, [r3, #0]
 8018508:	f003 0308 	and.w	r3, r3, #8
 801850c:	2b00      	cmp	r3, #0
 801850e:	d008      	beq.n	8018522 <cifXHandleWarmstartParameter+0x1c6>
          {
            USER_Trace(ptDevInstance,
 8018510:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8018514:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 8018518:	4a12      	ldr	r2, [pc, #72]	@ (8018564 <cifXHandleWarmstartParameter+0x208>)
 801851a:	2108      	movs	r1, #8
 801851c:	6818      	ldr	r0, [r3, #0]
 801851e:	f002 f942 	bl	801a7a6 <USER_Trace>
  for(ulBlockID = 0; ulBlockID < ptDevInstance->ulCommChannelCount; ++ulBlockID)
 8018522:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	@ 0xc9c
 8018526:	3301      	adds	r3, #1
 8018528:	f8c7 3c9c 	str.w	r3, [r7, #3228]	@ 0xc9c
 801852c:	f507 634a 	add.w	r3, r7, #3232	@ 0xca0
 8018530:	f6a3 439c 	subw	r3, r3, #3228	@ 0xc9c
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 801853a:	f8d7 2c9c 	ldr.w	r2, [r7, #3228]	@ 0xc9c
 801853e:	429a      	cmp	r2, r3
 8018540:	f4ff af2f 	bcc.w	80183a2 <cifXHandleWarmstartParameter+0x46>
        }
      }
    }
  }

  return lRet;
 8018544:	f8d7 3c98 	ldr.w	r3, [r7, #3224]	@ 0xc98
}
 8018548:	4618      	mov	r0, r3
 801854a:	f507 674a 	add.w	r7, r7, #3232	@ 0xca0
 801854e:	46bd      	mov	sp, r7
 8018550:	bd80      	pop	{r7, pc}
 8018552:	bf00      	nop
 8018554:	20000080 	.word	0x20000080
 8018558:	080225b8 	.word	0x080225b8
 801855c:	080225e4 	.word	0x080225e4
 8018560:	08022638 	.word	0x08022638
 8018564:	08022670 	.word	0x08022670

08018568 <cifXCreateChannels>:
*   \param ptDevInstance    Instance to start up
*   \param ptDevChannelCfg  Channel configuration data (downloaded files, etc.)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXCreateChannels(PDEVICEINSTANCE ptDevInstance, PDEVICE_CHANNEL_CONFIG ptDevChannelCfg)
{
 8018568:	b590      	push	{r4, r7, lr}
 801856a:	b095      	sub	sp, #84	@ 0x54
 801856c:	af02      	add	r7, sp, #8
 801856e:	6078      	str	r0, [r7, #4]
 8018570:	6039      	str	r1, [r7, #0]
  int32_t         lRet     = CIFX_NO_ERROR;
 8018572:	2300      	movs	r3, #0
 8018574:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Process the system channel and create devices */
  HIL_DPM_SYSTEM_CHANNEL_T*         ptSysChannel     = (HIL_DPM_SYSTEM_CHANNEL_T*)ptDevInstance->tSystemDevice.pbDPMChannelStart;
 8018576:	687b      	ldr	r3, [r7, #4]
 8018578:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801857c:	61fb      	str	r3, [r7, #28]
  HIL_DPM_SYSTEM_CHANNEL_INFO_T*    ptSysChannelInfo = (HIL_DPM_SYSTEM_CHANNEL_INFO_T*)&ptSysChannel->atChannelInfo[HIL_DPM_SYSTEM_CHANNEL_INDEX];
 801857e:	69fb      	ldr	r3, [r7, #28]
 8018580:	3330      	adds	r3, #48	@ 0x30
 8018582:	61bb      	str	r3, [r7, #24]
  HIL_DPM_HANDSHAKE_CHANNEL_INFO_T* ptHskBlockInfo   = (HIL_DPM_HANDSHAKE_CHANNEL_INFO_T*)&ptSysChannel->atChannelInfo[HIL_DPM_HANDSHAKE_CHANNEL_INDEX];
 8018584:	69fb      	ldr	r3, [r7, #28]
 8018586:	3340      	adds	r3, #64	@ 0x40
 8018588:	617b      	str	r3, [r7, #20]
  HIL_DPM_CHANNEL_INFO_BLOCK_T*     ptChannel        = NULL;
 801858a:	2300      	movs	r3, #0
 801858c:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t                          ulChannelID      = 0; /* The dedicated communication channel ID */
 801858e:	2300      	movs	r3, #0
 8018590:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t                          ulBlockID        = 0;
 8018592:	2300      	movs	r3, #0
 8018594:	63bb      	str	r3, [r7, #56]	@ 0x38
  HIL_DPM_HANDSHAKE_ARRAY_T*        ptHskBlock       = NULL;
 8018596:	2300      	movs	r3, #0
 8018598:	613b      	str	r3, [r7, #16]

  /* Calculate the start address in the DPM */
  uint32_t ulDPMChannelStartAddress  = 0;
 801859a:	2300      	movs	r3, #0
 801859c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t ulDPMChannelStartIdx      = HIL_DPM_SYSTEM_CHANNEL_INDEX;         /* Start of the communication channel definitions */
 801859e:	2300      	movs	r3, #0
 80185a0:	633b      	str	r3, [r7, #48]	@ 0x30

  ulDPMChannelStartAddress  = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannelInfo->ulSizeOfChannel)); /* Start behind the system channel */
 80185a2:	69bb      	ldr	r3, [r7, #24]
 80185a4:	3304      	adds	r3, #4
 80185a6:	4619      	mov	r1, r3
 80185a8:	6878      	ldr	r0, [r7, #4]
 80185aa:	f7fc ff41 	bl	8015430 <HwIfRead32>
 80185ae:	6378      	str	r0, [r7, #52]	@ 0x34
  ptHskBlock                = (HIL_DPM_HANDSHAKE_ARRAY_T*)(ptDevInstance->pbDPM +
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	6a1c      	ldr	r4, [r3, #32]
                              LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSysChannelInfo->ulSizeOfChannel)));
 80185b4:	69bb      	ldr	r3, [r7, #24]
 80185b6:	3304      	adds	r3, #4
 80185b8:	4619      	mov	r1, r3
 80185ba:	6878      	ldr	r0, [r7, #4]
 80185bc:	f7fc ff38 	bl	8015430 <HwIfRead32>
 80185c0:	4603      	mov	r3, r0
  ptHskBlock                = (HIL_DPM_HANDSHAKE_ARRAY_T*)(ptDevInstance->pbDPM +
 80185c2:	4423      	add	r3, r4
 80185c4:	613b      	str	r3, [r7, #16]

  /* Check if we have a following handshake channel. This will be always at position 1 in the
     information structure */
  if(HWIF_READ8(ptDevInstance, ptHskBlockInfo->bChannelType) == HIL_CHANNEL_TYPE_HANDSHAKE)
 80185c6:	697b      	ldr	r3, [r7, #20]
 80185c8:	4619      	mov	r1, r3
 80185ca:	6878      	ldr	r0, [r7, #4]
 80185cc:	f7fc ff02 	bl	80153d4 <HwIfRead8>
 80185d0:	4603      	mov	r3, r0
 80185d2:	2b04      	cmp	r3, #4
 80185d4:	d111      	bne.n	80185fa <cifXCreateChannels+0x92>
  {
    /* There is a handshake block, add the size to the start address */
    ptDevInstance->pbHandshakeBlock = ptDevInstance->pbDPM + ulDPMChannelStartAddress;
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	6a1a      	ldr	r2, [r3, #32]
 80185da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80185dc:	441a      	add	r2, r3
 80185de:	687b      	ldr	r3, [r7, #4]
 80185e0:	661a      	str	r2, [r3, #96]	@ 0x60
    ulDPMChannelStartAddress       += LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptHskBlockInfo->ulSizeOfChannel));
 80185e2:	697b      	ldr	r3, [r7, #20]
 80185e4:	3304      	adds	r3, #4
 80185e6:	4619      	mov	r1, r3
 80185e8:	6878      	ldr	r0, [r7, #4]
 80185ea:	f7fc ff21 	bl	8015430 <HwIfRead32>
 80185ee:	4602      	mov	r2, r0
 80185f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80185f2:	4413      	add	r3, r2
 80185f4:	637b      	str	r3, [r7, #52]	@ 0x34
    ulDPMChannelStartIdx            = HIL_DPM_COM_CHANNEL_START_INDEX;
 80185f6:	2302      	movs	r3, #2
 80185f8:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  /* Iterate over all block definitions. */
  ptChannel = &ptSysChannel->atChannelInfo[ulDPMChannelStartIdx];
 80185fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80185fc:	3303      	adds	r3, #3
 80185fe:	011b      	lsls	r3, r3, #4
 8018600:	69fa      	ldr	r2, [r7, #28]
 8018602:	4413      	add	r3, r2
 8018604:	643b      	str	r3, [r7, #64]	@ 0x40

  /*---------------------------------------------------------*/
  /* Create communication channels depending on the          */
  /* configuration information from the system channel       */
  /*---------------------------------------------------------*/
  for(ulBlockID = ulDPMChannelStartIdx; ulBlockID < HIL_DPM_MAX_SUPPORTED_CHANNELS; ++ulBlockID)
 8018606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018608:	63bb      	str	r3, [r7, #56]	@ 0x38
 801860a:	e1dc      	b.n	80189c6 <cifXCreateChannels+0x45e>
  {
    int fCreateChannel = 0;
 801860c:	2300      	movs	r3, #0
 801860e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check Block types */
    switch(HWIF_READ8(ptDevInstance, ptChannel->tSystem.bChannelType))
 8018610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018612:	4619      	mov	r1, r3
 8018614:	6878      	ldr	r0, [r7, #4]
 8018616:	f7fc fedd 	bl	80153d4 <HwIfRead8>
 801861a:	4603      	mov	r3, r0
 801861c:	2b04      	cmp	r3, #4
 801861e:	d007      	beq.n	8018630 <cifXCreateChannels+0xc8>
 8018620:	2b04      	cmp	r3, #4
 8018622:	db0c      	blt.n	801863e <cifXCreateChannels+0xd6>
 8018624:	3b05      	subs	r3, #5
 8018626:	2b01      	cmp	r3, #1
 8018628:	d809      	bhi.n	801863e <cifXCreateChannels+0xd6>
    {
      case HIL_CHANNEL_TYPE_COMMUNICATION:
      case HIL_CHANNEL_TYPE_APPLICATION:
        /* This is a communication or application channel, create a device for this block */
        fCreateChannel = 1;
 801862a:	2301      	movs	r3, #1
 801862c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 801862e:	e007      	b.n	8018640 <cifXCreateChannels+0xd8>

      case HIL_CHANNEL_TYPE_HANDSHAKE:
        /* Handshake block start address must be remembered for PCI cards to
           access bits in IRQ mode */
        ptDevInstance->pbHandshakeBlock = ptDevInstance->pbDPM + ulDPMChannelStartAddress;
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	6a1a      	ldr	r2, [r3, #32]
 8018634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018636:	441a      	add	r2, r3
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801863c:	e000      	b.n	8018640 <cifXCreateChannels+0xd8>
      case HIL_CHANNEL_TYPE_UNDEFINED:
      case HIL_CHANNEL_TYPE_RESERVED:
      case HIL_CHANNEL_TYPE_SYSTEM:
      default:
        /* Do not process these types */
      break;
 801863e:	bf00      	nop

    } /* end switch */

    /* Check if we have to create a channel */
    if(fCreateChannel)
 8018640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018642:	2b00      	cmp	r3, #0
 8018644:	f000 81af 	beq.w	80189a6 <cifXCreateChannels+0x43e>
    {
      PCHANNELINSTANCE ptChannelInst = NULL;
 8018648:	2300      	movs	r3, #0
 801864a:	60fb      	str	r3, [r7, #12]
      void* pvInitMutex = NULL;
 801864c:	2300      	movs	r3, #0
 801864e:	62bb      	str	r3, [r7, #40]	@ 0x28
      void* pvLock      = NULL;
 8018650:	2300      	movs	r3, #0
 8018652:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Check the new channel is still inside the DPM, to prevent access errors */
      /* if the channel configuration does not match the maximum channel size */
      if( ptDevInstance->ulDPMSize < (LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptChannel->tCom.ulSizeOfChannel)) + ulDPMChannelStartAddress))
 8018654:	687b      	ldr	r3, [r7, #4]
 8018656:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801865a:	3304      	adds	r3, #4
 801865c:	4619      	mov	r1, r3
 801865e:	6878      	ldr	r0, [r7, #4]
 8018660:	f7fc fee6 	bl	8015430 <HwIfRead32>
 8018664:	4602      	mov	r2, r0
 8018666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018668:	4413      	add	r3, r2
 801866a:	429c      	cmp	r4, r3
 801866c:	d20f      	bcs.n	801868e <cifXCreateChannels+0x126>
      {
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801866e:	4ba3      	ldr	r3, [pc, #652]	@ (80188fc <cifXCreateChannels+0x394>)
 8018670:	681b      	ldr	r3, [r3, #0]
 8018672:	f003 0308 	and.w	r3, r3, #8
 8018676:	2b00      	cmp	r3, #0
 8018678:	d005      	beq.n	8018686 <cifXCreateChannels+0x11e>
        {
          USER_Trace(ptDevInstance,
 801867a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801867c:	4aa0      	ldr	r2, [pc, #640]	@ (8018900 <cifXCreateChannels+0x398>)
 801867e:	2108      	movs	r1, #8
 8018680:	6878      	ldr	r0, [r7, #4]
 8018682:	f002 f890 	bl	801a7a6 <USER_Trace>
                     TRACE_LEVEL_ERROR,
                     "Channel (%u) size exceeds the maximum DPM size!",
                     ulChannelID);
        }

        ptDevInstance->lInitError = CIFX_DEV_DPMSIZE_MISMATCH;
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	4a9e      	ldr	r2, [pc, #632]	@ (8018904 <cifXCreateChannels+0x39c>)
 801868a:	64da      	str	r2, [r3, #76]	@ 0x4c

        break;    /* Skip further channel creation */
 801868c:	e19f      	b.n	80189ce <cifXCreateChannels+0x466>
      }

      /* Allocate a channel instance */
      ptChannelInst = (PCHANNELINSTANCE)OS_Memalloc(sizeof(*ptChannelInst));
 801868e:	f44f 70b6 	mov.w	r0, #364	@ 0x16c
 8018692:	f7f7 fb32 	bl	800fcfa <OS_Memalloc>
 8018696:	60f8      	str	r0, [r7, #12]

      if (NULL == ptChannelInst                    ||
 8018698:	68fb      	ldr	r3, [r7, #12]
 801869a:	2b00      	cmp	r3, #0
 801869c:	d00b      	beq.n	80186b6 <cifXCreateChannels+0x14e>
          NULL == (pvInitMutex = OS_CreateMutex()) ||
 801869e:	f7f7 fc4e 	bl	800ff3e <OS_CreateMutex>
 80186a2:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (NULL == ptChannelInst                    ||
 80186a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d005      	beq.n	80186b6 <cifXCreateChannels+0x14e>
          NULL == (pvLock      = OS_CreateLock())  )
 80186aa:	f7f7 fc0d 	bl	800fec8 <OS_CreateLock>
 80186ae:	6278      	str	r0, [r7, #36]	@ 0x24
          NULL == (pvInitMutex = OS_CreateMutex()) ||
 80186b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80186b2:	2b00      	cmp	r3, #0
 80186b4:	d11d      	bne.n	80186f2 <cifXCreateChannels+0x18a>
      {
        lRet = CIFX_INVALID_POINTER;
 80186b6:	4b94      	ldr	r3, [pc, #592]	@ (8018908 <cifXCreateChannels+0x3a0>)
 80186b8:	647b      	str	r3, [r7, #68]	@ 0x44

        OS_Memfree(ptChannelInst);
 80186ba:	68f8      	ldr	r0, [r7, #12]
 80186bc:	f7f7 fb29 	bl	800fd12 <OS_Memfree>
        OS_DeleteMutex(pvInitMutex);
 80186c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80186c2:	f7f7 fc6f 	bl	800ffa4 <OS_DeleteMutex>
        OS_DeleteLock(pvLock);
 80186c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80186c8:	f7f7 fc2e 	bl	800ff28 <OS_DeleteLock>
        ptChannelInst = NULL;
 80186cc:	2300      	movs	r3, #0
 80186ce:	60fb      	str	r3, [r7, #12]
        pvInitMutex   = NULL;
 80186d0:	2300      	movs	r3, #0
 80186d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        pvLock        = NULL;
 80186d4:	2300      	movs	r3, #0
 80186d6:	627b      	str	r3, [r7, #36]	@ 0x24

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80186d8:	4b88      	ldr	r3, [pc, #544]	@ (80188fc <cifXCreateChannels+0x394>)
 80186da:	681b      	ldr	r3, [r3, #0]
 80186dc:	f003 0308 	and.w	r3, r3, #8
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	f000 8160 	beq.w	80189a6 <cifXCreateChannels+0x43e>
        {
          USER_Trace(ptDevInstance,
 80186e6:	4a89      	ldr	r2, [pc, #548]	@ (801890c <cifXCreateChannels+0x3a4>)
 80186e8:	2108      	movs	r1, #8
 80186ea:	6878      	ldr	r0, [r7, #4]
 80186ec:	f002 f85b 	bl	801a7a6 <USER_Trace>
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80186f0:	e159      	b.n	80189a6 <cifXCreateChannels+0x43e>
                    "Error creating channel instance buffer!");
        }

      } else
      {
        OS_Memset(ptChannelInst, 0, sizeof(*ptChannelInst));
 80186f2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80186f6:	2100      	movs	r1, #0
 80186f8:	68f8      	ldr	r0, [r7, #12]
 80186fa:	f7f7 fb23 	bl	800fd44 <OS_Memset>

        ptChannelInst->ulChannelNumber    = ulChannelID;
 80186fe:	68fb      	ldr	r3, [r7, #12]
 8018700:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018702:	611a      	str	r2, [r3, #16]
        ptChannelInst->ulBlockID          = ulBlockID;
 8018704:	68fb      	ldr	r3, [r7, #12]
 8018706:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018708:	615a      	str	r2, [r3, #20]
        ptChannelInst->pbDPMChannelStart  = ptDevInstance->pbDPM + ulDPMChannelStartAddress;
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	6a1a      	ldr	r2, [r3, #32]
 801870e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018710:	441a      	add	r2, r3
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	609a      	str	r2, [r3, #8]
        ptChannelInst->ulDPMChannelLength = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptChannel->tCom.ulSizeOfChannel));
 8018716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018718:	3304      	adds	r3, #4
 801871a:	4619      	mov	r1, r3
 801871c:	6878      	ldr	r0, [r7, #4]
 801871e:	f7fc fe87 	bl	8015430 <HwIfRead32>
 8018722:	4602      	mov	r2, r0
 8018724:	68fb      	ldr	r3, [r7, #12]
 8018726:	60da      	str	r2, [r3, #12]

        /* These Locks/Mutexes are needed during initialization as we want to send packets, etc.
           They need to be removed if the channel is not being created (e.g. wrong channel type) */
        ptChannelInst->pvLock             = pvLock;
 8018728:	68fb      	ldr	r3, [r7, #12]
 801872a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801872c:	619a      	str	r2, [r3, #24]
        ptChannelInst->pvInitMutex        = pvInitMutex;
 801872e:	68fb      	ldr	r3, [r7, #12]
 8018730:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018732:	605a      	str	r2, [r3, #4]
        ptChannelInst->pvDeviceInstance   = (void*)ptDevInstance;
 8018734:	68fb      	ldr	r3, [r7, #12]
 8018736:	687a      	ldr	r2, [r7, #4]
 8018738:	601a      	str	r2, [r3, #0]

        ptChannelInst->ptHandshakeCell    = (HIL_DPM_HANDSHAKE_CELL_T*)&ptHskBlock->atHsk[ulBlockID];
 801873a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801873c:	009b      	lsls	r3, r3, #2
 801873e:	693a      	ldr	r2, [r7, #16]
 8018740:	441a      	add	r2, r3
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
        if((HWIF_READ8(ptDevInstance, ptChannel->tCom.bSizePositionOfHandshake) & HIL_HANDSHAKE_POSITION_MASK) == HIL_HANDSHAKE_POSITION_BEGINNING)
 8018748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801874a:	3302      	adds	r3, #2
 801874c:	4619      	mov	r1, r3
 801874e:	6878      	ldr	r0, [r7, #4]
 8018750:	f7fc fe40 	bl	80153d4 <HwIfRead8>
 8018754:	4603      	mov	r3, r0
 8018756:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801875a:	2b00      	cmp	r3, #0
 801875c:	d104      	bne.n	8018768 <cifXCreateChannels+0x200>
          ptChannelInst->ptHandshakeCell  = (HIL_DPM_HANDSHAKE_CELL_T*)ptChannelInst->pbDPMChannelStart;
 801875e:	68fb      	ldr	r3, [r7, #12]
 8018760:	689a      	ldr	r2, [r3, #8]
 8018762:	68fb      	ldr	r3, [r7, #12]
 8018764:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

        ptChannelInst->bHandshakeWidth    = HWIF_READ8(ptDevInstance, ptChannel->tCom.bSizePositionOfHandshake) & HIL_HANDSHAKE_SIZE_MASK;
 8018768:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801876a:	3302      	adds	r3, #2
 801876c:	4619      	mov	r1, r3
 801876e:	6878      	ldr	r0, [r7, #4]
 8018770:	f7fc fe30 	bl	80153d4 <HwIfRead8>
 8018774:	4603      	mov	r3, r0
 8018776:	f003 030f 	and.w	r3, r3, #15
 801877a:	b2da      	uxtb	r2, r3
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8

        DEV_ReadHostFlags(ptChannelInst, 1);
 8018782:	2101      	movs	r1, #1
 8018784:	68f8      	ldr	r0, [r7, #12]
 8018786:	f7fb fdc4 	bl	8014312 <DEV_ReadHostFlags>
        DEV_ReadHandshakeFlags(ptChannelInst, 0, 0);
 801878a:	2200      	movs	r2, #0
 801878c:	2100      	movs	r1, #0
 801878e:	68f8      	ldr	r0, [r7, #12]
 8018790:	f7fb fe34 	bl	80143fc <DEV_ReadHandshakeFlags>

        /* Read channel layout */
        if (CIFX_NO_ERROR != (lRet = cifXReadChannelLayout(ptDevInstance, ptChannelInst, HWIF_READ8(ptDevInstance, ptSysChannel->atChannelInfo[ulBlockID].tCom.bNumberOfBlocks))))
 8018794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018796:	3303      	adds	r3, #3
 8018798:	011b      	lsls	r3, r3, #4
 801879a:	69fa      	ldr	r2, [r7, #28]
 801879c:	4413      	add	r3, r2
 801879e:	3303      	adds	r3, #3
 80187a0:	4619      	mov	r1, r3
 80187a2:	6878      	ldr	r0, [r7, #4]
 80187a4:	f7fc fe16 	bl	80153d4 <HwIfRead8>
 80187a8:	4603      	mov	r3, r0
 80187aa:	461a      	mov	r2, r3
 80187ac:	68f9      	ldr	r1, [r7, #12]
 80187ae:	6878      	ldr	r0, [r7, #4]
 80187b0:	f7ff f91c 	bl	80179ec <cifXReadChannelLayout>
 80187b4:	6478      	str	r0, [r7, #68]	@ 0x44
 80187b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80187b8:	2b00      	cmp	r3, #0
 80187ba:	d003      	beq.n	80187c4 <cifXCreateChannels+0x25c>
        {
          /* Could not read channel layout, delete the previous allocated channel instance.
           * This will remove all allocated resources of the channel instance. */
          cifXDeleteChannelInstance(ptChannelInst);
 80187bc:	68f8      	ldr	r0, [r7, #12]
 80187be:	f7fc fe4e 	bl	801545e <cifXDeleteChannelInstance>
 80187c2:	e0f0      	b.n	80189a6 <cifXCreateChannels+0x43e>

        } else
        {
          /* Read the host flag once, to keep them in sync with the actual DPM state */
          DEV_ReadHostFlags(ptChannelInst, 1);
 80187c4:	2101      	movs	r1, #1
 80187c6:	68f8      	ldr	r0, [r7, #12]
 80187c8:	f7fb fda3 	bl	8014312 <DEV_ReadHostFlags>
          DEV_ReadHandshakeFlags(ptChannelInst, 0, 0);
 80187cc:	2200      	movs	r2, #0
 80187ce:	2100      	movs	r1, #0
 80187d0:	68f8      	ldr	r0, [r7, #12]
 80187d2:	f7fb fe13 	bl	80143fc <DEV_ReadHandshakeFlags>

          /* Check if we have an communication channel. Than we have to make sure,
             all necessary block are availbale  */

          /* TODO: WHAT HAPPENS IF WE HAVE AN APPLICATION CHANNEL */
          if( HIL_CHANNEL_TYPE_COMMUNICATION != HWIF_READ8(ptDevInstance, ptChannel->tSystem.bChannelType))
 80187d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80187d8:	4619      	mov	r1, r3
 80187da:	6878      	ldr	r0, [r7, #4]
 80187dc:	f7fc fdfa 	bl	80153d4 <HwIfRead8>
 80187e0:	4603      	mov	r3, r0
 80187e2:	2b05      	cmp	r3, #5
 80187e4:	d002      	beq.n	80187ec <cifXCreateChannels+0x284>
          {
            /* We only creating COMMUNICATION Channels at this point */
            fCreateChannel = 0;   /* Skip further processing */
 80187e6:	2300      	movs	r3, #0
 80187e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80187ea:	e024      	b.n	8018836 <cifXCreateChannels+0x2ce>
          } else
          {
            /* We have a Communication channel, check it */
            if( (NULL == ptChannelInst->ptCommonStatusBlock) ||
 80187ec:	68fb      	ldr	r3, [r7, #12]
 80187ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d00d      	beq.n	8018812 <cifXCreateChannels+0x2aa>
                (NULL == ptChannelInst->ptControlBlock)      ||
 80187f6:	68fb      	ldr	r3, [r7, #12]
 80187f8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
            if( (NULL == ptChannelInst->ptCommonStatusBlock) ||
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d008      	beq.n	8018812 <cifXCreateChannels+0x2aa>
                (NULL == ptChannelInst->tSendMbx.ptSendMailboxStart)  ||
 8018800:	68fb      	ldr	r3, [r7, #12]
 8018802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                (NULL == ptChannelInst->ptControlBlock)      ||
 8018804:	2b00      	cmp	r3, #0
 8018806:	d004      	beq.n	8018812 <cifXCreateChannels+0x2aa>
                (NULL == ptChannelInst->tRecvMbx.ptRecvMailboxStart) )
 8018808:	68fb      	ldr	r3, [r7, #12]
 801880a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
                (NULL == ptChannelInst->tSendMbx.ptSendMailboxStart)  ||
 801880e:	2b00      	cmp	r3, #0
 8018810:	d10e      	bne.n	8018830 <cifXCreateChannels+0x2c8>
            {
              /* Channel does not meet minimum system requirements and is ignored */
              fCreateChannel = 0;   /* Skip further processing */
 8018812:	2300      	movs	r3, #0
 8018814:	62fb      	str	r3, [r7, #44]	@ 0x2c

              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018816:	4b39      	ldr	r3, [pc, #228]	@ (80188fc <cifXCreateChannels+0x394>)
 8018818:	681b      	ldr	r3, [r3, #0]
 801881a:	f003 0308 	and.w	r3, r3, #8
 801881e:	2b00      	cmp	r3, #0
 8018820:	d009      	beq.n	8018836 <cifXCreateChannels+0x2ce>
              {
                USER_Trace(ptDevInstance,
 8018822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018824:	4a3a      	ldr	r2, [pc, #232]	@ (8018910 <cifXCreateChannels+0x3a8>)
 8018826:	2108      	movs	r1, #8
 8018828:	6878      	ldr	r0, [r7, #4]
 801882a:	f001 ffbc 	bl	801a7a6 <USER_Trace>
              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801882e:	e002      	b.n	8018836 <cifXCreateChannels+0x2ce>
                          ulBlockID);
              }
            } else
            {
              /* This is a real channel */
              ptChannelInst->fIsChannel = 1;
 8018830:	68fb      	ldr	r3, [r7, #12]
 8018832:	2201      	movs	r2, #1
 8018834:	625a      	str	r2, [r3, #36]	@ 0x24
            }
          }

          /* Check if we have to creat a channel */
          if(fCreateChannel)
 8018836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018838:	2b00      	cmp	r3, #0
 801883a:	f000 80ae 	beq.w	801899a <cifXCreateChannels+0x432>
          {
            /* If a Firmware/Firmware module was loaded.we have to wait until the Stack is READY */
            /* This should prevent the timeout for waiting on CHANNEL-READY! if only a configuration is loaded */
            /* or a channel definition exists without a channel. */
            if( ptDevChannelCfg->fFWLoaded)
 801883e:	683b      	ldr	r3, [r7, #0]
 8018840:	681b      	ldr	r3, [r3, #0]
 8018842:	2b00      	cmp	r3, #0
 8018844:	d02e      	beq.n	80188a4 <cifXCreateChannels+0x33c>
            {
              int fWait = 1;
 8018846:	2301      	movs	r3, #1
 8018848:	623b      	str	r3, [r7, #32]
              if( (ptDevInstance->fModuleLoad) &&
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	691b      	ldr	r3, [r3, #16]
 801884e:	2b00      	cmp	r3, #0
 8018850:	d00c      	beq.n	801886c <cifXCreateChannels+0x304>
                  !(ptDevChannelCfg->atChannelData[ulChannelID].fModuleLoaded))
 8018852:	6839      	ldr	r1, [r7, #0]
 8018854:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018856:	4613      	mov	r3, r2
 8018858:	00db      	lsls	r3, r3, #3
 801885a:	1a9b      	subs	r3, r3, r2
 801885c:	009b      	lsls	r3, r3, #2
 801885e:	440b      	add	r3, r1
 8018860:	3304      	adds	r3, #4
 8018862:	681b      	ldr	r3, [r3, #0]
              if( (ptDevInstance->fModuleLoad) &&
 8018864:	2b00      	cmp	r3, #0
 8018866:	d101      	bne.n	801886c <cifXCreateChannels+0x304>
              {
                fWait = 0;
 8018868:	2300      	movs	r3, #0
 801886a:	623b      	str	r3, [r7, #32]
              }

              if( fWait)
 801886c:	6a3b      	ldr	r3, [r7, #32]
 801886e:	2b00      	cmp	r3, #0
 8018870:	d018      	beq.n	80188a4 <cifXCreateChannels+0x33c>
              {
                /*--------------------------------------------------------*/
                /* We created a new channel, now read firmware information */
                /* Wait until STACK is READY before communicating with it */
                /*--------------------------------------------------------*/
                if (!DEV_WaitForReady_Poll(ptChannelInst, CIFX_TO_FIRMWARE_START))
 8018872:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8018876:	68f8      	ldr	r0, [r7, #12]
 8018878:	f7fb fef2 	bl	8014660 <DEV_WaitForReady_Poll>
 801887c:	4603      	mov	r3, r0
 801887e:	2b00      	cmp	r3, #0
 8018880:	d10c      	bne.n	801889c <cifXCreateChannels+0x334>
                {
                  /* READY failed */
                  if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018882:	4b1e      	ldr	r3, [pc, #120]	@ (80188fc <cifXCreateChannels+0x394>)
 8018884:	681b      	ldr	r3, [r3, #0]
 8018886:	f003 0308 	and.w	r3, r3, #8
 801888a:	2b00      	cmp	r3, #0
 801888c:	d00a      	beq.n	80188a4 <cifXCreateChannels+0x33c>
                  {
                    USER_Trace(ptDevInstance,
 801888e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018890:	4a20      	ldr	r2, [pc, #128]	@ (8018914 <cifXCreateChannels+0x3ac>)
 8018892:	2104      	movs	r1, #4
 8018894:	6878      	ldr	r0, [r7, #4]
 8018896:	f001 ff86 	bl	801a7a6 <USER_Trace>
 801889a:	e003      	b.n	80188a4 <cifXCreateChannels+0x33c>
                              "Error channel not READY, channel = %d)", ulChannelID);
                  }
                } else
                {
                  /* We need the actual state of all channel flags, including our own one */
                  DEV_ReadHostFlags( ptChannelInst, 1);
 801889c:	2101      	movs	r1, #1
 801889e:	68f8      	ldr	r0, [r7, #12]
 80188a0:	f7fb fd37 	bl	8014312 <DEV_ReadHostFlags>
                }
              }
            }

            ++ulChannelID;
 80188a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80188a6:	3301      	adds	r3, #1
 80188a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            ++ptDevInstance->ulCommChannelCount;
 80188aa:	687b      	ldr	r3, [r7, #4]
 80188ac:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80188b0:	1c5a      	adds	r2, r3, #1
 80188b2:	687b      	ldr	r3, [r7, #4]
 80188b4:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
            ptDevInstance->pptCommChannels = (PCHANNELINSTANCE*)OS_Memrealloc(ptDevInstance->pptCommChannels, ptDevInstance->ulCommChannelCount * (uint32_t)sizeof(*ptDevInstance->pptCommChannels));
 80188b8:	687b      	ldr	r3, [r7, #4]
 80188ba:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 80188be:	687b      	ldr	r3, [r7, #4]
 80188c0:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80188c4:	009b      	lsls	r3, r3, #2
 80188c6:	4619      	mov	r1, r3
 80188c8:	4610      	mov	r0, r2
 80188ca:	f7f7 fa2d 	bl	800fd28 <OS_Memrealloc>
 80188ce:	4602      	mov	r2, r0
 80188d0:	687b      	ldr	r3, [r7, #4]
 80188d2:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264

            if (NULL == ptDevInstance->pptCommChannels)
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d11d      	bne.n	801891c <cifXCreateChannels+0x3b4>
            {
              lRet = CIFX_INVALID_POINTER;
 80188e0:	4b09      	ldr	r3, [pc, #36]	@ (8018908 <cifXCreateChannels+0x3a0>)
 80188e2:	647b      	str	r3, [r7, #68]	@ 0x44

              if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80188e4:	4b05      	ldr	r3, [pc, #20]	@ (80188fc <cifXCreateChannels+0x394>)
 80188e6:	681b      	ldr	r3, [r3, #0]
 80188e8:	f003 0308 	and.w	r3, r3, #8
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	d05a      	beq.n	80189a6 <cifXCreateChannels+0x43e>
              {
                USER_Trace(ptDevInstance,
 80188f0:	4a09      	ldr	r2, [pc, #36]	@ (8018918 <cifXCreateChannels+0x3b0>)
 80188f2:	2108      	movs	r1, #8
 80188f4:	6878      	ldr	r0, [r7, #4]
 80188f6:	f001 ff56 	bl	801a7a6 <USER_Trace>
 80188fa:	e054      	b.n	80189a6 <cifXCreateChannels+0x43e>
 80188fc:	20000080 	.word	0x20000080
 8018900:	080226a8 	.word	0x080226a8
 8018904:	800c0026 	.word	0x800c0026
 8018908:	800a0001 	.word	0x800a0001
 801890c:	080226d8 	.word	0x080226d8
 8018910:	08022700 	.word	0x08022700
 8018914:	08022740 	.word	0x08022740
 8018918:	08022768 	.word	0x08022768
                          "Error creating communication channel buffer!");
              }

            } else
            {
              ptDevInstance->pptCommChannels[ptDevInstance->ulCommChannelCount - 1] = ptChannelInst;
 801891c:	687b      	ldr	r3, [r7, #4]
 801891e:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8018928:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801892c:	3b01      	subs	r3, #1
 801892e:	009b      	lsls	r3, r3, #2
 8018930:	4413      	add	r3, r2
 8018932:	68fa      	ldr	r2, [r7, #12]
 8018934:	601a      	str	r2, [r3, #0]

              /* Check ready again including COS flag handling, because we have to handle the COS flags */
              /* If a module firmware was loaded we are waiting before on the channel ready. */
              /* If we have not downloaded a firmware / module we skipping the prior test but we have to */
              /* make sure the channel is READY and we have also to handle COS flags in this case! */
              if( DEV_WaitForReady_Poll(ptChannelInst, 20))
 8018936:	2114      	movs	r1, #20
 8018938:	68f8      	ldr	r0, [r7, #12]
 801893a:	f7fb fe91 	bl	8014660 <DEV_WaitForReady_Poll>
 801893e:	4603      	mov	r3, r0
 8018940:	2b00      	cmp	r3, #0
 8018942:	d030      	beq.n	80189a6 <cifXCreateChannels+0x43e>
              {
                int32_t lTempError = CIFX_NO_ERROR;
 8018944:	2300      	movs	r3, #0
 8018946:	60bb      	str	r3, [r7, #8]
                if ( CIFX_NO_ERROR != (lTempError = cifXReadFirmwareIdent( ptDevInstance,
 8018948:	68fb      	ldr	r3, [r7, #12]
 801894a:	6919      	ldr	r1, [r3, #16]
 801894c:	2300      	movs	r3, #0
 801894e:	2200      	movs	r2, #0
 8018950:	6878      	ldr	r0, [r7, #4]
 8018952:	f7fe f9cf 	bl	8016cf4 <cifXReadFirmwareIdent>
 8018956:	60b8      	str	r0, [r7, #8]
 8018958:	68bb      	ldr	r3, [r7, #8]
 801895a:	2b00      	cmp	r3, #0
 801895c:	d00f      	beq.n	801897e <cifXCreateChannels+0x416>
                                                                           ptChannelInst->ulChannelNumber,
                                                                           NULL,
                                                                           NULL)))
                {
                  if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801895e:	4b26      	ldr	r3, [pc, #152]	@ (80189f8 <cifXCreateChannels+0x490>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	f003 0308 	and.w	r3, r3, #8
 8018966:	2b00      	cmp	r3, #0
 8018968:	d009      	beq.n	801897e <cifXCreateChannels+0x416>
                  {
                    USER_Trace(ptDevInstance,
 801896a:	68fb      	ldr	r3, [r7, #12]
 801896c:	691a      	ldr	r2, [r3, #16]
 801896e:	68bb      	ldr	r3, [r7, #8]
 8018970:	9300      	str	r3, [sp, #0]
 8018972:	4613      	mov	r3, r2
 8018974:	4a21      	ldr	r2, [pc, #132]	@ (80189fc <cifXCreateChannels+0x494>)
 8018976:	2108      	movs	r1, #8
 8018978:	6878      	ldr	r0, [r7, #4]
 801897a:	f001 ff14 	bl	801a7a6 <USER_Trace>
                              TRACE_LEVEL_ERROR,
                              "Failed to read firmware identification for channel = %d, error: 0x%08X", ptChannelInst->ulChannelNumber, lTempError);
                  }
                }

                if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 801897e:	4b1e      	ldr	r3, [pc, #120]	@ (80189f8 <cifXCreateChannels+0x490>)
 8018980:	681b      	ldr	r3, [r3, #0]
 8018982:	f003 0302 	and.w	r3, r3, #2
 8018986:	2b00      	cmp	r3, #0
 8018988:	d00d      	beq.n	80189a6 <cifXCreateChannels+0x43e>
                {
                  USER_Trace(ptDevInstance,
 801898a:	68fb      	ldr	r3, [r7, #12]
 801898c:	691b      	ldr	r3, [r3, #16]
 801898e:	4a1c      	ldr	r2, [pc, #112]	@ (8018a00 <cifXCreateChannels+0x498>)
 8018990:	2102      	movs	r1, #2
 8018992:	6878      	ldr	r0, [r7, #4]
 8018994:	f001 ff07 	bl	801a7a6 <USER_Trace>
 8018998:	e005      	b.n	80189a6 <cifXCreateChannels+0x43e>
                            "Device successfully created for channel = %d", ptChannelInst->ulChannelNumber);
                }
              }
            }

          } else if( NULL != ptChannelInst )
 801899a:	68fb      	ldr	r3, [r7, #12]
 801899c:	2b00      	cmp	r3, #0
 801899e:	d002      	beq.n	80189a6 <cifXCreateChannels+0x43e>
          {
            /* We have not created a channel, delete the previous allocated channel instance */
            cifXDeleteChannelInstance(ptChannelInst);
 80189a0:	68f8      	ldr	r0, [r7, #12]
 80189a2:	f7fc fd5c 	bl	801545e <cifXDeleteChannelInstance>
        }
      }
    }

    /* Next Block */
    ulDPMChannelStartAddress += LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptChannel->tCom.ulSizeOfChannel));
 80189a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80189a8:	3304      	adds	r3, #4
 80189aa:	4619      	mov	r1, r3
 80189ac:	6878      	ldr	r0, [r7, #4]
 80189ae:	f7fc fd3f 	bl	8015430 <HwIfRead32>
 80189b2:	4602      	mov	r2, r0
 80189b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80189b6:	4413      	add	r3, r2
 80189b8:	637b      	str	r3, [r7, #52]	@ 0x34
    ptChannel++;
 80189ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80189bc:	3310      	adds	r3, #16
 80189be:	643b      	str	r3, [r7, #64]	@ 0x40
  for(ulBlockID = ulDPMChannelStartIdx; ulBlockID < HIL_DPM_MAX_SUPPORTED_CHANNELS; ++ulBlockID)
 80189c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189c2:	3301      	adds	r3, #1
 80189c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80189c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189c8:	2b07      	cmp	r3, #7
 80189ca:	f67f ae1f 	bls.w	801860c <cifXCreateChannels+0xa4>
  }

  if( (g_ulTraceLevel & TRACE_LEVEL_INFO) &&
 80189ce:	4b0a      	ldr	r3, [pc, #40]	@ (80189f8 <cifXCreateChannels+0x490>)
 80189d0:	681b      	ldr	r3, [r3, #0]
 80189d2:	f003 0302 	and.w	r3, r3, #2
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	d009      	beq.n	80189ee <cifXCreateChannels+0x486>
      (0 == ptDevInstance->ulCommChannelCount) )
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
  if( (g_ulTraceLevel & TRACE_LEVEL_INFO) &&
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d104      	bne.n	80189ee <cifXCreateChannels+0x486>
  {
    USER_Trace(ptDevInstance,
 80189e4:	4a07      	ldr	r2, [pc, #28]	@ (8018a04 <cifXCreateChannels+0x49c>)
 80189e6:	2102      	movs	r1, #2
 80189e8:	6878      	ldr	r0, [r7, #4]
 80189ea:	f001 fedc 	bl	801a7a6 <USER_Trace>
               TRACE_LEVEL_INFO,
               "NO CHANNEL INFORMATION FOUND, No devices created!");
  }

  return lRet;
 80189ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80189f0:	4618      	mov	r0, r3
 80189f2:	374c      	adds	r7, #76	@ 0x4c
 80189f4:	46bd      	mov	sp, r7
 80189f6:	bd90      	pop	{r4, r7, pc}
 80189f8:	20000080 	.word	0x20000080
 80189fc:	08022798 	.word	0x08022798
 8018a00:	080227e0 	.word	0x080227e0
 8018a04:	08022810 	.word	0x08022810

08018a08 <cifXCheckIRQEnable>:
/*! Check for IRQ enable
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXCheckIRQEnable(PDEVICEINSTANCE ptDevInstance)
{
 8018a08:	b580      	push	{r7, lr}
 8018a0a:	b08c      	sub	sp, #48	@ 0x30
 8018a0c:	af00      	add	r7, sp, #0
 8018a0e:	6078      	str	r0, [r7, #4]
  CIFX_DEVICE_INFORMATION tDevInfo;
  int32_t lRet = CIFX_NO_ERROR;
 8018a10:	2300      	movs	r3, #0
 8018a12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  OS_Memset(&tDevInfo, 0, sizeof(tDevInfo));
 8018a14:	f107 0308 	add.w	r3, r7, #8
 8018a18:	2210      	movs	r2, #16
 8018a1a:	2100      	movs	r1, #0
 8018a1c:	4618      	mov	r0, r3
 8018a1e:	f7f7 f991 	bl	800fd44 <OS_Memset>

  /* Initialize file information structure */
  tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018a26:	60bb      	str	r3, [r7, #8]
  tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018a2c:	60fb      	str	r3, [r7, #12]
  tDevInfo.ulChannel        = CIFX_SYSTEM_DEVICE;
 8018a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8018a32:	613b      	str	r3, [r7, #16]
  tDevInfo.ptDeviceInstance = ptDevInstance;
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	617b      	str	r3, [r7, #20]

  /* Ask for interrupt handling */
  if(0 != (ptDevInstance->fIrqEnabled = USER_GetInterruptEnable(&tDevInfo)))
 8018a38:	f107 0308 	add.w	r3, r7, #8
 8018a3c:	4618      	mov	r0, r3
 8018a3e:	f001 fe9c 	bl	801a77a <USER_GetInterruptEnable>
 8018a42:	4602      	mov	r2, r0
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	609a      	str	r2, [r3, #8]
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	689b      	ldr	r3, [r3, #8]
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	f000 8083 	beq.w	8018b58 <cifXCheckIRQEnable+0x150>
  {
    PCHANNELINSTANCE ptChannelInst = &ptDevInstance->tSystemDevice;
 8018a52:	687b      	ldr	r3, [r7, #4]
 8018a54:	33f4      	adds	r3, #244	@ 0xf4
 8018a56:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t         ulChannel     = 0;
 8018a58:	2300      	movs	r3, #0
 8018a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t         ulSync;

    /* create all synch events */
    for(ulSync = 0; ulSync < sizeof(ptDevInstance->tSyncData.ahSyncBitEvents) / sizeof(ptDevInstance->tSyncData.ahSyncBitEvents[0]); ++ulSync)
 8018a5c:	2300      	movs	r3, #0
 8018a5e:	623b      	str	r3, [r7, #32]
 8018a60:	e021      	b.n	8018aa6 <cifXCheckIRQEnable+0x9e>
    {
      if (NULL == (ptDevInstance->tSyncData.ahSyncBitEvents[ulSync] = OS_CreateEvent()))
 8018a62:	f7f7 faa9 	bl	800ffb8 <OS_CreateEvent>
 8018a66:	4601      	mov	r1, r0
 8018a68:	687a      	ldr	r2, [r7, #4]
 8018a6a:	6a3b      	ldr	r3, [r7, #32]
 8018a6c:	339c      	adds	r3, #156	@ 0x9c
 8018a6e:	009b      	lsls	r3, r3, #2
 8018a70:	4413      	add	r3, r2
 8018a72:	6099      	str	r1, [r3, #8]
 8018a74:	687a      	ldr	r2, [r7, #4]
 8018a76:	6a3b      	ldr	r3, [r7, #32]
 8018a78:	339c      	adds	r3, #156	@ 0x9c
 8018a7a:	009b      	lsls	r3, r3, #2
 8018a7c:	4413      	add	r3, r2
 8018a7e:	689b      	ldr	r3, [r3, #8]
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d10d      	bne.n	8018aa0 <cifXCheckIRQEnable+0x98>
      {
        lRet = CIFX_INVALID_POINTER;
 8018a84:	4b37      	ldr	r3, [pc, #220]	@ (8018b64 <cifXCheckIRQEnable+0x15c>)
 8018a86:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018a88:	4b37      	ldr	r3, [pc, #220]	@ (8018b68 <cifXCheckIRQEnable+0x160>)
 8018a8a:	681b      	ldr	r3, [r3, #0]
 8018a8c:	f003 0308 	and.w	r3, r3, #8
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d00c      	beq.n	8018aae <cifXCheckIRQEnable+0xa6>
        {
          USER_Trace(ptDevInstance,
 8018a94:	4a35      	ldr	r2, [pc, #212]	@ (8018b6c <cifXCheckIRQEnable+0x164>)
 8018a96:	2108      	movs	r1, #8
 8018a98:	6878      	ldr	r0, [r7, #4]
 8018a9a:	f001 fe84 	bl	801a7a6 <USER_Trace>
                    TRACE_LEVEL_ERROR,
                    "Error creating sync event buffer!");
        }

        break;
 8018a9e:	e006      	b.n	8018aae <cifXCheckIRQEnable+0xa6>
    for(ulSync = 0; ulSync < sizeof(ptDevInstance->tSyncData.ahSyncBitEvents) / sizeof(ptDevInstance->tSyncData.ahSyncBitEvents[0]); ++ulSync)
 8018aa0:	6a3b      	ldr	r3, [r7, #32]
 8018aa2:	3301      	adds	r3, #1
 8018aa4:	623b      	str	r3, [r7, #32]
 8018aa6:	6a3b      	ldr	r3, [r7, #32]
 8018aa8:	2b0f      	cmp	r3, #15
 8018aaa:	d9da      	bls.n	8018a62 <cifXCheckIRQEnable+0x5a>
 8018aac:	e000      	b.n	8018ab0 <cifXCheckIRQEnable+0xa8>
        break;
 8018aae:	bf00      	nop
      }
    }

    if (CIFX_NO_ERROR == lRet)
 8018ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	d150      	bne.n	8018b58 <cifXCheckIRQEnable+0x150>
    {
      /* Create events for all channels */
      do
      {
        uint32_t ulHandshakeWidth = 8;
 8018ab6:	2308      	movs	r3, #8
 8018ab8:	61fb      	str	r3, [r7, #28]
        uint32_t ulIdx            = 0;
 8018aba:	2300      	movs	r3, #0
 8018abc:	61bb      	str	r3, [r7, #24]

        /* Create interrupt events if we are working in interrupt mode */
        if(ptChannelInst->bHandshakeWidth == HIL_HANDSHAKE_SIZE_16BIT)
 8018abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ac0:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8018ac4:	2b02      	cmp	r3, #2
 8018ac6:	d101      	bne.n	8018acc <cifXCheckIRQEnable+0xc4>
        {
          ulHandshakeWidth = 16;
 8018ac8:	2310      	movs	r3, #16
 8018aca:	61fb      	str	r3, [r7, #28]
        }

        for(ulIdx = 0; ulIdx < ulHandshakeWidth; ++ulIdx)
 8018acc:	2300      	movs	r3, #0
 8018ace:	61bb      	str	r3, [r7, #24]
 8018ad0:	e021      	b.n	8018b16 <cifXCheckIRQEnable+0x10e>
        {
          if (NULL == (ptChannelInst->ahHandshakeBitEvents[ulIdx] = OS_CreateEvent()))
 8018ad2:	f7f7 fa71 	bl	800ffb8 <OS_CreateEvent>
 8018ad6:	4601      	mov	r1, r0
 8018ad8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018ada:	69bb      	ldr	r3, [r7, #24]
 8018adc:	333e      	adds	r3, #62	@ 0x3e
 8018ade:	009b      	lsls	r3, r3, #2
 8018ae0:	4413      	add	r3, r2
 8018ae2:	6059      	str	r1, [r3, #4]
 8018ae4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018ae6:	69bb      	ldr	r3, [r7, #24]
 8018ae8:	333e      	adds	r3, #62	@ 0x3e
 8018aea:	009b      	lsls	r3, r3, #2
 8018aec:	4413      	add	r3, r2
 8018aee:	685b      	ldr	r3, [r3, #4]
 8018af0:	2b00      	cmp	r3, #0
 8018af2:	d10d      	bne.n	8018b10 <cifXCheckIRQEnable+0x108>
          {
            lRet = CIFX_INVALID_POINTER;
 8018af4:	4b1b      	ldr	r3, [pc, #108]	@ (8018b64 <cifXCheckIRQEnable+0x15c>)
 8018af6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018af8:	4b1b      	ldr	r3, [pc, #108]	@ (8018b68 <cifXCheckIRQEnable+0x160>)
 8018afa:	681b      	ldr	r3, [r3, #0]
 8018afc:	f003 0308 	and.w	r3, r3, #8
 8018b00:	2b00      	cmp	r3, #0
 8018b02:	d00d      	beq.n	8018b20 <cifXCheckIRQEnable+0x118>
            {
              USER_Trace(ptDevInstance,
 8018b04:	4a1a      	ldr	r2, [pc, #104]	@ (8018b70 <cifXCheckIRQEnable+0x168>)
 8018b06:	2108      	movs	r1, #8
 8018b08:	6878      	ldr	r0, [r7, #4]
 8018b0a:	f001 fe4c 	bl	801a7a6 <USER_Trace>
                        TRACE_LEVEL_ERROR,
                        "Error creating interrupt event buffer!");
            }

            break;
 8018b0e:	e007      	b.n	8018b20 <cifXCheckIRQEnable+0x118>
        for(ulIdx = 0; ulIdx < ulHandshakeWidth; ++ulIdx)
 8018b10:	69bb      	ldr	r3, [r7, #24]
 8018b12:	3301      	adds	r3, #1
 8018b14:	61bb      	str	r3, [r7, #24]
 8018b16:	69ba      	ldr	r2, [r7, #24]
 8018b18:	69fb      	ldr	r3, [r7, #28]
 8018b1a:	429a      	cmp	r2, r3
 8018b1c:	d3d9      	bcc.n	8018ad2 <cifXCheckIRQEnable+0xca>
 8018b1e:	e000      	b.n	8018b22 <cifXCheckIRQEnable+0x11a>
            break;
 8018b20:	bf00      	nop
          }
        }

        /* Stop processing of further channels if lRet is set. */
        if (CIFX_NO_ERROR != lRet)
 8018b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018b24:	2b00      	cmp	r3, #0
 8018b26:	d116      	bne.n	8018b56 <cifXCheckIRQEnable+0x14e>
          break;

        /* Check if we have such a channel */
        if(ulChannel < ptDevInstance->ulCommChannelCount)
 8018b28:	687b      	ldr	r3, [r7, #4]
 8018b2a:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8018b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018b30:	429a      	cmp	r2, r3
 8018b32:	d207      	bcs.n	8018b44 <cifXCheckIRQEnable+0x13c>
          ptChannelInst = ptDevInstance->pptCommChannels[ulChannel];
 8018b34:	687b      	ldr	r3, [r7, #4]
 8018b36:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8018b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b3c:	009b      	lsls	r3, r3, #2
 8018b3e:	4413      	add	r3, r2
 8018b40:	681b      	ldr	r3, [r3, #0]
 8018b42:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Note: Check for <= as we are additionally evaluating the system channel */
      } while(ulChannel++ < ptDevInstance->ulCommChannelCount);
 8018b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b46:	1c5a      	adds	r2, r3, #1
 8018b48:	627a      	str	r2, [r7, #36]	@ 0x24
 8018b4a:	687a      	ldr	r2, [r7, #4]
 8018b4c:	f8d2 2260 	ldr.w	r2, [r2, #608]	@ 0x260
 8018b50:	4293      	cmp	r3, r2
 8018b52:	d3b0      	bcc.n	8018ab6 <cifXCheckIRQEnable+0xae>
 8018b54:	e000      	b.n	8018b58 <cifXCheckIRQEnable+0x150>
          break;
 8018b56:	bf00      	nop
    }
  }

  return lRet;
 8018b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8018b5a:	4618      	mov	r0, r3
 8018b5c:	3730      	adds	r7, #48	@ 0x30
 8018b5e:	46bd      	mov	sp, r7
 8018b60:	bd80      	pop	{r7, pc}
 8018b62:	bf00      	nop
 8018b64:	800a0001 	.word	0x800a0001
 8018b68:	20000080 	.word	0x20000080
 8018b6c:	08022844 	.word	0x08022844
 8018b70:	08022868 	.word	0x08022868

08018b74 <cifXCheckCachedBufferEnable>:
/*! Check for enable cached IO buffer access
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXCheckCachedBufferEnable(PDEVICEINSTANCE ptDevInstance)
{
 8018b74:	b580      	push	{r7, lr}
 8018b76:	b088      	sub	sp, #32
 8018b78:	af00      	add	r7, sp, #0
 8018b7a:	6078      	str	r0, [r7, #4]
  CIFX_DEVICE_INFORMATION tDevInfo;
  int32_t                 lRet = CIFX_NO_ERROR;
 8018b7c:	2300      	movs	r3, #0
 8018b7e:	61fb      	str	r3, [r7, #28]
  int                     iCachedState = 0;
 8018b80:	2300      	movs	r3, #0
 8018b82:	61bb      	str	r3, [r7, #24]

  OS_Memset(&tDevInfo, 0, sizeof(tDevInfo));
 8018b84:	f107 0308 	add.w	r3, r7, #8
 8018b88:	2210      	movs	r2, #16
 8018b8a:	2100      	movs	r1, #0
 8018b8c:	4618      	mov	r0, r3
 8018b8e:	f7f7 f8d9 	bl	800fd44 <OS_Memset>

  /* Initialize file information structure */
  tDevInfo.ulDeviceNumber   = ptDevInstance->ulDeviceNumber;
 8018b92:	687b      	ldr	r3, [r7, #4]
 8018b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018b96:	60bb      	str	r3, [r7, #8]
  tDevInfo.ulSerialNumber   = ptDevInstance->ulSerialNumber;
 8018b98:	687b      	ldr	r3, [r7, #4]
 8018b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018b9c:	60fb      	str	r3, [r7, #12]
  tDevInfo.ulChannel        = CIFX_SYSTEM_DEVICE;
 8018b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8018ba2:	613b      	str	r3, [r7, #16]
  tDevInfo.ptDeviceInstance = ptDevInstance;
 8018ba4:	687b      	ldr	r3, [r7, #4]
 8018ba6:	617b      	str	r3, [r7, #20]

  /* Ask for cached IO buffer access */
  iCachedState = USER_GetCachedIOBufferMode(&tDevInfo);
 8018ba8:	f107 0308 	add.w	r3, r7, #8
 8018bac:	4618      	mov	r0, r3
 8018bae:	f001 fdef 	bl	801a790 <USER_GetCachedIOBufferMode>
 8018bb2:	61b8      	str	r0, [r7, #24]
 8018bb4:	69bb      	ldr	r3, [r7, #24]
  switch (iCachedState)
 8018bb6:	2b01      	cmp	r3, #1
 8018bb8:	d804      	bhi.n	8018bc4 <cifXCheckCachedBufferEnable+0x50>
  {
    case eCACHED_MODE_ON:
    case eCACHED_MODE_OFF:
      /* Store the information in the device structure */
      ptDevInstance->fCachedMemAccess = iCachedState;
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	69ba      	ldr	r2, [r7, #24]
 8018bbe:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
    break;
 8018bc2:	e00d      	b.n	8018be0 <cifXCheckCachedBufferEnable+0x6c>

    default:
      lRet = CIFX_INVALID_PARAMETER;
 8018bc4:	4b09      	ldr	r3, [pc, #36]	@ (8018bec <cifXCheckCachedBufferEnable+0x78>)
 8018bc6:	61fb      	str	r3, [r7, #28]
      if (g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018bc8:	4b09      	ldr	r3, [pc, #36]	@ (8018bf0 <cifXCheckCachedBufferEnable+0x7c>)
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	f003 0308 	and.w	r3, r3, #8
 8018bd0:	2b00      	cmp	r3, #0
 8018bd2:	d004      	beq.n	8018bde <cifXCheckCachedBufferEnable+0x6a>
      {
        USER_Trace(ptDevInstance,
 8018bd4:	4a07      	ldr	r2, [pc, #28]	@ (8018bf4 <cifXCheckCachedBufferEnable+0x80>)
 8018bd6:	2108      	movs	r1, #8
 8018bd8:	6878      	ldr	r0, [r7, #4]
 8018bda:	f001 fde4 	bl	801a7a6 <USER_Trace>
                   TRACE_LEVEL_ERROR,
                   "USER_GetCachedIOBufferMode() returned invalid caching mode");
      }
    break;
 8018bde:	bf00      	nop
  }

  return lRet;
 8018be0:	69fb      	ldr	r3, [r7, #28]
}
 8018be2:	4618      	mov	r0, r3
 8018be4:	3720      	adds	r7, #32
 8018be6:	46bd      	mov	sp, r7
 8018be8:	bd80      	pop	{r7, pc}
 8018bea:	bf00      	nop
 8018bec:	800a0005 	.word	0x800a0005
 8018bf0:	20000080 	.word	0x20000080
 8018bf4:	08022890 	.word	0x08022890

08018bf8 <cifXIsBaseOSModule>:
/*! Check is BASE OS module running
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXIsBaseOSModule(PDEVICEINSTANCE ptDevInstance)
{
 8018bf8:	b580      	push	{r7, lr}
 8018bfa:	b084      	sub	sp, #16
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	6078      	str	r0, [r7, #4]
  HIL_DPM_SYSTEM_CHANNEL_T*  ptSystemChannel = (HIL_DPM_SYSTEM_CHANNEL_T*)(ptDevInstance->tSystemDevice.pbDPMChannelStart);
 8018c00:	687b      	ldr	r3, [r7, #4]
 8018c02:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8018c06:	60fb      	str	r3, [r7, #12]

  ptDevInstance->fModuleLoad = 0;
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	2200      	movs	r2, #0
 8018c0c:	611a      	str	r2, [r3, #16]
  if( 0 != (0x80000000 & LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSystemChannel->tSystemState.ulSystemStatus))))
 8018c0e:	68fb      	ldr	r3, [r7, #12]
 8018c10:	33c4      	adds	r3, #196	@ 0xc4
 8018c12:	4619      	mov	r1, r3
 8018c14:	6878      	ldr	r0, [r7, #4]
 8018c16:	f7fc fc0b 	bl	8015430 <HwIfRead32>
 8018c1a:	4603      	mov	r3, r0
 8018c1c:	2b00      	cmp	r3, #0
 8018c1e:	da02      	bge.n	8018c26 <cifXIsBaseOSModule+0x2e>
    ptDevInstance->fModuleLoad = 1;
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	2201      	movs	r2, #1
 8018c24:	611a      	str	r2, [r3, #16]

  return CIFX_NO_ERROR;
 8018c26:	2300      	movs	r3, #0
}
 8018c28:	4618      	mov	r0, r3
 8018c2a:	3710      	adds	r7, #16
 8018c2c:	46bd      	mov	sp, r7
 8018c2e:	bd80      	pop	{r7, pc}

08018c30 <cifXEvaluateDeviceType>:
/*! Evaluate device type
*   \param ptDevInstance Instance to start up
*   \return SUCCESS_HIL_OK if device type is OK                              */
/*****************************************************************************/
static int32_t cifXEvaluateDeviceType(PDEVICEINSTANCE ptDevInstance)
{
 8018c30:	b590      	push	{r4, r7, lr}
 8018c32:	b08d      	sub	sp, #52	@ 0x34
 8018c34:	af04      	add	r7, sp, #16
 8018c36:	6078      	str	r0, [r7, #4]
     eCIFX_DEVICE_DONT_TOUCH:
     Evaluate the current state of the device without changing anything

  */

  int32_t lRet = CIFX_INVALID_BOARD;
 8018c38:	4b78      	ldr	r3, [pc, #480]	@ (8018e1c <cifXEvaluateDeviceType+0x1ec>)
 8018c3a:	61fb      	str	r3, [r7, #28]
  /*-----------------------------------------------------------*/
  /* Check for FLASH based device                              */
  /* and                                                       */
  /* Check for DON'T TOUCH device                              */
  /*-----------------------------------------------------------*/
  if( (eCIFX_DEVICE_FLASH_BASED == ptDevInstance->eDeviceType) ||
 8018c3c:	687b      	ldr	r3, [r7, #4]
 8018c3e:	7d1b      	ldrb	r3, [r3, #20]
 8018c40:	2b03      	cmp	r3, #3
 8018c42:	d003      	beq.n	8018c4c <cifXEvaluateDeviceType+0x1c>
      (eCIFX_DEVICE_DONT_TOUCH  == ptDevInstance->eDeviceType))
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	7d1b      	ldrb	r3, [r3, #20]
  if( (eCIFX_DEVICE_FLASH_BASED == ptDevInstance->eDeviceType) ||
 8018c48:	2b04      	cmp	r3, #4
 8018c4a:	d14b      	bne.n	8018ce4 <cifXEvaluateDeviceType+0xb4>
  {
    /* In both cases we expect to have a valid cookie on the beginning of the DPM */
    char szCookie[5];

    OS_Memset(szCookie, 0, sizeof(szCookie));
 8018c4c:	f107 0314 	add.w	r3, r7, #20
 8018c50:	2205      	movs	r2, #5
 8018c52:	2100      	movs	r1, #0
 8018c54:	4618      	mov	r0, r3
 8018c56:	f7f7 f875 	bl	800fd44 <OS_Memset>

    HWIF_READN(ptDevInstance, szCookie, ptDevInstance->pbDPM, 4);
 8018c5a:	687b      	ldr	r3, [r7, #4]
 8018c5c:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	6a1a      	ldr	r2, [r3, #32]
 8018c64:	f107 0314 	add.w	r3, r7, #20
 8018c68:	2104      	movs	r1, #4
 8018c6a:	9100      	str	r1, [sp, #0]
 8018c6c:	6879      	ldr	r1, [r7, #4]
 8018c6e:	2000      	movs	r0, #0
 8018c70:	47a0      	blx	r4

    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018c72:	4b6b      	ldr	r3, [pc, #428]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018c74:	681b      	ldr	r3, [r3, #0]
 8018c76:	f003 0301 	and.w	r3, r3, #1
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d00e      	beq.n	8018c9c <cifXEvaluateDeviceType+0x6c>
    {
      if(eCIFX_DEVICE_FLASH_BASED == ptDevInstance->eDeviceType)
 8018c7e:	687b      	ldr	r3, [r7, #4]
 8018c80:	7d1b      	ldrb	r3, [r3, #20]
 8018c82:	2b03      	cmp	r3, #3
 8018c84:	d105      	bne.n	8018c92 <cifXEvaluateDeviceType+0x62>
      {
        USER_Trace(ptDevInstance,
 8018c86:	4a67      	ldr	r2, [pc, #412]	@ (8018e24 <cifXEvaluateDeviceType+0x1f4>)
 8018c88:	2101      	movs	r1, #1
 8018c8a:	6878      	ldr	r0, [r7, #4]
 8018c8c:	f001 fd8b 	bl	801a7a6 <USER_Trace>
 8018c90:	e004      	b.n	8018c9c <cifXEvaluateDeviceType+0x6c>
                   TRACE_LEVEL_DEBUG,
                   "Device Type is fix defined to: eCIFX_DEVICE_FLASH_BASED");
      }else
      {
        USER_Trace(ptDevInstance,
 8018c92:	4a65      	ldr	r2, [pc, #404]	@ (8018e28 <cifXEvaluateDeviceType+0x1f8>)
 8018c94:	2101      	movs	r1, #1
 8018c96:	6878      	ldr	r0, [r7, #4]
 8018c98:	f001 fd85 	bl	801a7a6 <USER_Trace>
                   "Device Type is fix defined to: eCIFX_DEVICE_DONT_TOUCH");
      }
    }

    /* Check for a valid cookie */
    if( (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_BSL_STR)) ||
 8018c9c:	f107 0314 	add.w	r3, r7, #20
 8018ca0:	4962      	ldr	r1, [pc, #392]	@ (8018e2c <cifXEvaluateDeviceType+0x1fc>)
 8018ca2:	4618      	mov	r0, r3
 8018ca4:	f7f7 fa46 	bl	8010134 <OS_Strcmp>
 8018ca8:	4603      	mov	r3, r0
 8018caa:	2b00      	cmp	r3, #0
 8018cac:	d008      	beq.n	8018cc0 <cifXEvaluateDeviceType+0x90>
        (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_FW_STR)) )
 8018cae:	f107 0314 	add.w	r3, r7, #20
 8018cb2:	495f      	ldr	r1, [pc, #380]	@ (8018e30 <cifXEvaluateDeviceType+0x200>)
 8018cb4:	4618      	mov	r0, r3
 8018cb6:	f7f7 fa3d 	bl	8010134 <OS_Strcmp>
 8018cba:	4603      	mov	r3, r0
    if( (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_BSL_STR)) ||
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d102      	bne.n	8018cc6 <cifXEvaluateDeviceType+0x96>
    {
      /* Return the configured device type device */
      lRet = CIFX_NO_ERROR;
 8018cc0:	2300      	movs	r3, #0
 8018cc2:	61fb      	str	r3, [r7, #28]
  {
 8018cc4:	e0a4      	b.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
    }else
    {
      USER_Trace( ptDevInstance,
            TRACE_LEVEL_ERROR,
            "Detect device type, invalid cookie found! (cookie='%02X','%02X','%02X','%02X')",
            szCookie[0],
 8018cc6:	7d3b      	ldrb	r3, [r7, #20]
      USER_Trace( ptDevInstance,
 8018cc8:	4618      	mov	r0, r3
            szCookie[1],
 8018cca:	7d7b      	ldrb	r3, [r7, #21]
            szCookie[2],
 8018ccc:	7dba      	ldrb	r2, [r7, #22]
            szCookie[3]);
 8018cce:	7df9      	ldrb	r1, [r7, #23]
      USER_Trace( ptDevInstance,
 8018cd0:	9102      	str	r1, [sp, #8]
 8018cd2:	9201      	str	r2, [sp, #4]
 8018cd4:	9300      	str	r3, [sp, #0]
 8018cd6:	4603      	mov	r3, r0
 8018cd8:	4a56      	ldr	r2, [pc, #344]	@ (8018e34 <cifXEvaluateDeviceType+0x204>)
 8018cda:	2108      	movs	r1, #8
 8018cdc:	6878      	ldr	r0, [r7, #4]
 8018cde:	f001 fd62 	bl	801a7a6 <USER_Trace>
  {
 8018ce2:	e095      	b.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
    }

  /*-----------------------------------------------------------*/
  /* Check for RAM based device                              */
  /*-----------------------------------------------------------*/
  }else if( eCIFX_DEVICE_RAM_BASED == ptDevInstance->eDeviceType)
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	7d1b      	ldrb	r3, [r3, #20]
 8018ce8:	2b02      	cmp	r3, #2
 8018cea:	d10d      	bne.n	8018d08 <cifXEvaluateDeviceType+0xd8>
  {
    /* RAM based devices are always started by a hardware reset, followed by a BSL / FW download */
    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018cec:	4b4c      	ldr	r3, [pc, #304]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018cee:	681b      	ldr	r3, [r3, #0]
 8018cf0:	f003 0301 	and.w	r3, r3, #1
 8018cf4:	2b00      	cmp	r3, #0
 8018cf6:	d004      	beq.n	8018d02 <cifXEvaluateDeviceType+0xd2>
    {
      USER_Trace(ptDevInstance,
 8018cf8:	4a4f      	ldr	r2, [pc, #316]	@ (8018e38 <cifXEvaluateDeviceType+0x208>)
 8018cfa:	2101      	movs	r1, #1
 8018cfc:	6878      	ldr	r0, [r7, #4]
 8018cfe:	f001 fd52 	bl	801a7a6 <USER_Trace>
                 TRACE_LEVEL_DEBUG,
                 "Device Type is fixed defined to: eCIFX_DEVICE_RAM_BASED");
    }

    /* Evaluation OK */
    lRet = CIFX_NO_ERROR;
 8018d02:	2300      	movs	r3, #0
 8018d04:	61fb      	str	r3, [r7, #28]
 8018d06:	e083      	b.n	8018e10 <cifXEvaluateDeviceType+0x1e0>

  /*-----------------------------------------------------------*/
  /* Try to autodetect the device type                         */
  /*-----------------------------------------------------------*/
  }else if( eCIFX_DEVICE_AUTODETECT == ptDevInstance->eDeviceType)
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	7d1b      	ldrb	r3, [r3, #20]
 8018d0c:	2b00      	cmp	r3, #0
 8018d0e:	d17f      	bne.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
  {
    /* Check for PCI hardware first */
    if(ptDevInstance->fPCICard)
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	68db      	ldr	r3, [r3, #12]
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d010      	beq.n	8018d3a <cifXEvaluateDeviceType+0x10a>
    {
      /* All current PCI cards are RAM based, so default to RAM
         NOTE: If the user builds a flash based PCI card, he must pass
               eCIFX_DEVICE_AUTODETECT */

      if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018d18:	4b41      	ldr	r3, [pc, #260]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018d1a:	681b      	ldr	r3, [r3, #0]
 8018d1c:	f003 0301 	and.w	r3, r3, #1
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d004      	beq.n	8018d2e <cifXEvaluateDeviceType+0xfe>
      {
        USER_Trace(ptDevInstance,
 8018d24:	4a45      	ldr	r2, [pc, #276]	@ (8018e3c <cifXEvaluateDeviceType+0x20c>)
 8018d26:	2101      	movs	r1, #1
 8018d28:	6878      	ldr	r0, [r7, #4]
 8018d2a:	f001 fd3c 	bl	801a7a6 <USER_Trace>
                   TRACE_LEVEL_DEBUG,
                   "Device Type autodetection: RAM Based Device found!");
      }

      /* Evaluation OK */
      ptDevInstance->eDeviceType = eCIFX_DEVICE_RAM_BASED;
 8018d2e:	687b      	ldr	r3, [r7, #4]
 8018d30:	2202      	movs	r2, #2
 8018d32:	751a      	strb	r2, [r3, #20]
      lRet = CIFX_NO_ERROR;
 8018d34:	2300      	movs	r3, #0
 8018d36:	61fb      	str	r3, [r7, #28]
 8018d38:	e06a      	b.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
    {
      /* None PCI device depending on the DPM content
         If we have a valid cookie, than we have a FLASH based device */
      char szCookie[5];

      OS_Memset(szCookie, 0, sizeof(szCookie));
 8018d3a:	f107 030c 	add.w	r3, r7, #12
 8018d3e:	2205      	movs	r2, #5
 8018d40:	2100      	movs	r1, #0
 8018d42:	4618      	mov	r0, r3
 8018d44:	f7f6 fffe 	bl	800fd44 <OS_Memset>

      HWIF_READN(ptDevInstance, szCookie, ptDevInstance->pbDPM, 4);
 8018d48:	687b      	ldr	r3, [r7, #4]
 8018d4a:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8018d4e:	687b      	ldr	r3, [r7, #4]
 8018d50:	6a1a      	ldr	r2, [r3, #32]
 8018d52:	f107 030c 	add.w	r3, r7, #12
 8018d56:	2104      	movs	r1, #4
 8018d58:	9100      	str	r1, [sp, #0]
 8018d5a:	6879      	ldr	r1, [r7, #4]
 8018d5c:	2000      	movs	r0, #0
 8018d5e:	47a0      	blx	r4

      /* Check for a valid cookie */
      if( (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_BSL_STR)) ||
 8018d60:	f107 030c 	add.w	r3, r7, #12
 8018d64:	4931      	ldr	r1, [pc, #196]	@ (8018e2c <cifXEvaluateDeviceType+0x1fc>)
 8018d66:	4618      	mov	r0, r3
 8018d68:	f7f7 f9e4 	bl	8010134 <OS_Strcmp>
 8018d6c:	4603      	mov	r3, r0
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	d008      	beq.n	8018d84 <cifXEvaluateDeviceType+0x154>
          (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_FW_STR)) )
 8018d72:	f107 030c 	add.w	r3, r7, #12
 8018d76:	492e      	ldr	r1, [pc, #184]	@ (8018e30 <cifXEvaluateDeviceType+0x200>)
 8018d78:	4618      	mov	r0, r3
 8018d7a:	f7f7 f9db 	bl	8010134 <OS_Strcmp>
 8018d7e:	4603      	mov	r3, r0
      if( (0 == OS_Strcmp( szCookie, CIFX_DPMSIGNATURE_BSL_STR)) ||
 8018d80:	2b00      	cmp	r3, #0
 8018d82:	d110      	bne.n	8018da6 <cifXEvaluateDeviceType+0x176>
      {
        /* We have a firmware or bootloader running, so we assume it is a flash based device */
        /* NOTE: If the driver is restarted and a RAM based FW was downloaded before this
                 will result in the device being handled as flash based.
                 Currently there is no way to detect this */
        if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 8018d84:	4b26      	ldr	r3, [pc, #152]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018d86:	681b      	ldr	r3, [r3, #0]
 8018d88:	f003 0301 	and.w	r3, r3, #1
 8018d8c:	2b00      	cmp	r3, #0
 8018d8e:	d004      	beq.n	8018d9a <cifXEvaluateDeviceType+0x16a>
        {
          USER_Trace(ptDevInstance,
 8018d90:	4a2b      	ldr	r2, [pc, #172]	@ (8018e40 <cifXEvaluateDeviceType+0x210>)
 8018d92:	2101      	movs	r1, #1
 8018d94:	6878      	ldr	r0, [r7, #4]
 8018d96:	f001 fd06 	bl	801a7a6 <USER_Trace>
                     TRACE_LEVEL_DEBUG,
                     "Device Type autodetection: Flash Based Device found!");
        }

        ptDevInstance->eDeviceType = eCIFX_DEVICE_FLASH_BASED;
 8018d9a:	687b      	ldr	r3, [r7, #4]
 8018d9c:	2203      	movs	r2, #3
 8018d9e:	751a      	strb	r2, [r3, #20]
        lRet = CIFX_NO_ERROR;
 8018da0:	2300      	movs	r3, #0
 8018da2:	61fb      	str	r3, [r7, #28]
 8018da4:	e034      	b.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
      {
        /* If the DPM size is equal to 64 Kbyte we are able to access to the "netX Global Register Block" and we are not able
           start a firmware via the DPM and we could try to handle the device as a RAM based device.
           If the DPM size is less than 64 KByte we can't handle the device at all. */

        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018da6:	4b1e      	ldr	r3, [pc, #120]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018da8:	681b      	ldr	r3, [r3, #0]
 8018daa:	f003 0308 	and.w	r3, r3, #8
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	d00d      	beq.n	8018dce <cifXEvaluateDeviceType+0x19e>
        {
          USER_Trace(ptDevInstance,
                     TRACE_LEVEL_ERROR,
                     "Device Type autodetection: DPM device with unknown cookie detected, try to handle it as a RAM based device (cookie='%02X','%02X','%02X','%02X').",
                     szCookie[0],
 8018db2:	7b3b      	ldrb	r3, [r7, #12]
          USER_Trace(ptDevInstance,
 8018db4:	4618      	mov	r0, r3
                     szCookie[1],
 8018db6:	7b7b      	ldrb	r3, [r7, #13]
                     szCookie[2],
 8018db8:	7bba      	ldrb	r2, [r7, #14]
                     szCookie[3]);
 8018dba:	7bf9      	ldrb	r1, [r7, #15]
          USER_Trace(ptDevInstance,
 8018dbc:	9102      	str	r1, [sp, #8]
 8018dbe:	9201      	str	r2, [sp, #4]
 8018dc0:	9300      	str	r3, [sp, #0]
 8018dc2:	4603      	mov	r3, r0
 8018dc4:	4a1f      	ldr	r2, [pc, #124]	@ (8018e44 <cifXEvaluateDeviceType+0x214>)
 8018dc6:	2108      	movs	r1, #8
 8018dc8:	6878      	ldr	r0, [r7, #4]
 8018dca:	f001 fcec 	bl	801a7a6 <USER_Trace>
        }

        /* Check DPM size */
        if(ptDevInstance->ulDPMSize < NETX_DPM_MEMORY_SIZE)
 8018dce:	687b      	ldr	r3, [r7, #4]
 8018dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018dd6:	d20b      	bcs.n	8018df0 <cifXEvaluateDeviceType+0x1c0>
        {
          /* We don't have access to Global register block and no FW or Bootloader is running
             and we are not able to execute a reset and to work with this card */
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 8018dd8:	4b11      	ldr	r3, [pc, #68]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018dda:	681b      	ldr	r3, [r3, #0]
 8018ddc:	f003 0308 	and.w	r3, r3, #8
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d015      	beq.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
          {
            USER_Trace(ptDevInstance,
 8018de4:	4a18      	ldr	r2, [pc, #96]	@ (8018e48 <cifXEvaluateDeviceType+0x218>)
 8018de6:	2108      	movs	r1, #8
 8018de8:	6878      	ldr	r0, [r7, #4]
 8018dea:	f001 fcdc 	bl	801a7a6 <USER_Trace>
 8018dee:	e00f      	b.n	8018e10 <cifXEvaluateDeviceType+0x1e0>
          }

        } else
        {

          if(g_ulTraceLevel & TRACE_LEVEL_INFO)
 8018df0:	4b0b      	ldr	r3, [pc, #44]	@ (8018e20 <cifXEvaluateDeviceType+0x1f0>)
 8018df2:	681b      	ldr	r3, [r3, #0]
 8018df4:	f003 0302 	and.w	r3, r3, #2
 8018df8:	2b00      	cmp	r3, #0
 8018dfa:	d004      	beq.n	8018e06 <cifXEvaluateDeviceType+0x1d6>
          {
            USER_Trace(ptDevInstance,
 8018dfc:	4a13      	ldr	r2, [pc, #76]	@ (8018e4c <cifXEvaluateDeviceType+0x21c>)
 8018dfe:	2102      	movs	r1, #2
 8018e00:	6878      	ldr	r0, [r7, #4]
 8018e02:	f001 fcd0 	bl	801a7a6 <USER_Trace>
                       TRACE_LEVEL_INFO,
                       "Device Type autodetection: RAM based device forced (No FW / Bootloader active)! Card will be reset and all files downloaded!");
          }

          ptDevInstance->eDeviceType = eCIFX_DEVICE_RAM_BASED;
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	2202      	movs	r2, #2
 8018e0a:	751a      	strb	r2, [r3, #20]
          lRet = CIFX_NO_ERROR;
 8018e0c:	2300      	movs	r3, #0
 8018e0e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return lRet;
 8018e10:	69fb      	ldr	r3, [r7, #28]
}
 8018e12:	4618      	mov	r0, r3
 8018e14:	3724      	adds	r7, #36	@ 0x24
 8018e16:	46bd      	mov	sp, r7
 8018e18:	bd90      	pop	{r4, r7, pc}
 8018e1a:	bf00      	nop
 8018e1c:	800a0002 	.word	0x800a0002
 8018e20:	20000080 	.word	0x20000080
 8018e24:	080228cc 	.word	0x080228cc
 8018e28:	08022904 	.word	0x08022904
 8018e2c:	0802293c 	.word	0x0802293c
 8018e30:	08022944 	.word	0x08022944
 8018e34:	0802294c 	.word	0x0802294c
 8018e38:	0802299c 	.word	0x0802299c
 8018e3c:	080229d4 	.word	0x080229d4
 8018e40:	08022a08 	.word	0x08022a08
 8018e44:	08022a40 	.word	0x08022a40
 8018e48:	08022ad4 	.word	0x08022ad4
 8018e4c:	08022b30 	.word	0x08022b30

08018e50 <cifXStartDevice>:
/*! Basic netX device start-up
*   \param ptDevInstance Instance to start up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStartDevice(PDEVICEINSTANCE ptDevInstance)
{
 8018e50:	b590      	push	{r4, r7, lr}
 8018e52:	b0b5      	sub	sp, #212	@ 0xd4
 8018e54:	af02      	add	r7, sp, #8
 8018e56:	6078      	str	r0, [r7, #4]
  int32_t               lRet            = CIFX_DRV_INIT_STATE_ERROR;
 8018e58:	4b7f      	ldr	r3, [pc, #508]	@ (8019058 <cifXStartDevice+0x208>)
 8018e5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  DEVICE_CHANNEL_CONFIG tDevChannelCfg;

  OS_Memset(&tDevChannelCfg, 0, sizeof(tDevChannelCfg));
 8018e5e:	f107 030c 	add.w	r3, r7, #12
 8018e62:	22ac      	movs	r2, #172	@ 0xac
 8018e64:	2100      	movs	r1, #0
 8018e66:	4618      	mov	r0, r3
 8018e68:	f7f6 ff6c 	bl	800fd44 <OS_Memset>

  ptDevInstance->lInitError = CIFX_NO_ERROR;
 8018e6c:	687b      	ldr	r3, [r7, #4]
 8018e6e:	2200      	movs	r2, #0
 8018e70:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Assume every card has the register block at the end of the DPM */
  ptDevInstance->ptGlobalRegisters = (PNETX_GLOBAL_REG_BLOCK)(ptDevInstance->pbDPM +
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	6a1a      	ldr	r2, [r3, #32]
                                                              ptDevInstance->ulDPMSize -
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e7a:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8018e7e:	441a      	add	r2, r3
  ptDevInstance->ptGlobalRegisters = (PNETX_GLOBAL_REG_BLOCK)(ptDevInstance->pbDPM +
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	651a      	str	r2, [r3, #80]	@ 0x50
                                                              sizeof(NETX_GLOBAL_REG_BLOCK));

  /* Try to determine RAM or Flash based device configuration */
  if( CIFX_NO_ERROR == (lRet = cifXEvaluateDeviceType(ptDevInstance)) )
 8018e84:	6878      	ldr	r0, [r7, #4]
 8018e86:	f7ff fed3 	bl	8018c30 <cifXEvaluateDeviceType>
 8018e8a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8018e8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018e92:	2b00      	cmp	r3, #0
 8018e94:	f040 80c1 	bne.w	801901a <cifXStartDevice+0x1ca>
  {

    switch(ptDevInstance->eDeviceType)
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	7d1b      	ldrb	r3, [r3, #20]
 8018e9c:	2b04      	cmp	r3, #4
 8018e9e:	f000 80a6 	beq.w	8018fee <cifXStartDevice+0x19e>
 8018ea2:	2b04      	cmp	r3, #4
 8018ea4:	f300 80b2 	bgt.w	801900c <cifXStartDevice+0x1bc>
 8018ea8:	2b02      	cmp	r3, #2
 8018eaa:	d002      	beq.n	8018eb2 <cifXStartDevice+0x62>
 8018eac:	2b03      	cmp	r3, #3
 8018eae:	d03d      	beq.n	8018f2c <cifXStartDevice+0xdc>
        }
        break;

      default:
        /* This should never happen */
        break;
 8018eb0:	e0ac      	b.n	801900c <cifXStartDevice+0x1bc>
        if( (CIFX_NO_ERROR == (lRet = cifXStartRAMDevice(ptDevInstance))) &&
 8018eb2:	6878      	ldr	r0, [r7, #4]
 8018eb4:	f7fc feba 	bl	8015c2c <cifXStartRAMDevice>
 8018eb8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8018ebc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	f040 80a5 	bne.w	8019010 <cifXStartDevice+0x1c0>
            (CIFX_NO_ERROR == (lRet = cifXCreateSystemDevice( ptDevInstance)))  )
 8018ec6:	6878      	ldr	r0, [r7, #4]
 8018ec8:	f7fe fbac 	bl	8017624 <cifXCreateSystemDevice>
 8018ecc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
        if( (CIFX_NO_ERROR == (lRet = cifXStartRAMDevice(ptDevInstance))) &&
 8018ed0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018ed4:	2b00      	cmp	r3, #0
 8018ed6:	f040 809b 	bne.w	8019010 <cifXStartDevice+0x1c0>
          lTempResult = cifXHandleRAMBaseOSModule( ptDevInstance);
 8018eda:	6878      	ldr	r0, [r7, #4]
 8018edc:	f7fc ff1c 	bl	8015d18 <cifXHandleRAMBaseOSModule>
 8018ee0:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
          if( CIFX_NO_ERROR == lTempResult)
 8018ee4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	d116      	bne.n	8018f1a <cifXStartDevice+0xca>
            (void)cifXIsBaseOSModule(ptDevInstance);
 8018eec:	6878      	ldr	r0, [r7, #4]
 8018eee:	f7ff fe83 	bl	8018bf8 <cifXIsBaseOSModule>
            (void)cifXDownloadFWFiles(ptDevInstance, &tDevChannelCfg);
 8018ef2:	f107 030c 	add.w	r3, r7, #12
 8018ef6:	4619      	mov	r1, r3
 8018ef8:	6878      	ldr	r0, [r7, #4]
 8018efa:	f7fd fae3 	bl	80164c4 <cifXDownloadFWFiles>
            (void)cifXDownloadCNFFiles(ptDevInstance, &tDevChannelCfg);
 8018efe:	f107 030c 	add.w	r3, r7, #12
 8018f02:	4619      	mov	r1, r3
 8018f04:	6878      	ldr	r0, [r7, #4]
 8018f06:	f7fd fc8f 	bl	8016828 <cifXDownloadCNFFiles>
            lTempResult = cifXStartRAMFirmware(ptDevInstance, &tDevChannelCfg);
 8018f0a:	f107 030c 	add.w	r3, r7, #12
 8018f0e:	4619      	mov	r1, r3
 8018f10:	6878      	ldr	r0, [r7, #4]
 8018f12:	f7fe f949 	bl	80171a8 <cifXStartRAMFirmware>
 8018f16:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
          if(CIFX_NO_ERROR == ptDevInstance->lInitError)
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d176      	bne.n	8019010 <cifXStartDevice+0x1c0>
            ptDevInstance->lInitError = lTempResult;
 8018f22:	687b      	ldr	r3, [r7, #4]
 8018f24:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8018f28:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8018f2a:	e071      	b.n	8019010 <cifXStartDevice+0x1c0>
        if( IsNetX4x00FLASH(ptDevInstance) ||
 8018f2c:	6878      	ldr	r0, [r7, #4]
 8018f2e:	f001 fafd 	bl	801a52c <IsNetX4x00FLASH>
 8018f32:	4603      	mov	r3, r0
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	d105      	bne.n	8018f44 <cifXStartDevice+0xf4>
            IsNetX90FLASH(ptDevInstance)    )
 8018f38:	6878      	ldr	r0, [r7, #4]
 8018f3a:	f001 fb57 	bl	801a5ec <IsNetX90FLASH>
 8018f3e:	4603      	mov	r3, r0
        if( IsNetX4x00FLASH(ptDevInstance) ||
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d017      	beq.n	8018f74 <cifXStartDevice+0x124>
          if( (CIFX_NO_ERROR != (lRet = cifXStartFlashDevice( ptDevInstance)))  ||
 8018f44:	6878      	ldr	r0, [r7, #4]
 8018f46:	f7fd f8d7 	bl	80160f8 <cifXStartFlashDevice>
 8018f4a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8018f4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018f52:	2b00      	cmp	r3, #0
 8018f54:	d108      	bne.n	8018f68 <cifXStartDevice+0x118>
              (CIFX_NO_ERROR != (lRet = cifXCreateSystemDevice( ptDevInstance))) )
 8018f56:	6878      	ldr	r0, [r7, #4]
 8018f58:	f7fe fb64 	bl	8017624 <cifXCreateSystemDevice>
 8018f5c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
          if( (CIFX_NO_ERROR != (lRet = cifXStartFlashDevice( ptDevInstance)))  ||
 8018f60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018f64:	2b00      	cmp	r3, #0
 8018f66:	d040      	beq.n	8018fea <cifXStartDevice+0x19a>
            USER_Trace(ptDevInstance,
 8018f68:	4a3c      	ldr	r2, [pc, #240]	@ (801905c <cifXStartDevice+0x20c>)
 8018f6a:	2108      	movs	r1, #8
 8018f6c:	6878      	ldr	r0, [r7, #4]
 8018f6e:	f001 fc1a 	bl	801a7a6 <USER_Trace>
          if( (CIFX_NO_ERROR != (lRet = cifXStartFlashDevice( ptDevInstance)))  ||
 8018f72:	e03a      	b.n	8018fea <cifXStartDevice+0x19a>
        else if( (CIFX_NO_ERROR == (lRet = cifXStartFlashDevice( ptDevInstance)))   &&
 8018f74:	6878      	ldr	r0, [r7, #4]
 8018f76:	f7fd f8bf 	bl	80160f8 <cifXStartFlashDevice>
 8018f7a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8018f7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d146      	bne.n	8019014 <cifXStartDevice+0x1c4>
                 (CIFX_NO_ERROR == (lRet = cifXCreateSystemDevice( ptDevInstance)))  )
 8018f86:	6878      	ldr	r0, [r7, #4]
 8018f88:	f7fe fb4c 	bl	8017624 <cifXCreateSystemDevice>
 8018f8c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
        else if( (CIFX_NO_ERROR == (lRet = cifXStartFlashDevice( ptDevInstance)))   &&
 8018f90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	d13d      	bne.n	8019014 <cifXStartDevice+0x1c4>
          lTempResult = cifXHandleFlashBaseOSModule( ptDevInstance);
 8018f98:	6878      	ldr	r0, [r7, #4]
 8018f9a:	f7fd f8b9 	bl	8016110 <cifXHandleFlashBaseOSModule>
 8018f9e:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
          if( CIFX_NO_ERROR == lTempResult)
 8018fa2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d116      	bne.n	8018fd8 <cifXStartDevice+0x188>
            (void)cifXIsBaseOSModule(ptDevInstance);
 8018faa:	6878      	ldr	r0, [r7, #4]
 8018fac:	f7ff fe24 	bl	8018bf8 <cifXIsBaseOSModule>
            (void)cifXDownloadFWFiles(ptDevInstance, &tDevChannelCfg);
 8018fb0:	f107 030c 	add.w	r3, r7, #12
 8018fb4:	4619      	mov	r1, r3
 8018fb6:	6878      	ldr	r0, [r7, #4]
 8018fb8:	f7fd fa84 	bl	80164c4 <cifXDownloadFWFiles>
            (void)cifXDownloadCNFFiles(ptDevInstance, &tDevChannelCfg);
 8018fbc:	f107 030c 	add.w	r3, r7, #12
 8018fc0:	4619      	mov	r1, r3
 8018fc2:	6878      	ldr	r0, [r7, #4]
 8018fc4:	f7fd fc30 	bl	8016828 <cifXDownloadCNFFiles>
            lTempResult = cifXStartFlashFirmware(ptDevInstance, &tDevChannelCfg);
 8018fc8:	f107 030c 	add.w	r3, r7, #12
 8018fcc:	4619      	mov	r1, r3
 8018fce:	6878      	ldr	r0, [r7, #4]
 8018fd0:	f7fe f9f4 	bl	80173bc <cifXStartFlashFirmware>
 8018fd4:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
          if(CIFX_NO_ERROR == ptDevInstance->lInitError)
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018fdc:	2b00      	cmp	r3, #0
 8018fde:	d119      	bne.n	8019014 <cifXStartDevice+0x1c4>
            ptDevInstance->lInitError = lTempResult;
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8018fe6:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8018fe8:	e014      	b.n	8019014 <cifXStartDevice+0x1c4>
          if( (CIFX_NO_ERROR != (lRet = cifXStartFlashDevice( ptDevInstance)))  ||
 8018fea:	bf00      	nop
        break;
 8018fec:	e012      	b.n	8019014 <cifXStartDevice+0x1c4>
        if( CIFX_NO_ERROR != (lRet = cifXCreateSystemDevice( ptDevInstance)))
 8018fee:	6878      	ldr	r0, [r7, #4]
 8018ff0:	f7fe fb18 	bl	8017624 <cifXCreateSystemDevice>
 8018ff4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8018ff8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8018ffc:	2b00      	cmp	r3, #0
 8018ffe:	d00b      	beq.n	8019018 <cifXStartDevice+0x1c8>
          USER_Trace(ptDevInstance,
 8019000:	4a17      	ldr	r2, [pc, #92]	@ (8019060 <cifXStartDevice+0x210>)
 8019002:	2108      	movs	r1, #8
 8019004:	6878      	ldr	r0, [r7, #4]
 8019006:	f001 fbce 	bl	801a7a6 <USER_Trace>
        break;
 801900a:	e005      	b.n	8019018 <cifXStartDevice+0x1c8>
        break;
 801900c:	bf00      	nop
 801900e:	e004      	b.n	801901a <cifXStartDevice+0x1ca>
        break;
 8019010:	bf00      	nop
 8019012:	e002      	b.n	801901a <cifXStartDevice+0x1ca>
        break;
 8019014:	bf00      	nop
 8019016:	e000      	b.n	801901a <cifXStartDevice+0x1ca>
        break;
 8019018:	bf00      	nop
    }
  }

  if(CIFX_NO_ERROR == lRet)
 801901a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801901e:	2b00      	cmp	r3, #0
 8019020:	d169      	bne.n	80190f6 <cifXStartDevice+0x2a6>
  {
    /* Create sync resources  */
    if (NULL == (ptDevInstance->tSyncData.pvLock = OS_CreateLock()))
 8019022:	f7f6 ff51 	bl	800fec8 <OS_CreateLock>
 8019026:	4602      	mov	r2, r0
 8019028:	687b      	ldr	r3, [r7, #4]
 801902a:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8019034:	2b00      	cmp	r3, #0
 8019036:	d11b      	bne.n	8019070 <cifXStartDevice+0x220>
    {
      lRet = CIFX_INVALID_POINTER;
 8019038:	4b0a      	ldr	r3, [pc, #40]	@ (8019064 <cifXStartDevice+0x214>)
 801903a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801903e:	4b0a      	ldr	r3, [pc, #40]	@ (8019068 <cifXStartDevice+0x218>)
 8019040:	681b      	ldr	r3, [r3, #0]
 8019042:	f003 0308 	and.w	r3, r3, #8
 8019046:	2b00      	cmp	r3, #0
 8019048:	d055      	beq.n	80190f6 <cifXStartDevice+0x2a6>
      {
        USER_Trace(ptDevInstance,
 801904a:	4a08      	ldr	r2, [pc, #32]	@ (801906c <cifXStartDevice+0x21c>)
 801904c:	2108      	movs	r1, #8
 801904e:	6878      	ldr	r0, [r7, #4]
 8019050:	f001 fba9 	bl	801a7a6 <USER_Trace>
 8019054:	e04f      	b.n	80190f6 <cifXStartDevice+0x2a6>
 8019056:	bf00      	nop
 8019058:	800b0002 	.word	0x800b0002
 801905c:	08022bb0 	.word	0x08022bb0
 8019060:	08022c20 	.word	0x08022c20
 8019064:	800a0001 	.word	0x800a0001
 8019068:	20000080 	.word	0x20000080
 801906c:	08022c90 	.word	0x08022c90
                  "Error creating sync resources!");
      }

    } else
    {
      HIL_DPM_SYSTEM_CHANNEL_T* ptSysChannel = (HIL_DPM_SYSTEM_CHANNEL_T*)ptDevInstance->tSystemDevice.pbDPMChannelStart;
 8019070:	687b      	ldr	r3, [r7, #4]
 8019072:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8019076:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

      /* NOTE: If the Slot Number is different after FW start (e.g. Firmware does not support
               Slot Number), we overwrite it with the internal value to make sure the Slot Number
               is identical between Bootloader and Firmware */
      if(ptDevInstance->ulSlotNumber != HWIF_READ8(ptDevInstance, ptSysChannel->tSystemInfo.bDevIdNumber))
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 801907e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019082:	332c      	adds	r3, #44	@ 0x2c
 8019084:	4619      	mov	r1, r3
 8019086:	6878      	ldr	r0, [r7, #4]
 8019088:	f7fc f9a4 	bl	80153d4 <HwIfRead8>
 801908c:	4603      	mov	r3, r0
 801908e:	429c      	cmp	r4, r3
 8019090:	d011      	beq.n	80190b6 <cifXStartDevice+0x266>
        HWIF_WRITE8(ptDevInstance, ptSysChannel->tSystemInfo.bDevIdNumber, (uint8_t)HOST_TO_LE32(ptDevInstance->ulSlotNumber));
 8019092:	687b      	ldr	r3, [r7, #4]
 8019094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019096:	b2db      	uxtb	r3, r3
 8019098:	72fb      	strb	r3, [r7, #11]
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 80190a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80190a4:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80190a8:	f107 030b 	add.w	r3, r7, #11
 80190ac:	2101      	movs	r1, #1
 80190ae:	9100      	str	r1, [sp, #0]
 80190b0:	6879      	ldr	r1, [r7, #4]
 80190b2:	2001      	movs	r0, #1
 80190b4:	47a0      	blx	r4

      /* Check if we already have a netX Chip-Type information,       */
      /* if not try to read them via a HIL_HW_IDENTFY_REQ.            */
      /* If this does not work, use eCHIP_TYPE_UNKNOWN, like before.  */
      if( eCHIP_TYPE_UNKNOWN == ptDevInstance->eChipType)
 80190b6:	687b      	ldr	r3, [r7, #4]
 80190b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80190bc:	2b00      	cmp	r3, #0
 80190be:	d112      	bne.n	80190e6 <cifXStartDevice+0x296>
      {
        if( CIFX_NO_ERROR != cifXReadHardwareIdent( ptDevInstance, NULL, NULL))
 80190c0:	2200      	movs	r2, #0
 80190c2:	2100      	movs	r1, #0
 80190c4:	6878      	ldr	r0, [r7, #4]
 80190c6:	f7fd fd7f 	bl	8016bc8 <cifXReadHardwareIdent>
 80190ca:	4603      	mov	r3, r0
 80190cc:	2b00      	cmp	r3, #0
 80190ce:	d00a      	beq.n	80190e6 <cifXStartDevice+0x296>
        {
          if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 80190d0:	4b25      	ldr	r3, [pc, #148]	@ (8019168 <cifXStartDevice+0x318>)
 80190d2:	681b      	ldr	r3, [r3, #0]
 80190d4:	f003 0308 	and.w	r3, r3, #8
 80190d8:	2b00      	cmp	r3, #0
 80190da:	d004      	beq.n	80190e6 <cifXStartDevice+0x296>
          {
            USER_Trace(ptDevInstance,
 80190dc:	4a23      	ldr	r2, [pc, #140]	@ (801916c <cifXStartDevice+0x31c>)
 80190de:	2108      	movs	r1, #8
 80190e0:	6878      	ldr	r0, [r7, #4]
 80190e2:	f001 fb60 	bl	801a7a6 <USER_Trace>
          }
        }
      }

      /* Read the channel layouts, and build the CHANNELINSTANCES for this device */
      lRet = cifXCreateChannels(ptDevInstance, &tDevChannelCfg);
 80190e6:	f107 030c 	add.w	r3, r7, #12
 80190ea:	4619      	mov	r1, r3
 80190ec:	6878      	ldr	r0, [r7, #4]
 80190ee:	f7ff fa3b 	bl	8018568 <cifXCreateChannels>
 80190f2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
    /* Update the system time of the target if a RTC is available */
    cifXInitTime(ptDevInstance);
  }
#endif

  if(CIFX_NO_ERROR == lRet)
 80190f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80190fa:	2b00      	cmp	r3, #0
 80190fc:	d114      	bne.n	8019128 <cifXStartDevice+0x2d8>
  {
    /* On Flash based devices we may need to perform a CHANNEL_INIT if we have
       updated the configuration */
    if(eCIFX_DEVICE_FLASH_BASED == ptDevInstance->eDeviceType)
 80190fe:	687b      	ldr	r3, [r7, #4]
 8019100:	7d1b      	ldrb	r3, [r3, #20]
 8019102:	2b03      	cmp	r3, #3
 8019104:	d107      	bne.n	8019116 <cifXStartDevice+0x2c6>
    {
      lRet = cifXStartFlashConfiguration(ptDevInstance, &tDevChannelCfg);
 8019106:	f107 030c 	add.w	r3, r7, #12
 801910a:	4619      	mov	r1, r3
 801910c:	6878      	ldr	r0, [r7, #4]
 801910e:	f7fe fa2f 	bl	8017570 <cifXStartFlashConfiguration>
 8019112:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
    }

    /* Handle warmstart for all channels */
    if(CIFX_NO_ERROR == lRet)
 8019116:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801911a:	2b00      	cmp	r3, #0
 801911c:	d104      	bne.n	8019128 <cifXStartDevice+0x2d8>
      lRet = cifXHandleWarmstartParameter(ptDevInstance);
 801911e:	6878      	ldr	r0, [r7, #4]
 8019120:	f7ff f91c 	bl	801835c <cifXHandleWarmstartParameter>
 8019124:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
    /* Check DMA enable */
    lRet = cifXCheckDMAEnable(ptDevInstance);
  }
#endif

  if (CIFX_NO_ERROR == lRet)
 8019128:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801912c:	2b00      	cmp	r3, #0
 801912e:	d104      	bne.n	801913a <cifXStartDevice+0x2ea>
  {
    /* Check for cached IO buffer handling */
    lRet = cifXCheckCachedBufferEnable(ptDevInstance);
 8019130:	6878      	ldr	r0, [r7, #4]
 8019132:	f7ff fd1f 	bl	8018b74 <cifXCheckCachedBufferEnable>
 8019136:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  }

  if(CIFX_NO_ERROR == lRet)
 801913a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801913e:	2b00      	cmp	r3, #0
 8019140:	d104      	bne.n	801914c <cifXStartDevice+0x2fc>
  {
    /* Check IRQ enable */
    lRet = cifXCheckIRQEnable(ptDevInstance);
 8019142:	6878      	ldr	r0, [r7, #4]
 8019144:	f7ff fc60 	bl	8018a08 <cifXCheckIRQEnable>
 8019148:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  }

  /* Store error in device instance */
  if(CIFX_NO_ERROR != lRet)
 801914c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8019150:	2b00      	cmp	r3, #0
 8019152:	d003      	beq.n	801915c <cifXStartDevice+0x30c>
    ptDevInstance->lInitError = lRet;
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801915a:	64da      	str	r2, [r3, #76]	@ 0x4c

  return lRet;
 801915c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
}
 8019160:	4618      	mov	r0, r3
 8019162:	37cc      	adds	r7, #204	@ 0xcc
 8019164:	46bd      	mov	sp, r7
 8019166:	bd90      	pop	{r4, r7, pc}
 8019168:	20000080 	.word	0x20000080
 801916c:	08022cb0 	.word	0x08022cb0

08019170 <cifXStopDevice>:
*            in an access violation/undefined behavious
*   \param ptDevInstance Instance to clean up
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
static int32_t cifXStopDevice(PDEVICEINSTANCE ptDevInstance)
{
 8019170:	b580      	push	{r7, lr}
 8019172:	b086      	sub	sp, #24
 8019174:	af00      	add	r7, sp, #0
 8019176:	6078      	str	r0, [r7, #4]
  int32_t          lRet = CIFX_NO_ERROR;
 8019178:	2300      	movs	r3, #0
 801917a:	617b      	str	r3, [r7, #20]
  uint32_t         ulIdx          = 0;
 801917c:	2300      	movs	r3, #0
 801917e:	613b      	str	r3, [r7, #16]
  PCHANNELINSTANCE ptSystemDevice = &ptDevInstance->tSystemDevice;
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	33f4      	adds	r3, #244	@ 0xf4
 8019184:	60fb      	str	r3, [r7, #12]

  /* Process all created communication channels */
  for(ulIdx = 0; ulIdx < ptDevInstance->ulCommChannelCount; ++ulIdx)
 8019186:	2300      	movs	r3, #0
 8019188:	613b      	str	r3, [r7, #16]
 801918a:	e00d      	b.n	80191a8 <cifXStopDevice+0x38>
  {
    PCHANNELINSTANCE ptChannelInst = ptDevInstance->pptCommChannels[ulIdx];
 801918c:	687b      	ldr	r3, [r7, #4]
 801918e:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8019192:	693b      	ldr	r3, [r7, #16]
 8019194:	009b      	lsls	r3, r3, #2
 8019196:	4413      	add	r3, r2
 8019198:	681b      	ldr	r3, [r3, #0]
 801919a:	60bb      	str	r3, [r7, #8]

    cifXDeleteChannelInstance(ptChannelInst);
 801919c:	68b8      	ldr	r0, [r7, #8]
 801919e:	f7fc f95e 	bl	801545e <cifXDeleteChannelInstance>
  for(ulIdx = 0; ulIdx < ptDevInstance->ulCommChannelCount; ++ulIdx)
 80191a2:	693b      	ldr	r3, [r7, #16]
 80191a4:	3301      	adds	r3, #1
 80191a6:	613b      	str	r3, [r7, #16]
 80191a8:	687b      	ldr	r3, [r7, #4]
 80191aa:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80191ae:	693a      	ldr	r2, [r7, #16]
 80191b0:	429a      	cmp	r2, r3
 80191b2:	d3eb      	bcc.n	801918c <cifXStopDevice+0x1c>

  /*-------------------------------------------------*/
  /* Delete system channel objects                   */
  /*-------------------------------------------------*/
  /* Clean up all interrupt events */
  for( ulIdx = 0; ulIdx < sizeof(ptSystemDevice->ahHandshakeBitEvents) / sizeof(ptSystemDevice->ahHandshakeBitEvents[0]); ++ulIdx)
 80191b4:	2300      	movs	r3, #0
 80191b6:	613b      	str	r3, [r7, #16]
 80191b8:	e01a      	b.n	80191f0 <cifXStopDevice+0x80>
  {
    if(NULL != ptSystemDevice->ahHandshakeBitEvents[ulIdx])
 80191ba:	68fa      	ldr	r2, [r7, #12]
 80191bc:	693b      	ldr	r3, [r7, #16]
 80191be:	333e      	adds	r3, #62	@ 0x3e
 80191c0:	009b      	lsls	r3, r3, #2
 80191c2:	4413      	add	r3, r2
 80191c4:	685b      	ldr	r3, [r3, #4]
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d00f      	beq.n	80191ea <cifXStopDevice+0x7a>
    {
      OS_DeleteEvent(ptSystemDevice->ahHandshakeBitEvents[ulIdx]);
 80191ca:	68fa      	ldr	r2, [r7, #12]
 80191cc:	693b      	ldr	r3, [r7, #16]
 80191ce:	333e      	adds	r3, #62	@ 0x3e
 80191d0:	009b      	lsls	r3, r3, #2
 80191d2:	4413      	add	r3, r2
 80191d4:	685b      	ldr	r3, [r3, #4]
 80191d6:	4618      	mov	r0, r3
 80191d8:	f7f6 ff48 	bl	801006c <OS_DeleteEvent>
      ptSystemDevice->ahHandshakeBitEvents[ulIdx] = NULL;
 80191dc:	68fa      	ldr	r2, [r7, #12]
 80191de:	693b      	ldr	r3, [r7, #16]
 80191e0:	333e      	adds	r3, #62	@ 0x3e
 80191e2:	009b      	lsls	r3, r3, #2
 80191e4:	4413      	add	r3, r2
 80191e6:	2200      	movs	r2, #0
 80191e8:	605a      	str	r2, [r3, #4]
  for( ulIdx = 0; ulIdx < sizeof(ptSystemDevice->ahHandshakeBitEvents) / sizeof(ptSystemDevice->ahHandshakeBitEvents[0]); ++ulIdx)
 80191ea:	693b      	ldr	r3, [r7, #16]
 80191ec:	3301      	adds	r3, #1
 80191ee:	613b      	str	r3, [r7, #16]
 80191f0:	693b      	ldr	r3, [r7, #16]
 80191f2:	2b0f      	cmp	r3, #15
 80191f4:	d9e1      	bls.n	80191ba <cifXStopDevice+0x4a>
    }
  }

  OS_DeleteLock(ptSystemDevice->pvLock);
 80191f6:	68fb      	ldr	r3, [r7, #12]
 80191f8:	699b      	ldr	r3, [r3, #24]
 80191fa:	4618      	mov	r0, r3
 80191fc:	f7f6 fe94 	bl	800ff28 <OS_DeleteLock>
  ptSystemDevice->pvLock = NULL;
 8019200:	68fb      	ldr	r3, [r7, #12]
 8019202:	2200      	movs	r2, #0
 8019204:	619a      	str	r2, [r3, #24]
  OS_DeleteMutex(ptSystemDevice->pvInitMutex);
 8019206:	68fb      	ldr	r3, [r7, #12]
 8019208:	685b      	ldr	r3, [r3, #4]
 801920a:	4618      	mov	r0, r3
 801920c:	f7f6 feca 	bl	800ffa4 <OS_DeleteMutex>
  ptSystemDevice->pvInitMutex = NULL;
 8019210:	68fb      	ldr	r3, [r7, #12]
 8019212:	2200      	movs	r2, #0
 8019214:	605a      	str	r2, [r3, #4]
  OS_DeleteMutex(ptSystemDevice->tRecvMbx.pvRecvMBXMutex);
 8019216:	68fb      	ldr	r3, [r7, #12]
 8019218:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801921c:	4618      	mov	r0, r3
 801921e:	f7f6 fec1 	bl	800ffa4 <OS_DeleteMutex>
  ptSystemDevice->tRecvMbx.pvRecvMBXMutex = NULL;
 8019222:	68fb      	ldr	r3, [r7, #12]
 8019224:	2200      	movs	r2, #0
 8019226:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  OS_DeleteMutex(ptSystemDevice->tSendMbx.pvSendMBXMutex);
 801922a:	68fb      	ldr	r3, [r7, #12]
 801922c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019230:	4618      	mov	r0, r3
 8019232:	f7f6 feb7 	bl	800ffa4 <OS_DeleteMutex>
  ptSystemDevice->tSendMbx.pvSendMBXMutex = NULL;
 8019236:	68fb      	ldr	r3, [r7, #12]
 8019238:	2200      	movs	r2, #0
 801923a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /*-------------------------------------------------*/
  /* Delete Communication channel array              */
  /*-------------------------------------------------*/
  OS_Memfree(ptDevInstance->pptCommChannels);
 801923e:	687b      	ldr	r3, [r7, #4]
 8019240:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8019244:	4618      	mov	r0, r3
 8019246:	f7f6 fd64 	bl	800fd12 <OS_Memfree>
  ptDevInstance->pptCommChannels    = NULL;
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	2200      	movs	r2, #0
 801924e:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
  ptDevInstance->ulCommChannelCount = 0;
 8019252:	687b      	ldr	r3, [r7, #4]
 8019254:	2200      	movs	r2, #0
 8019256:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

  /* Remove sync resources */
  for(ulIdx = 0; ulIdx < sizeof(ptDevInstance->tSyncData.ahSyncBitEvents) / sizeof(ptDevInstance->tSyncData.ahSyncBitEvents[0]); ++ulIdx)
 801925a:	2300      	movs	r3, #0
 801925c:	613b      	str	r3, [r7, #16]
 801925e:	e01a      	b.n	8019296 <cifXStopDevice+0x126>
  {
    if(NULL != ptDevInstance->tSyncData.ahSyncBitEvents[ulIdx])
 8019260:	687a      	ldr	r2, [r7, #4]
 8019262:	693b      	ldr	r3, [r7, #16]
 8019264:	339c      	adds	r3, #156	@ 0x9c
 8019266:	009b      	lsls	r3, r3, #2
 8019268:	4413      	add	r3, r2
 801926a:	689b      	ldr	r3, [r3, #8]
 801926c:	2b00      	cmp	r3, #0
 801926e:	d00f      	beq.n	8019290 <cifXStopDevice+0x120>
    {
      OS_DeleteEvent(ptDevInstance->tSyncData.ahSyncBitEvents[ulIdx]);
 8019270:	687a      	ldr	r2, [r7, #4]
 8019272:	693b      	ldr	r3, [r7, #16]
 8019274:	339c      	adds	r3, #156	@ 0x9c
 8019276:	009b      	lsls	r3, r3, #2
 8019278:	4413      	add	r3, r2
 801927a:	689b      	ldr	r3, [r3, #8]
 801927c:	4618      	mov	r0, r3
 801927e:	f7f6 fef5 	bl	801006c <OS_DeleteEvent>
      ptDevInstance->tSyncData.ahSyncBitEvents[ulIdx] = NULL;
 8019282:	687a      	ldr	r2, [r7, #4]
 8019284:	693b      	ldr	r3, [r7, #16]
 8019286:	339c      	adds	r3, #156	@ 0x9c
 8019288:	009b      	lsls	r3, r3, #2
 801928a:	4413      	add	r3, r2
 801928c:	2200      	movs	r2, #0
 801928e:	609a      	str	r2, [r3, #8]
  for(ulIdx = 0; ulIdx < sizeof(ptDevInstance->tSyncData.ahSyncBitEvents) / sizeof(ptDevInstance->tSyncData.ahSyncBitEvents[0]); ++ulIdx)
 8019290:	693b      	ldr	r3, [r7, #16]
 8019292:	3301      	adds	r3, #1
 8019294:	613b      	str	r3, [r7, #16]
 8019296:	693b      	ldr	r3, [r7, #16]
 8019298:	2b0f      	cmp	r3, #15
 801929a:	d9e1      	bls.n	8019260 <cifXStopDevice+0xf0>
    }
  }
  OS_DeleteLock(ptDevInstance->tSyncData.pvLock);
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 80192a2:	4618      	mov	r0, r3
 80192a4:	f7f6 fe40 	bl	800ff28 <OS_DeleteLock>
  ptDevInstance->tSyncData.pvLock = NULL;
 80192a8:	687b      	ldr	r3, [r7, #4]
 80192aa:	2200      	movs	r2, #0
 80192ac:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

  /*-------------------------------------------------*/
  /* Remove Device instance from active devices list */
  /*-------------------------------------------------*/
  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 80192b0:	2300      	movs	r3, #0
 80192b2:	613b      	str	r3, [r7, #16]
 80192b4:	e025      	b.n	8019302 <cifXStopDevice+0x192>
  {
    if(g_pptDevices[ulIdx] == ptDevInstance)
 80192b6:	4b2d      	ldr	r3, [pc, #180]	@ (801936c <cifXStopDevice+0x1fc>)
 80192b8:	681a      	ldr	r2, [r3, #0]
 80192ba:	693b      	ldr	r3, [r7, #16]
 80192bc:	009b      	lsls	r3, r3, #2
 80192be:	4413      	add	r3, r2
 80192c0:	681b      	ldr	r3, [r3, #0]
 80192c2:	687a      	ldr	r2, [r7, #4]
 80192c4:	429a      	cmp	r2, r3
 80192c6:	d119      	bne.n	80192fc <cifXStopDevice+0x18c>
    {
      OS_Memmove(&g_pptDevices[ulIdx],
 80192c8:	4b28      	ldr	r3, [pc, #160]	@ (801936c <cifXStopDevice+0x1fc>)
 80192ca:	681a      	ldr	r2, [r3, #0]
 80192cc:	693b      	ldr	r3, [r7, #16]
 80192ce:	009b      	lsls	r3, r3, #2
 80192d0:	18d0      	adds	r0, r2, r3
 80192d2:	4b26      	ldr	r3, [pc, #152]	@ (801936c <cifXStopDevice+0x1fc>)
 80192d4:	681a      	ldr	r2, [r3, #0]
                 &g_pptDevices[ulIdx + 1],
 80192d6:	693b      	ldr	r3, [r7, #16]
 80192d8:	3301      	adds	r3, #1
 80192da:	009b      	lsls	r3, r3, #2
 80192dc:	18d1      	adds	r1, r2, r3
                 (g_ulDeviceCount - ulIdx - 1) * (uint32_t)sizeof(*g_pptDevices));
 80192de:	4b24      	ldr	r3, [pc, #144]	@ (8019370 <cifXStopDevice+0x200>)
 80192e0:	681a      	ldr	r2, [r3, #0]
 80192e2:	693b      	ldr	r3, [r7, #16]
 80192e4:	1ad3      	subs	r3, r2, r3
 80192e6:	3b01      	subs	r3, #1
      OS_Memmove(&g_pptDevices[ulIdx],
 80192e8:	009b      	lsls	r3, r3, #2
 80192ea:	461a      	mov	r2, r3
 80192ec:	f7f6 fd5a 	bl	800fda4 <OS_Memmove>
      --g_ulDeviceCount;
 80192f0:	4b1f      	ldr	r3, [pc, #124]	@ (8019370 <cifXStopDevice+0x200>)
 80192f2:	681b      	ldr	r3, [r3, #0]
 80192f4:	3b01      	subs	r3, #1
 80192f6:	4a1e      	ldr	r2, [pc, #120]	@ (8019370 <cifXStopDevice+0x200>)
 80192f8:	6013      	str	r3, [r2, #0]
      break;
 80192fa:	e007      	b.n	801930c <cifXStopDevice+0x19c>
  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 80192fc:	693b      	ldr	r3, [r7, #16]
 80192fe:	3301      	adds	r3, #1
 8019300:	613b      	str	r3, [r7, #16]
 8019302:	4b1b      	ldr	r3, [pc, #108]	@ (8019370 <cifXStopDevice+0x200>)
 8019304:	681b      	ldr	r3, [r3, #0]
 8019306:	693a      	ldr	r2, [r7, #16]
 8019308:	429a      	cmp	r2, r3
 801930a:	d3d4      	bcc.n	80192b6 <cifXStopDevice+0x146>
  }

  /*-------------------------------------------------*/
  /* Check if we have removed the last device        */
  /*-------------------------------------------------*/
  if(0 == g_ulDeviceCount)
 801930c:	4b18      	ldr	r3, [pc, #96]	@ (8019370 <cifXStopDevice+0x200>)
 801930e:	681b      	ldr	r3, [r3, #0]
 8019310:	2b00      	cmp	r3, #0
 8019312:	d108      	bne.n	8019326 <cifXStopDevice+0x1b6>
  {
    /* No more devices available */
    OS_Memfree(g_pptDevices);
 8019314:	4b15      	ldr	r3, [pc, #84]	@ (801936c <cifXStopDevice+0x1fc>)
 8019316:	681b      	ldr	r3, [r3, #0]
 8019318:	4618      	mov	r0, r3
 801931a:	f7f6 fcfa 	bl	800fd12 <OS_Memfree>
    g_pptDevices = NULL;
 801931e:	4b13      	ldr	r3, [pc, #76]	@ (801936c <cifXStopDevice+0x1fc>)
 8019320:	2200      	movs	r2, #0
 8019322:	601a      	str	r2, [r3, #0]
 8019324:	e01c      	b.n	8019360 <cifXStopDevice+0x1f0>

  } else
  {
    /* More device existing, shrink memory */
    g_pptDevices = (PDEVICEINSTANCE*)OS_Memrealloc(g_pptDevices, g_ulDeviceCount * (uint32_t)sizeof(*g_pptDevices));
 8019326:	4b11      	ldr	r3, [pc, #68]	@ (801936c <cifXStopDevice+0x1fc>)
 8019328:	681a      	ldr	r2, [r3, #0]
 801932a:	4b11      	ldr	r3, [pc, #68]	@ (8019370 <cifXStopDevice+0x200>)
 801932c:	681b      	ldr	r3, [r3, #0]
 801932e:	009b      	lsls	r3, r3, #2
 8019330:	4619      	mov	r1, r3
 8019332:	4610      	mov	r0, r2
 8019334:	f7f6 fcf8 	bl	800fd28 <OS_Memrealloc>
 8019338:	4603      	mov	r3, r0
 801933a:	4a0c      	ldr	r2, [pc, #48]	@ (801936c <cifXStopDevice+0x1fc>)
 801933c:	6013      	str	r3, [r2, #0]

    if (NULL == g_pptDevices)
 801933e:	4b0b      	ldr	r3, [pc, #44]	@ (801936c <cifXStopDevice+0x1fc>)
 8019340:	681b      	ldr	r3, [r3, #0]
 8019342:	2b00      	cmp	r3, #0
 8019344:	d10c      	bne.n	8019360 <cifXStopDevice+0x1f0>
    {
      lRet = CIFX_INVALID_POINTER;
 8019346:	4b0b      	ldr	r3, [pc, #44]	@ (8019374 <cifXStopDevice+0x204>)
 8019348:	617b      	str	r3, [r7, #20]

      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801934a:	4b0b      	ldr	r3, [pc, #44]	@ (8019378 <cifXStopDevice+0x208>)
 801934c:	681b      	ldr	r3, [r3, #0]
 801934e:	f003 0308 	and.w	r3, r3, #8
 8019352:	2b00      	cmp	r3, #0
 8019354:	d004      	beq.n	8019360 <cifXStopDevice+0x1f0>
      {
        USER_Trace(ptDevInstance,
 8019356:	4a09      	ldr	r2, [pc, #36]	@ (801937c <cifXStopDevice+0x20c>)
 8019358:	2108      	movs	r1, #8
 801935a:	6878      	ldr	r0, [r7, #4]
 801935c:	f001 fa23 	bl	801a7a6 <USER_Trace>
                  "Error creating device buffer!");
      }
    }
  }

  return lRet;
 8019360:	697b      	ldr	r3, [r7, #20]
}
 8019362:	4618      	mov	r0, r3
 8019364:	3718      	adds	r7, #24
 8019366:	46bd      	mov	sp, r7
 8019368:	bd80      	pop	{r7, pc}
 801936a:	bf00      	nop
 801936c:	200072cc 	.word	0x200072cc
 8019370:	200072c8 	.word	0x200072c8
 8019374:	800a0001 	.word	0x800a0001
 8019378:	20000080 	.word	0x20000080
 801937c:	08022ccc 	.word	0x08022ccc

08019380 <cifXTKitEnableHWInterrupt>:
/*****************************************************************************/
/*! Physically Enable Interrupts on hardware
*   \param ptDevInstance Device instance                                     */
/*****************************************************************************/
void cifXTKitEnableHWInterrupt(PDEVICEINSTANCE ptDevInstance)
{
 8019380:	b590      	push	{r4, r7, lr}
 8019382:	b087      	sub	sp, #28
 8019384:	af02      	add	r7, sp, #8
 8019386:	6078      	str	r0, [r7, #4]
  /* Set interrupt enable bits in PCI mode only if the complete 64KByte DPM is available */
  if( (ptDevInstance->fPCICard) ||
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	68db      	ldr	r3, [r3, #12]
 801938c:	2b00      	cmp	r3, #0
 801938e:	d104      	bne.n	801939a <cifXTKitEnableHWInterrupt+0x1a>
      (ptDevInstance->ulDPMSize >= NETX_DPM_MEMORY_SIZE) )
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if( (ptDevInstance->fPCICard) ||
 8019394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019398:	d31f      	bcc.n	80193da <cifXTKitEnableHWInterrupt+0x5a>
  {
    /* Enable global and handshake interrupts */
    HWIF_WRITE32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulIRQEnable_0,
 801939a:	4b12      	ldr	r3, [pc, #72]	@ (80193e4 <cifXTKitEnableHWInterrupt+0x64>)
 801939c:	60fb      	str	r3, [r7, #12]
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80193a8:	f503 72f8 	add.w	r2, r3, #496	@ 0x1f0
 80193ac:	f107 030c 	add.w	r3, r7, #12
 80193b0:	2104      	movs	r1, #4
 80193b2:	9100      	str	r1, [sp, #0]
 80193b4:	6879      	ldr	r1, [r7, #4]
 80193b6:	2001      	movs	r0, #1
 80193b8:	47a0      	blx	r4
                 HOST_TO_LE32((MSK_IRQ_EN0_INT_REQ | MSK_IRQ_EN0_HANDSHAKE) ));

    HWIF_WRITE32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulIRQEnable_1, 0);
 80193ba:	2300      	movs	r3, #0
 80193bc:	60bb      	str	r3, [r7, #8]
 80193be:	687b      	ldr	r3, [r7, #4]
 80193c0:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 80193c4:	687b      	ldr	r3, [r7, #4]
 80193c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80193c8:	f503 72fa 	add.w	r2, r3, #500	@ 0x1f4
 80193cc:	f107 0308 	add.w	r3, r7, #8
 80193d0:	2104      	movs	r1, #4
 80193d2:	9100      	str	r1, [sp, #0]
 80193d4:	6879      	ldr	r1, [r7, #4]
 80193d6:	2001      	movs	r0, #1
 80193d8:	47a0      	blx	r4
  }
}
 80193da:	bf00      	nop
 80193dc:	3714      	adds	r7, #20
 80193de:	46bd      	mov	sp, r7
 80193e0:	bd90      	pop	{r4, r7, pc}
 80193e2:	bf00      	nop
 80193e4:	8000ffff 	.word	0x8000ffff

080193e8 <cifXTKitAddDevice>:
*   \param ptDevInstance Device to add (must at least include the pointer to
*                        the DPM)
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXTKitAddDevice(PDEVICEINSTANCE ptDevInstance)
{
 80193e8:	b580      	push	{r7, lr}
 80193ea:	b084      	sub	sp, #16
 80193ec:	af00      	add	r7, sp, #0
 80193ee:	6078      	str	r0, [r7, #4]
  int32_t lRet;

  /* Check if we have a pointer */
  if(NULL == ptDevInstance)
 80193f0:	687b      	ldr	r3, [r7, #4]
 80193f2:	2b00      	cmp	r3, #0
 80193f4:	d101      	bne.n	80193fa <cifXTKitAddDevice+0x12>
    return CIFX_INVALID_POINTER;
 80193f6:	4b35      	ldr	r3, [pc, #212]	@ (80194cc <cifXTKitAddDevice+0xe4>)
 80193f8:	e064      	b.n	80194c4 <cifXTKitAddDevice+0xdc>

  /* Disable interrupts during startup phase. Just in case the user has set this flag! */
  ptDevInstance->fIrqEnabled = 0;
 80193fa:	687b      	ldr	r3, [r7, #4]
 80193fc:	2200      	movs	r2, #0
 80193fe:	609a      	str	r2, [r3, #8]

#ifdef CIFX_TOOLKIT_HWIF
  /* Validate hardware access function pointers != NULL */
  if ( (ptDevInstance->pfnHwIfRead    == NULL) ||
 8019400:	687b      	ldr	r3, [r7, #4]
 8019402:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8019406:	2b00      	cmp	r3, #0
 8019408:	d004      	beq.n	8019414 <cifXTKitAddDevice+0x2c>
       (ptDevInstance->pfnHwIfWrite   == NULL)   )
 801940a:	687b      	ldr	r3, [r7, #4]
 801940c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
  if ( (ptDevInstance->pfnHwIfRead    == NULL) ||
 8019410:	2b00      	cmp	r3, #0
 8019412:	d101      	bne.n	8019418 <cifXTKitAddDevice+0x30>
    return CIFX_INVALID_PARAMETER;
 8019414:	4b2e      	ldr	r3, [pc, #184]	@ (80194d0 <cifXTKitAddDevice+0xe8>)
 8019416:	e055      	b.n	80194c4 <cifXTKitAddDevice+0xdc>
      return lRet;
  }
#endif

  /* Run the toolkit start device functions */
  lRet = cifXStartDevice(ptDevInstance);
 8019418:	6878      	ldr	r0, [r7, #4]
 801941a:	f7ff fd19 	bl	8018e50 <cifXStartDevice>
 801941e:	60f8      	str	r0, [r7, #12]
  if(CIFX_NO_ERROR == lRet)
 8019420:	68fb      	ldr	r3, [r7, #12]
 8019422:	2b00      	cmp	r3, #0
 8019424:	d14d      	bne.n	80194c2 <cifXTKitAddDevice+0xda>
  {
    /* Lock tkit global data access against reentrancy*/
    OS_EnterLock(g_pvTkitLock);
 8019426:	4b2b      	ldr	r3, [pc, #172]	@ (80194d4 <cifXTKitAddDevice+0xec>)
 8019428:	681b      	ldr	r3, [r3, #0]
 801942a:	4618      	mov	r0, r3
 801942c:	f7f6 fd54 	bl	800fed8 <OS_EnterLock>

    /* Increment device count */
    ++g_ulDeviceCount;
 8019430:	4b29      	ldr	r3, [pc, #164]	@ (80194d8 <cifXTKitAddDevice+0xf0>)
 8019432:	681b      	ldr	r3, [r3, #0]
 8019434:	3301      	adds	r3, #1
 8019436:	4a28      	ldr	r2, [pc, #160]	@ (80194d8 <cifXTKitAddDevice+0xf0>)
 8019438:	6013      	str	r3, [r2, #0]

    /* Create new list entry */
    g_pptDevices = (PDEVICEINSTANCE*)OS_Memrealloc(g_pptDevices, g_ulDeviceCount * (uint32_t)sizeof(*g_pptDevices));
 801943a:	4b28      	ldr	r3, [pc, #160]	@ (80194dc <cifXTKitAddDevice+0xf4>)
 801943c:	681a      	ldr	r2, [r3, #0]
 801943e:	4b26      	ldr	r3, [pc, #152]	@ (80194d8 <cifXTKitAddDevice+0xf0>)
 8019440:	681b      	ldr	r3, [r3, #0]
 8019442:	009b      	lsls	r3, r3, #2
 8019444:	4619      	mov	r1, r3
 8019446:	4610      	mov	r0, r2
 8019448:	f7f6 fc6e 	bl	800fd28 <OS_Memrealloc>
 801944c:	4603      	mov	r3, r0
 801944e:	4a23      	ldr	r2, [pc, #140]	@ (80194dc <cifXTKitAddDevice+0xf4>)
 8019450:	6013      	str	r3, [r2, #0]

    if (NULL == g_pptDevices)
 8019452:	4b22      	ldr	r3, [pc, #136]	@ (80194dc <cifXTKitAddDevice+0xf4>)
 8019454:	681b      	ldr	r3, [r3, #0]
 8019456:	2b00      	cmp	r3, #0
 8019458:	d10d      	bne.n	8019476 <cifXTKitAddDevice+0x8e>
    {
      lRet = CIFX_INVALID_POINTER;
 801945a:	4b1c      	ldr	r3, [pc, #112]	@ (80194cc <cifXTKitAddDevice+0xe4>)
 801945c:	60fb      	str	r3, [r7, #12]

      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801945e:	4b20      	ldr	r3, [pc, #128]	@ (80194e0 <cifXTKitAddDevice+0xf8>)
 8019460:	681b      	ldr	r3, [r3, #0]
 8019462:	f003 0308 	and.w	r3, r3, #8
 8019466:	2b00      	cmp	r3, #0
 8019468:	d026      	beq.n	80194b8 <cifXTKitAddDevice+0xd0>
      {
        USER_Trace(ptDevInstance,
 801946a:	4a1e      	ldr	r2, [pc, #120]	@ (80194e4 <cifXTKitAddDevice+0xfc>)
 801946c:	2108      	movs	r1, #8
 801946e:	6878      	ldr	r0, [r7, #4]
 8019470:	f001 f999 	bl	801a7a6 <USER_Trace>
 8019474:	e020      	b.n	80194b8 <cifXTKitAddDevice+0xd0>
      }

    } else
    {
      /* Add the new entry to the device list */
      g_pptDevices[g_ulDeviceCount - 1] = ptDevInstance;
 8019476:	4b19      	ldr	r3, [pc, #100]	@ (80194dc <cifXTKitAddDevice+0xf4>)
 8019478:	681a      	ldr	r2, [r3, #0]
 801947a:	4b17      	ldr	r3, [pc, #92]	@ (80194d8 <cifXTKitAddDevice+0xf0>)
 801947c:	681b      	ldr	r3, [r3, #0]
 801947e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8019482:	3b01      	subs	r3, #1
 8019484:	009b      	lsls	r3, r3, #2
 8019486:	4413      	add	r3, r2
 8019488:	687a      	ldr	r2, [r7, #4]
 801948a:	601a      	str	r2, [r3, #0]

      /* Setup interrupts if as given during cifXStartDevice() */
      if(0 != (ptDevInstance->fIrqEnabled))
 801948c:	687b      	ldr	r3, [r7, #4]
 801948e:	689b      	ldr	r3, [r3, #8]
 8019490:	2b00      	cmp	r3, #0
 8019492:	d011      	beq.n	80194b8 <cifXTKitAddDevice+0xd0>
      {
        /* Perform a dummy interrupt cycle to get handshake flags in Sync for proper operation */
        if(CIFX_TKIT_IRQ_DSR_REQUESTED == cifXTKitISRHandler(ptDevInstance, 1))
 8019494:	2101      	movs	r1, #1
 8019496:	6878      	ldr	r0, [r7, #4]
 8019498:	f000 f8a6 	bl	80195e8 <cifXTKitISRHandler>
 801949c:	4603      	mov	r3, r0
 801949e:	2b02      	cmp	r3, #2
 80194a0:	d102      	bne.n	80194a8 <cifXTKitAddDevice+0xc0>
          cifXTKitDSRHandler(ptDevInstance);
 80194a2:	6878      	ldr	r0, [r7, #4]
 80194a4:	f000 fa14 	bl	80198d0 <cifXTKitDSRHandler>

#ifndef CIFX_TOOLKIT_MANUAL_IRQ_ENABLE
        OS_EnableInterrupts(ptDevInstance->pvOSDependent);
 80194a8:	687b      	ldr	r3, [r7, #4]
 80194aa:	69db      	ldr	r3, [r3, #28]
 80194ac:	4618      	mov	r0, r3
 80194ae:	f7f6 fc9e 	bl	800fdee <OS_EnableInterrupts>
        cifXTKitEnableHWInterrupt(ptDevInstance);
 80194b2:	6878      	ldr	r0, [r7, #4]
 80194b4:	f7ff ff64 	bl	8019380 <cifXTKitEnableHWInterrupt>
#endif /* CIFX_TOOLKIT_MANUAL_IRQ_ENABLE */
      }
    }

    /* Done with the initialisation */
    OS_LeaveLock(g_pvTkitLock);
 80194b8:	4b06      	ldr	r3, [pc, #24]	@ (80194d4 <cifXTKitAddDevice+0xec>)
 80194ba:	681b      	ldr	r3, [r3, #0]
 80194bc:	4618      	mov	r0, r3
 80194be:	f7f6 fd1d 	bl	800fefc <OS_LeaveLock>
  }

  return lRet;
 80194c2:	68fb      	ldr	r3, [r7, #12]
}
 80194c4:	4618      	mov	r0, r3
 80194c6:	3710      	adds	r7, #16
 80194c8:	46bd      	mov	sp, r7
 80194ca:	bd80      	pop	{r7, pc}
 80194cc:	800a0001 	.word	0x800a0001
 80194d0:	800a0005 	.word	0x800a0005
 80194d4:	200072d8 	.word	0x200072d8
 80194d8:	200072c8 	.word	0x200072c8
 80194dc:	200072cc 	.word	0x200072cc
 80194e0:	20000080 	.word	0x20000080
 80194e4:	08022cec 	.word	0x08022cec

080194e8 <cifXTKitInit>:
/*****************************************************************************/
/*! Initializes the cifX Toolkit
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXTKitInit( void)
{
 80194e8:	b580      	push	{r7, lr}
 80194ea:	b082      	sub	sp, #8
 80194ec:	af00      	add	r7, sp, #0
  int32_t lRet = CIFX_NO_ERROR;
 80194ee:	2300      	movs	r3, #0
 80194f0:	607b      	str	r3, [r7, #4]

  /* Uninitialize toolkit, just in case it was not correctly closed before */
  cifXTKitDeinit();
 80194f2:	f000 f823 	bl	801953c <cifXTKitDeinit>

  /* Initialize OS functions */
  lRet = OS_Init();
 80194f6:	f7f6 fbeb 	bl	800fcd0 <OS_Init>
 80194fa:	6078      	str	r0, [r7, #4]

  /* Create toolkit lock, signal toolkit initialization */
  if(CIFX_NO_ERROR == lRet)
 80194fc:	687b      	ldr	r3, [r7, #4]
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d110      	bne.n	8019524 <cifXTKitInit+0x3c>
  {
    if( NULL == (g_pvTkitLock = OS_CreateLock()) )
 8019502:	f7f6 fce1 	bl	800fec8 <OS_CreateLock>
 8019506:	4603      	mov	r3, r0
 8019508:	4a09      	ldr	r2, [pc, #36]	@ (8019530 <cifXTKitInit+0x48>)
 801950a:	6013      	str	r3, [r2, #0]
 801950c:	4b08      	ldr	r3, [pc, #32]	@ (8019530 <cifXTKitInit+0x48>)
 801950e:	681b      	ldr	r3, [r3, #0]
 8019510:	2b00      	cmp	r3, #0
 8019512:	d104      	bne.n	801951e <cifXTKitInit+0x36>
    {
      /* Signal initialization error */
      lRet = CIFX_INVALID_POINTER;
 8019514:	4b07      	ldr	r3, [pc, #28]	@ (8019534 <cifXTKitInit+0x4c>)
 8019516:	607b      	str	r3, [r7, #4]

      /* Uninitialize OS functions */
      OS_Deinit();
 8019518:	f7f6 fbe8 	bl	800fcec <OS_Deinit>
 801951c:	e002      	b.n	8019524 <cifXTKitInit+0x3c>
    } else
    {
      /* Toolkit successfully initialized */
      g_tDriverInfo.fInitialized = 1;
 801951e:	4b06      	ldr	r3, [pc, #24]	@ (8019538 <cifXTKitInit+0x50>)
 8019520:	2201      	movs	r2, #1
 8019522:	605a      	str	r2, [r3, #4]
    }
  }

  return lRet;
 8019524:	687b      	ldr	r3, [r7, #4]
}
 8019526:	4618      	mov	r0, r3
 8019528:	3708      	adds	r7, #8
 801952a:	46bd      	mov	sp, r7
 801952c:	bd80      	pop	{r7, pc}
 801952e:	bf00      	nop
 8019530:	200072d8 	.word	0x200072d8
 8019534:	800a0001 	.word	0x800a0001
 8019538:	200072d0 	.word	0x200072d0

0801953c <cifXTKitDeinit>:

/*****************************************************************************/
/*! Un-Initializes the cifX Toolkit                                          */
/*****************************************************************************/
void cifXTKitDeinit( void)
{
 801953c:	b580      	push	{r7, lr}
 801953e:	b082      	sub	sp, #8
 8019540:	af00      	add	r7, sp, #0
  uint32_t ulIdx = 0;
 8019542:	2300      	movs	r3, #0
 8019544:	607b      	str	r3, [r7, #4]

  if(g_pvTkitLock)
 8019546:	4b24      	ldr	r3, [pc, #144]	@ (80195d8 <cifXTKitDeinit+0x9c>)
 8019548:	681b      	ldr	r3, [r3, #0]
 801954a:	2b00      	cmp	r3, #0
 801954c:	d004      	beq.n	8019558 <cifXTKitDeinit+0x1c>
  {
    OS_EnterLock(g_pvTkitLock);
 801954e:	4b22      	ldr	r3, [pc, #136]	@ (80195d8 <cifXTKitDeinit+0x9c>)
 8019550:	681b      	ldr	r3, [r3, #0]
 8019552:	4618      	mov	r0, r3
 8019554:	f7f6 fcc0 	bl	800fed8 <OS_EnterLock>
  }

  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 8019558:	2300      	movs	r3, #0
 801955a:	607b      	str	r3, [r7, #4]
 801955c:	e00b      	b.n	8019576 <cifXTKitDeinit+0x3a>
  {
    (void)cifXStopDevice(g_pptDevices[ulIdx]);
 801955e:	4b1f      	ldr	r3, [pc, #124]	@ (80195dc <cifXTKitDeinit+0xa0>)
 8019560:	681a      	ldr	r2, [r3, #0]
 8019562:	687b      	ldr	r3, [r7, #4]
 8019564:	009b      	lsls	r3, r3, #2
 8019566:	4413      	add	r3, r2
 8019568:	681b      	ldr	r3, [r3, #0]
 801956a:	4618      	mov	r0, r3
 801956c:	f7ff fe00 	bl	8019170 <cifXStopDevice>
  for(ulIdx = 0; ulIdx < g_ulDeviceCount; ++ulIdx)
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	3301      	adds	r3, #1
 8019574:	607b      	str	r3, [r7, #4]
 8019576:	4b1a      	ldr	r3, [pc, #104]	@ (80195e0 <cifXTKitDeinit+0xa4>)
 8019578:	681b      	ldr	r3, [r3, #0]
 801957a:	687a      	ldr	r2, [r7, #4]
 801957c:	429a      	cmp	r2, r3
 801957e:	d3ee      	bcc.n	801955e <cifXTKitDeinit+0x22>
  }

  if(g_pptDevices)
 8019580:	4b16      	ldr	r3, [pc, #88]	@ (80195dc <cifXTKitDeinit+0xa0>)
 8019582:	681b      	ldr	r3, [r3, #0]
 8019584:	2b00      	cmp	r3, #0
 8019586:	d007      	beq.n	8019598 <cifXTKitDeinit+0x5c>
  {
    OS_Memfree(g_pptDevices);
 8019588:	4b14      	ldr	r3, [pc, #80]	@ (80195dc <cifXTKitDeinit+0xa0>)
 801958a:	681b      	ldr	r3, [r3, #0]
 801958c:	4618      	mov	r0, r3
 801958e:	f7f6 fbc0 	bl	800fd12 <OS_Memfree>
    g_pptDevices    = NULL;
 8019592:	4b12      	ldr	r3, [pc, #72]	@ (80195dc <cifXTKitDeinit+0xa0>)
 8019594:	2200      	movs	r2, #0
 8019596:	601a      	str	r2, [r3, #0]
  }
  g_ulDeviceCount = 0;
 8019598:	4b11      	ldr	r3, [pc, #68]	@ (80195e0 <cifXTKitDeinit+0xa4>)
 801959a:	2200      	movs	r2, #0
 801959c:	601a      	str	r2, [r3, #0]

  if(g_pvTkitLock)
 801959e:	4b0e      	ldr	r3, [pc, #56]	@ (80195d8 <cifXTKitDeinit+0x9c>)
 80195a0:	681b      	ldr	r3, [r3, #0]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d00c      	beq.n	80195c0 <cifXTKitDeinit+0x84>
  {
    OS_LeaveLock(g_pvTkitLock);
 80195a6:	4b0c      	ldr	r3, [pc, #48]	@ (80195d8 <cifXTKitDeinit+0x9c>)
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	4618      	mov	r0, r3
 80195ac:	f7f6 fca6 	bl	800fefc <OS_LeaveLock>
    OS_DeleteLock(g_pvTkitLock);
 80195b0:	4b09      	ldr	r3, [pc, #36]	@ (80195d8 <cifXTKitDeinit+0x9c>)
 80195b2:	681b      	ldr	r3, [r3, #0]
 80195b4:	4618      	mov	r0, r3
 80195b6:	f7f6 fcb7 	bl	800ff28 <OS_DeleteLock>
    g_pvTkitLock = NULL;
 80195ba:	4b07      	ldr	r3, [pc, #28]	@ (80195d8 <cifXTKitDeinit+0x9c>)
 80195bc:	2200      	movs	r2, #0
 80195be:	601a      	str	r2, [r3, #0]
  }

  /* Uninitialize OS functions */
  OS_Deinit();
 80195c0:	f7f6 fb94 	bl	800fcec <OS_Deinit>

  g_tDriverInfo.fInitialized = 0;
 80195c4:	4b07      	ldr	r3, [pc, #28]	@ (80195e4 <cifXTKitDeinit+0xa8>)
 80195c6:	2200      	movs	r2, #0
 80195c8:	605a      	str	r2, [r3, #4]
  g_tDriverInfo.ulOpenCount  = 0;
 80195ca:	4b06      	ldr	r3, [pc, #24]	@ (80195e4 <cifXTKitDeinit+0xa8>)
 80195cc:	2200      	movs	r2, #0
 80195ce:	601a      	str	r2, [r3, #0]
}
 80195d0:	bf00      	nop
 80195d2:	3708      	adds	r7, #8
 80195d4:	46bd      	mov	sp, r7
 80195d6:	bd80      	pop	{r7, pc}
 80195d8:	200072d8 	.word	0x200072d8
 80195dc:	200072cc 	.word	0x200072cc
 80195e0:	200072c8 	.word	0x200072c8
 80195e4:	200072d0 	.word	0x200072d0

080195e8 <cifXTKitISRHandler>:
*                                   if the user has already filtered out all shared IRQs
*   \return CIFX_TKIT_IRQ_DSR_REQUESTED/CIFX_TKIT_IRQ_HANDLED on success
*           CIFX_TKIT_IRQ_OTHERDEVICE if the IRQ is not from the device      */
/*****************************************************************************/
int cifXTKitISRHandler(PDEVICEINSTANCE ptDevInstance, int fPCIIgnoreGlobalIntFlag)
{
 80195e8:	b590      	push	{r4, r7, lr}
 80195ea:	b091      	sub	sp, #68	@ 0x44
 80195ec:	af02      	add	r7, sp, #8
 80195ee:	6078      	str	r0, [r7, #4]
 80195f0:	6039      	str	r1, [r7, #0]
  int iRet;

  /* Check if DPM is available, if not, it cannot be our card, that caused the interrupt */
  if( HWIF_READ32(ptDevInstance, *(uint32_t*)ptDevInstance->pbDPM) == CIFX_DPM_INVALID_CONTENT)
 80195f2:	687b      	ldr	r3, [r7, #4]
 80195f4:	6a1b      	ldr	r3, [r3, #32]
 80195f6:	4619      	mov	r1, r3
 80195f8:	6878      	ldr	r0, [r7, #4]
 80195fa:	f7fb ff19 	bl	8015430 <HwIfRead32>
 80195fe:	4603      	mov	r3, r0
 8019600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019604:	d101      	bne.n	801960a <cifXTKitISRHandler+0x22>
    return CIFX_TKIT_IRQ_OTHERDEVICE;
 8019606:	2300      	movs	r3, #0
 8019608:	e0e2      	b.n	80197d0 <cifXTKitISRHandler+0x1e8>

  if(!ptDevInstance->fIrqEnabled)
 801960a:	687b      	ldr	r3, [r7, #4]
 801960c:	689b      	ldr	r3, [r3, #8]
 801960e:	2b00      	cmp	r3, #0
 8019610:	d107      	bne.n	8019622 <cifXTKitISRHandler+0x3a>
  {
    /* Irq is disabled on device, so we assume the user activated the interrupts,
       but wants to poll the card. */

    USER_Trace(ptDevInstance,
 8019612:	4a71      	ldr	r2, [pc, #452]	@ (80197d8 <cifXTKitISRHandler+0x1f0>)
 8019614:	2108      	movs	r1, #8
 8019616:	6878      	ldr	r0, [r7, #4]
 8019618:	f001 f8c5 	bl	801a7a6 <USER_Trace>
               TRACE_LEVEL_ERROR,
               "cifXTKitISRHandler() : We received an interrupt, but IRQs are disabled!");

    iRet = CIFX_TKIT_IRQ_OTHERDEVICE;
 801961c:	2300      	movs	r3, #0
 801961e:	637b      	str	r3, [r7, #52]	@ 0x34
 8019620:	e0d5      	b.n	80197ce <cifXTKitISRHandler+0x1e6>

  } else
  {
    /* We are working in interrupt mode */
    uint32_t                    ulChannel;
    int                         iIrqToDsrBuffer   = ptDevInstance->iIrqToDsrBuffer;
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019626:	62fb      	str	r3, [r7, #44]	@ 0x2c
    IRQ_TO_DSR_BUFFER_T*        ptIsrToDsrBuffer  = &ptDevInstance->atIrqToDsrBuffer[iIrqToDsrBuffer];
 8019628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801962a:	4613      	mov	r3, r2
 801962c:	011b      	lsls	r3, r3, #4
 801962e:	4413      	add	r3, r2
 8019630:	009b      	lsls	r3, r3, #2
 8019632:	3368      	adds	r3, #104	@ 0x68
 8019634:	687a      	ldr	r2, [r7, #4]
 8019636:	4413      	add	r3, r2
 8019638:	62bb      	str	r3, [r7, #40]	@ 0x28
    HIL_DPM_HANDSHAKE_ARRAY_T*  ptHandshakeBuffer = &ptIsrToDsrBuffer->tHandshakeBuffer;
 801963a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801963c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* on a DPM module every handshake cell can be read individually,
       on a PCI module the complete handshake register block must be read sequentially */
    if( (!ptDevInstance->fPCICard) ||
 801963e:	687b      	ldr	r3, [r7, #4]
 8019640:	68db      	ldr	r3, [r3, #12]
 8019642:	2b00      	cmp	r3, #0
 8019644:	d003      	beq.n	801964e <cifXTKitISRHandler+0x66>
        (!ptDevInstance->pbHandshakeBlock) )
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    if( (!ptDevInstance->fPCICard) ||
 801964a:	2b00      	cmp	r3, #0
 801964c:	d149      	bne.n	80196e2 <cifXTKitISRHandler+0xfa>
    {
      /* DPM card */

      ++ptDevInstance->ulIrqCounter;
 801964e:	687b      	ldr	r3, [r7, #4]
 8019650:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8019654:	1c5a      	adds	r2, r3, #1
 8019656:	687b      	ldr	r3, [r7, #4]
 8019658:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
      ptIsrToDsrBuffer->fValid = 1;
 801965c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801965e:	2201      	movs	r2, #1
 8019660:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Check if we have a handshake block, if so, we read it completely on DPM hardwares
         to make sure, illegally activated handshake cells, don't cause interrupts */
      if (NULL != ptDevInstance->pbHandshakeBlock)
 8019662:	687b      	ldr	r3, [r7, #4]
 8019664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019666:	2b00      	cmp	r3, #0
 8019668:	d00b      	beq.n	8019682 <cifXTKitISRHandler+0x9a>
      {
        HWIF_READN( ptDevInstance,
 801966a:	687b      	ldr	r3, [r7, #4]
 801966c:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 8019670:	687b      	ldr	r3, [r7, #4]
 8019672:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8019674:	2340      	movs	r3, #64	@ 0x40
 8019676:	9300      	str	r3, [sp, #0]
 8019678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801967a:	6879      	ldr	r1, [r7, #4]
 801967c:	2000      	movs	r0, #0
 801967e:	47a0      	blx	r4
 8019680:	e02c      	b.n	80196dc <cifXTKitISRHandler+0xf4>
                    sizeof(*ptHandshakeBuffer));
      } else
      {
        /* We do not have a handshake block, so we have to read them one by one */
        /* and only for the available channels */
        ptHandshakeBuffer->atHsk[0].ulValue = HWIF_READ32(ptDevInstance, ptDevInstance->tSystemDevice.ptHandshakeCell->ulValue);
 8019682:	687b      	ldr	r3, [r7, #4]
 8019684:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8019688:	4619      	mov	r1, r3
 801968a:	6878      	ldr	r0, [r7, #4]
 801968c:	f7fb fed0 	bl	8015430 <HwIfRead32>
 8019690:	4602      	mov	r2, r0
 8019692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019694:	601a      	str	r2, [r3, #0]

        for(ulChannel = 0; ulChannel < ptDevInstance->ulCommChannelCount; ++ulChannel)
 8019696:	2300      	movs	r3, #0
 8019698:	633b      	str	r3, [r7, #48]	@ 0x30
 801969a:	e019      	b.n	80196d0 <cifXTKitISRHandler+0xe8>
        {
          PCHANNELINSTANCE ptChannel = (PCHANNELINSTANCE)ptDevInstance->pptCommChannels[ulChannel];
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 80196a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80196a4:	009b      	lsls	r3, r3, #2
 80196a6:	4413      	add	r3, r2
 80196a8:	681b      	ldr	r3, [r3, #0]
 80196aa:	617b      	str	r3, [r7, #20]
          uint32_t         ulBlockID = ptChannel->ulBlockID;
 80196ac:	697b      	ldr	r3, [r7, #20]
 80196ae:	695b      	ldr	r3, [r3, #20]
 80196b0:	613b      	str	r3, [r7, #16]

          ptHandshakeBuffer->atHsk[ulBlockID].ulValue = HWIF_READ32(ptDevInstance, ptChannel->ptHandshakeCell->ulValue);
 80196b2:	697b      	ldr	r3, [r7, #20]
 80196b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80196b8:	4619      	mov	r1, r3
 80196ba:	6878      	ldr	r0, [r7, #4]
 80196bc:	f7fb feb8 	bl	8015430 <HwIfRead32>
 80196c0:	4601      	mov	r1, r0
 80196c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196c4:	693a      	ldr	r2, [r7, #16]
 80196c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for(ulChannel = 0; ulChannel < ptDevInstance->ulCommChannelCount; ++ulChannel)
 80196ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80196cc:	3301      	adds	r3, #1
 80196ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80196d0:	687b      	ldr	r3, [r7, #4]
 80196d2:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80196d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80196d8:	429a      	cmp	r2, r3
 80196da:	d3df      	bcc.n	801969c <cifXTKitISRHandler+0xb4>
        }
      }

      /* we need to check in DSR which handshake bits have changed */
      iRet = CIFX_TKIT_IRQ_DSR_REQUESTED;
 80196dc:	2302      	movs	r3, #2
 80196de:	637b      	str	r3, [r7, #52]	@ 0x34
 80196e0:	e075      	b.n	80197ce <cifXTKitISRHandler+0x1e6>

    } else
    {
      /* PCI card */

      uint32_t ulIrqState0 = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulIRQState_0));
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80196e6:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80196ea:	4619      	mov	r1, r3
 80196ec:	6878      	ldr	r0, [r7, #4]
 80196ee:	f7fb fe9f 	bl	8015430 <HwIfRead32>
 80196f2:	6238      	str	r0, [r7, #32]
      uint32_t ulIrqState1 = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulIRQState_1));
 80196f4:	687b      	ldr	r3, [r7, #4]
 80196f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80196f8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80196fc:	4619      	mov	r1, r3
 80196fe:	6878      	ldr	r0, [r7, #4]
 8019700:	f7fb fe96 	bl	8015430 <HwIfRead32>
 8019704:	61f8      	str	r0, [r7, #28]

      /* First check if we have generated this interrupt by reading the global IRQ status bit */
      if(  !fPCIIgnoreGlobalIntFlag &&
 8019706:	683b      	ldr	r3, [r7, #0]
 8019708:	2b00      	cmp	r3, #0
 801970a:	d105      	bne.n	8019718 <cifXTKitISRHandler+0x130>
          (0 == (ulIrqState0 & MSK_IRQ_STA0_INT_REQ)) )
 801970c:	6a3b      	ldr	r3, [r7, #32]
      if(  !fPCIIgnoreGlobalIntFlag &&
 801970e:	2b00      	cmp	r3, #0
 8019710:	db02      	blt.n	8019718 <cifXTKitISRHandler+0x130>
      {
        /* we have not generated this interrupt, so it must be another device on shared IRQ */
        iRet = CIFX_TKIT_IRQ_OTHERDEVICE;
 8019712:	2300      	movs	r3, #0
 8019714:	637b      	str	r3, [r7, #52]	@ 0x34
 8019716:	e05a      	b.n	80197ce <cifXTKitISRHandler+0x1e6>

      } else
      {
        HIL_DPM_HANDSHAKE_ARRAY_T* ptHandshakeBlock = (HIL_DPM_HANDSHAKE_ARRAY_T*)ptDevInstance->pbHandshakeBlock;
 8019718:	687b      	ldr	r3, [r7, #4]
 801971a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801971c:	61bb      	str	r3, [r7, #24]

        /* confirm all interrupts.
           We can safely clear handshake interrupts here, as we are reading the handshake flags below,
           so we won't miss an IRQ.*/
        HWIF_WRITE32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulIRQState_0, HOST_TO_LE32(ulIrqState0));
 801971e:	6a3b      	ldr	r3, [r7, #32]
 8019720:	60fb      	str	r3, [r7, #12]
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8019728:	687b      	ldr	r3, [r7, #4]
 801972a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801972c:	f503 72f0 	add.w	r2, r3, #480	@ 0x1e0
 8019730:	f107 030c 	add.w	r3, r7, #12
 8019734:	2104      	movs	r1, #4
 8019736:	9100      	str	r1, [sp, #0]
 8019738:	6879      	ldr	r1, [r7, #4]
 801973a:	2001      	movs	r0, #1
 801973c:	47a0      	blx	r4
        HWIF_WRITE32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulIRQState_1, HOST_TO_LE32(ulIrqState1));
 801973e:	69fb      	ldr	r3, [r7, #28]
 8019740:	60bb      	str	r3, [r7, #8]
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8019748:	687b      	ldr	r3, [r7, #4]
 801974a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801974c:	f503 72f2 	add.w	r2, r3, #484	@ 0x1e4
 8019750:	f107 0308 	add.w	r3, r7, #8
 8019754:	2104      	movs	r1, #4
 8019756:	9100      	str	r1, [sp, #0]
 8019758:	6879      	ldr	r1, [r7, #4]
 801975a:	2001      	movs	r0, #1
 801975c:	47a0      	blx	r4

        ++ptDevInstance->ulIrqCounter;
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8019764:	1c5a      	adds	r2, r3, #1
 8019766:	687b      	ldr	r3, [r7, #4]
 8019768:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        ptIsrToDsrBuffer->fValid = 1;
 801976c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801976e:	2201      	movs	r2, #1
 8019770:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Only read first 8 Handshake cells, due to a netX hardware issue. Reading flags 8-15 may
           also confirm IRQs for Handshake cell 0-7 due to an netX internal readahead buffer */
        ptHandshakeBuffer->atHsk[HIL_DPM_SYSTEM_CHANNEL_INDEX].ulValue    = HWIF_READ32( ptDevInstance, ptHandshakeBlock->atHsk[HIL_DPM_SYSTEM_CHANNEL_INDEX].ulValue);
 8019772:	69bb      	ldr	r3, [r7, #24]
 8019774:	4619      	mov	r1, r3
 8019776:	6878      	ldr	r0, [r7, #4]
 8019778:	f7fb fe5a 	bl	8015430 <HwIfRead32>
 801977c:	4602      	mov	r2, r0
 801977e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019780:	601a      	str	r2, [r3, #0]
        ptHandshakeBuffer->atHsk[HIL_DPM_HANDSHAKE_CHANNEL_INDEX].ulValue = HWIF_READ32( ptDevInstance, ptHandshakeBlock->atHsk[HIL_DPM_HANDSHAKE_CHANNEL_INDEX].ulValue);
 8019782:	69bb      	ldr	r3, [r7, #24]
 8019784:	3304      	adds	r3, #4
 8019786:	4619      	mov	r1, r3
 8019788:	6878      	ldr	r0, [r7, #4]
 801978a:	f7fb fe51 	bl	8015430 <HwIfRead32>
 801978e:	4602      	mov	r2, r0
 8019790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019792:	605a      	str	r2, [r3, #4]

        for(ulChannel = 0; ulChannel < ptDevInstance->ulCommChannelCount; ++ulChannel)
 8019794:	2300      	movs	r3, #0
 8019796:	633b      	str	r3, [r7, #48]	@ 0x30
 8019798:	e011      	b.n	80197be <cifXTKitISRHandler+0x1d6>
          ptHandshakeBuffer->atHsk[HIL_DPM_COM_CHANNEL_START_INDEX + ulChannel].ulValue = HWIF_READ32(ptDevInstance, ptHandshakeBlock->atHsk[HIL_DPM_COM_CHANNEL_START_INDEX + ulChannel].ulValue);
 801979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801979c:	3302      	adds	r3, #2
 801979e:	009b      	lsls	r3, r3, #2
 80197a0:	69ba      	ldr	r2, [r7, #24]
 80197a2:	441a      	add	r2, r3
 80197a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80197a6:	1c9c      	adds	r4, r3, #2
 80197a8:	4611      	mov	r1, r2
 80197aa:	6878      	ldr	r0, [r7, #4]
 80197ac:	f7fb fe40 	bl	8015430 <HwIfRead32>
 80197b0:	4602      	mov	r2, r0
 80197b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80197b4:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        for(ulChannel = 0; ulChannel < ptDevInstance->ulCommChannelCount; ++ulChannel)
 80197b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80197ba:	3301      	adds	r3, #1
 80197bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80197c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80197c6:	429a      	cmp	r2, r3
 80197c8:	d3e7      	bcc.n	801979a <cifXTKitISRHandler+0x1b2>

        /* we need to check in DSR which handshake bits have changed */
        iRet = CIFX_TKIT_IRQ_DSR_REQUESTED;
 80197ca:	2302      	movs	r3, #2
 80197cc:	637b      	str	r3, [r7, #52]	@ 0x34
      }
    }
  }

  return iRet;
 80197ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80197d0:	4618      	mov	r0, r3
 80197d2:	373c      	adds	r7, #60	@ 0x3c
 80197d4:	46bd      	mov	sp, r7
 80197d6:	bd90      	pop	{r4, r7, pc}
 80197d8:	08022d10 	.word	0x08022d10

080197dc <ProcessIOArea>:
static void ProcessIOArea(PCHANNELINSTANCE  ptChannel,
                          PIOINSTANCE       ptIoArea,
                          uint16_t          usChangedBits,
                          uint16_t          usUnequalBits,
                          int               fOutput)
{
 80197dc:	b590      	push	{r4, r7, lr}
 80197de:	b087      	sub	sp, #28
 80197e0:	af00      	add	r7, sp, #0
 80197e2:	60f8      	str	r0, [r7, #12]
 80197e4:	60b9      	str	r1, [r7, #8]
 80197e6:	4611      	mov	r1, r2
 80197e8:	461a      	mov	r2, r3
 80197ea:	460b      	mov	r3, r1
 80197ec:	80fb      	strh	r3, [r7, #6]
 80197ee:	4613      	mov	r3, r2
 80197f0:	80bb      	strh	r3, [r7, #4]
  uint16_t usBitMask = (uint16_t)(1 << ptIoArea->bHandshakeBit);
 80197f2:	68bb      	ldr	r3, [r7, #8]
 80197f4:	7a1b      	ldrb	r3, [r3, #8]
 80197f6:	461a      	mov	r2, r3
 80197f8:	2301      	movs	r3, #1
 80197fa:	4093      	lsls	r3, r2
 80197fc:	827b      	strh	r3, [r7, #18]

  if(usChangedBits & usBitMask)
 80197fe:	88fa      	ldrh	r2, [r7, #6]
 8019800:	8a7b      	ldrh	r3, [r7, #18]
 8019802:	4013      	ands	r3, r2
 8019804:	b29b      	uxth	r3, r3
 8019806:	2b00      	cmp	r3, #0
 8019808:	d05e      	beq.n	80198c8 <ProcessIOArea+0xec>
  {
    PFN_NOTIFY_CALLBACK pfnCallback = NULL;
 801980a:	2300      	movs	r3, #0
 801980c:	617b      	str	r3, [r7, #20]
    uint8_t             bIOBitState = DEV_GetIOBitstate(ptChannel, ptIoArea, fOutput);
 801980e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019810:	68b9      	ldr	r1, [r7, #8]
 8019812:	68f8      	ldr	r0, [r7, #12]
 8019814:	f7fa fd03 	bl	801421e <DEV_GetIOBitstate>
 8019818:	4603      	mov	r3, r0
 801981a:	747b      	strb	r3, [r7, #17]

    switch(bIOBitState)
 801981c:	7c7b      	ldrb	r3, [r7, #17]
 801981e:	2b03      	cmp	r3, #3
 8019820:	d83d      	bhi.n	801989e <ProcessIOArea+0xc2>
 8019822:	a201      	add	r2, pc, #4	@ (adr r2, 8019828 <ProcessIOArea+0x4c>)
 8019824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019828:	08019839 	.word	0x08019839
 801982c:	0801984d 	.word	0x0801984d
 8019830:	08019861 	.word	0x08019861
 8019834:	08019879 	.word	0x08019879
    {
    case HIL_FLAGS_EQUAL:
      if(0 == (usUnequalBits & usBitMask))
 8019838:	88ba      	ldrh	r2, [r7, #4]
 801983a:	8a7b      	ldrh	r3, [r7, #18]
 801983c:	4013      	ands	r3, r2
 801983e:	b29b      	uxth	r3, r3
 8019840:	2b00      	cmp	r3, #0
 8019842:	d125      	bne.n	8019890 <ProcessIOArea+0xb4>
        pfnCallback = ptIoArea->pfnCallback;
 8019844:	68bb      	ldr	r3, [r7, #8]
 8019846:	699b      	ldr	r3, [r3, #24]
 8019848:	617b      	str	r3, [r7, #20]
      break;
 801984a:	e021      	b.n	8019890 <ProcessIOArea+0xb4>

    case HIL_FLAGS_NOT_EQUAL:
      if(usUnequalBits & usBitMask)
 801984c:	88ba      	ldrh	r2, [r7, #4]
 801984e:	8a7b      	ldrh	r3, [r7, #18]
 8019850:	4013      	ands	r3, r2
 8019852:	b29b      	uxth	r3, r3
 8019854:	2b00      	cmp	r3, #0
 8019856:	d01d      	beq.n	8019894 <ProcessIOArea+0xb8>
        pfnCallback = ptIoArea->pfnCallback;
 8019858:	68bb      	ldr	r3, [r7, #8]
 801985a:	699b      	ldr	r3, [r3, #24]
 801985c:	617b      	str	r3, [r7, #20]
      break;
 801985e:	e019      	b.n	8019894 <ProcessIOArea+0xb8>

    case HIL_FLAGS_CLEAR:
      if(0 == (ptChannel->usNetxFlags & usBitMask))
 8019860:	68fb      	ldr	r3, [r7, #12]
 8019862:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
 8019866:	8a7b      	ldrh	r3, [r7, #18]
 8019868:	4013      	ands	r3, r2
 801986a:	b29b      	uxth	r3, r3
 801986c:	2b00      	cmp	r3, #0
 801986e:	d113      	bne.n	8019898 <ProcessIOArea+0xbc>
        pfnCallback = ptIoArea->pfnCallback;
 8019870:	68bb      	ldr	r3, [r7, #8]
 8019872:	699b      	ldr	r3, [r3, #24]
 8019874:	617b      	str	r3, [r7, #20]
      break;
 8019876:	e00f      	b.n	8019898 <ProcessIOArea+0xbc>

    case HIL_FLAGS_SET:
      if(ptChannel->usNetxFlags & usBitMask)
 8019878:	68fb      	ldr	r3, [r7, #12]
 801987a:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
 801987e:	8a7b      	ldrh	r3, [r7, #18]
 8019880:	4013      	ands	r3, r2
 8019882:	b29b      	uxth	r3, r3
 8019884:	2b00      	cmp	r3, #0
 8019886:	d009      	beq.n	801989c <ProcessIOArea+0xc0>
        pfnCallback = ptIoArea->pfnCallback;
 8019888:	68bb      	ldr	r3, [r7, #8]
 801988a:	699b      	ldr	r3, [r3, #24]
 801988c:	617b      	str	r3, [r7, #20]
      break;
 801988e:	e005      	b.n	801989c <ProcessIOArea+0xc0>
      break;
 8019890:	bf00      	nop
 8019892:	e004      	b.n	801989e <ProcessIOArea+0xc2>
      break;
 8019894:	bf00      	nop
 8019896:	e002      	b.n	801989e <ProcessIOArea+0xc2>
      break;
 8019898:	bf00      	nop
 801989a:	e000      	b.n	801989e <ProcessIOArea+0xc2>
      break;
 801989c:	bf00      	nop
    }

    if(pfnCallback)
 801989e:	697b      	ldr	r3, [r7, #20]
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d007      	beq.n	80198b4 <ProcessIOArea+0xd8>
      pfnCallback(ptIoArea->ulNotifyEvent, 0, NULL, ptIoArea->pvUser);
 80198a4:	68bb      	ldr	r3, [r7, #8]
 80198a6:	6958      	ldr	r0, [r3, #20]
 80198a8:	68bb      	ldr	r3, [r7, #8]
 80198aa:	69db      	ldr	r3, [r3, #28]
 80198ac:	697c      	ldr	r4, [r7, #20]
 80198ae:	2200      	movs	r2, #0
 80198b0:	2100      	movs	r1, #0
 80198b2:	47a0      	blx	r4

    OS_SetEvent(ptChannel->ahHandshakeBitEvents[ptIoArea->bHandshakeBit]);
 80198b4:	68bb      	ldr	r3, [r7, #8]
 80198b6:	7a1b      	ldrb	r3, [r3, #8]
 80198b8:	68fa      	ldr	r2, [r7, #12]
 80198ba:	333e      	adds	r3, #62	@ 0x3e
 80198bc:	009b      	lsls	r3, r3, #2
 80198be:	4413      	add	r3, r2
 80198c0:	685b      	ldr	r3, [r3, #4]
 80198c2:	4618      	mov	r0, r3
 80198c4:	f7f6 fbb4 	bl	8010030 <OS_SetEvent>
  }
}
 80198c8:	bf00      	nop
 80198ca:	371c      	adds	r7, #28
 80198cc:	46bd      	mov	sp, r7
 80198ce:	bd90      	pop	{r4, r7, pc}

080198d0 <cifXTKitDSRHandler>:
/*****************************************************************************/
/*! Deferred interrupt handler
*   \param ptDevInstance Instance the DSR is requested for                   */
/*****************************************************************************/
void cifXTKitDSRHandler(PDEVICEINSTANCE ptDevInstance)
{
 80198d0:	b590      	push	{r4, r7, lr}
 80198d2:	b09d      	sub	sp, #116	@ 0x74
 80198d4:	af02      	add	r7, sp, #8
 80198d6:	6078      	str	r0, [r7, #4]
  if(!ptDevInstance->fResetActive)
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80198de:	2b00      	cmp	r3, #0
 80198e0:	f040 8289 	bne.w	8019df6 <cifXTKitDSRHandler+0x526>
  {
    /* Get actual data buffer index */
    uint32_t              ulChannel        = 0;
 80198e4:	2300      	movs	r3, #0
 80198e6:	667b      	str	r3, [r7, #100]	@ 0x64
    PCHANNELINSTANCE      ptChannel        = &ptDevInstance->tSystemDevice;
 80198e8:	687b      	ldr	r3, [r7, #4]
 80198ea:	33f4      	adds	r3, #244	@ 0xf4
 80198ec:	663b      	str	r3, [r7, #96]	@ 0x60
    int                   iIrqToDsrBuffer  = 0;
 80198ee:	2300      	movs	r3, #0
 80198f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    IRQ_TO_DSR_BUFFER_T*  ptIrqToDsrBuffer = NULL;
 80198f2:	2300      	movs	r3, #0
 80198f4:	64bb      	str	r3, [r7, #72]	@ 0x48
    /*            of the ISR function. This does usually happens on physical ISR functions */
    /*            but does not work if the ISR and DSR are handled as a threads! */

#endif

    iIrqToDsrBuffer  = ptDevInstance->iIrqToDsrBuffer;
 80198f6:	687b      	ldr	r3, [r7, #4]
 80198f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80198fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    ptIrqToDsrBuffer = &ptDevInstance->atIrqToDsrBuffer[iIrqToDsrBuffer];
 80198fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80198fe:	4613      	mov	r3, r2
 8019900:	011b      	lsls	r3, r3, #4
 8019902:	4413      	add	r3, r2
 8019904:	009b      	lsls	r3, r3, #2
 8019906:	3368      	adds	r3, #104	@ 0x68
 8019908:	687a      	ldr	r2, [r7, #4]
 801990a:	4413      	add	r3, r2
 801990c:	64bb      	str	r3, [r7, #72]	@ 0x48

    if(!ptIrqToDsrBuffer->fValid)
 801990e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019912:	2b00      	cmp	r3, #0
 8019914:	f000 826e 	beq.w	8019df4 <cifXTKitDSRHandler+0x524>

      return;
    } else
    {
      /* Flip data buffer so IRQ uses the other buffer */
      ptDevInstance->iIrqToDsrBuffer ^= 0x01;
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801991c:	f083 0201 	eor.w	r2, r3, #1
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Invalidate the buffer, we are now handling */
      ptIrqToDsrBuffer->fValid        = 0;
 8019924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019926:	2200      	movs	r2, #0
 8019928:	641a      	str	r2, [r3, #64]	@ 0x40
    OS_IrqUnlock(ptDevInstance->pvOSDependent);
#endif

    /* Only process rest of flags if NSF_READY is set. This must be done to prevent
       confusion of the toolkit during a system start (xSysdeviceReset) */
    if(ptIrqToDsrBuffer->tHandshakeBuffer.atHsk[0].t8Bit.bNetxFlags & NSF_READY)
 801992a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801992c:	789b      	ldrb	r3, [r3, #2]
 801992e:	b2db      	uxtb	r3, r3
 8019930:	f003 0301 	and.w	r3, r3, #1
 8019934:	2b00      	cmp	r3, #0
 8019936:	f000 825e 	beq.w	8019df6 <cifXTKitDSRHandler+0x526>
    {
      /*--------------------------------------------------------------------*/
      /* Evaluate device synchronisation flags, the flags are fixed 16 Bit  */
      /*--------------------------------------------------------------------*/
      uint16_t  usChangedSyncBits;
      uint16_t  usOldNSyncFlags = ptDevInstance->tSyncData.usNSyncFlags; /* Remember last known netX flags */
 801993a:	687b      	ldr	r3, [r7, #4]
 801993c:	f8b3 3274 	ldrh.w	r3, [r3, #628]	@ 0x274
 8019940:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

      /* Get pointer to the new flag data from ISR */
      HIL_DPM_HANDSHAKE_CELL_T*  ptSyncCell  = &ptIrqToDsrBuffer->tHandshakeBuffer.atHsk[NETX_HSK_SYNCH_FLAG_POS];
 8019944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019946:	3304      	adds	r3, #4
 8019948:	643b      	str	r3, [r7, #64]	@ 0x40

      /* Get the actual flags */
      ptDevInstance->tSyncData.usNSyncFlags = LE16_TO_HOST(ptSyncCell->t16Bit.usNetxFlags);
 801994a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801994c:	881b      	ldrh	r3, [r3, #0]
 801994e:	b29a      	uxth	r2, r3
 8019950:	687b      	ldr	r3, [r7, #4]
 8019952:	f8a3 2274 	strh.w	r2, [r3, #628]	@ 0x274

      /* Check if there are changed bits since last interrupt from netX side,  */
      /* and only process sync if bits have chanded! */
      if ( 0 != (usChangedSyncBits = usOldNSyncFlags ^ ptDevInstance->tSyncData.usNSyncFlags))
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	f8b3 2274 	ldrh.w	r2, [r3, #628]	@ 0x274
 801995c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8019960:	4053      	eors	r3, r2
 8019962:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8019964:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019966:	2b00      	cmp	r3, #0
 8019968:	d07c      	beq.n	8019a64 <cifXTKitDSRHandler+0x194>
      {
        uint32_t  ulBitPos;
        uint16_t  usUnequalSyncBits;

        /* Create unequal bit mask */
        usUnequalSyncBits = ptDevInstance->tSyncData.usNSyncFlags ^ ptDevInstance->tSyncData.usHSyncFlags;
 801996a:	687b      	ldr	r3, [r7, #4]
 801996c:	f8b3 2274 	ldrh.w	r2, [r3, #628]	@ 0x274
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	f8b3 3272 	ldrh.w	r3, [r3, #626]	@ 0x272
 8019976:	4053      	eors	r3, r2
 8019978:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Signal sync events */
        for(ulBitPos = 0; ulBitPos < NETX_NUM_OF_SYNCH_FLAGS; ++ulBitPos)
 801997a:	2300      	movs	r3, #0
 801997c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801997e:	e06c      	b.n	8019a5a <cifXTKitDSRHandler+0x18a>
        {
          /* There is a valid channel */
          uint16_t          usBitMask     = (uint16_t)(1 << ulBitPos);
 8019980:	2201      	movs	r2, #1
 8019982:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019984:	fa02 f303 	lsl.w	r3, r2, r3
 8019988:	877b      	strh	r3, [r7, #58]	@ 0x3a
          PCHANNELINSTANCE  ptSyncChannel = NULL;
 801998a:	2300      	movs	r3, #0
 801998c:	637b      	str	r3, [r7, #52]	@ 0x34

          if (ulBitPos >= ptDevInstance->ulCommChannelCount)
 801998e:	687b      	ldr	r3, [r7, #4]
 8019990:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8019994:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8019996:	429a      	cmp	r2, r3
 8019998:	d263      	bcs.n	8019a62 <cifXTKitDSRHandler+0x192>
            break;

          ptSyncChannel = (PCHANNELINSTANCE)ptDevInstance->pptCommChannels[ulBitPos];
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 80199a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80199a2:	009b      	lsls	r3, r3, #2
 80199a4:	4413      	add	r3, r2
 80199a6:	681b      	ldr	r3, [r3, #0]
 80199a8:	637b      	str	r3, [r7, #52]	@ 0x34

          if ( usChangedSyncBits & usBitMask)
 80199aa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80199ac:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80199ae:	4013      	ands	r3, r2
 80199b0:	b29b      	uxth	r3, r3
 80199b2:	2b00      	cmp	r3, #0
 80199b4:	d04e      	beq.n	8019a54 <cifXTKitDSRHandler+0x184>
          {
            uint8_t bState   = HIL_FLAGS_NOT_EQUAL;
 80199b6:	2301      	movs	r3, #1
 80199b8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
            int     fProcess = 0;
 80199bc:	2300      	movs	r3, #0
 80199be:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Handle Sync interrupts, read actual state and set bState accordingly */
            if( HIL_SYNC_MODE_HST_CTRL == HWIF_READ8(ptDevInstance, ptSyncChannel->ptCommonStatusBlock->bSyncHskMode))
 80199c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80199c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80199c6:	3320      	adds	r3, #32
 80199c8:	4619      	mov	r1, r3
 80199ca:	6878      	ldr	r0, [r7, #4]
 80199cc:	f7fb fd02 	bl	80153d4 <HwIfRead8>
 80199d0:	4603      	mov	r3, r0
 80199d2:	2b02      	cmp	r3, #2
 80199d4:	d102      	bne.n	80199dc <cifXTKitDSRHandler+0x10c>
              bState = HIL_FLAGS_EQUAL;
 80199d6:	2300      	movs	r3, #0
 80199d8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

            /* Check which mode to handle */
            /* HIL_FLAGS_NOT_EQUAL corresponds to DEVICE_CONTROLLED */
            if( (bState == HIL_FLAGS_NOT_EQUAL) &&
 80199dc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80199e0:	2b01      	cmp	r3, #1
 80199e2:	d108      	bne.n	80199f6 <cifXTKitDSRHandler+0x126>
 80199e4:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80199e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80199e8:	4013      	ands	r3, r2
 80199ea:	b29b      	uxth	r3, r3
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d002      	beq.n	80199f6 <cifXTKitDSRHandler+0x126>
                (usUnequalSyncBits & usBitMask) )
            {
              fProcess = 1;
 80199f0:	2301      	movs	r3, #1
 80199f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80199f4:	e00b      	b.n	8019a0e <cifXTKitDSRHandler+0x13e>

            } else if( (bState == HIL_FLAGS_EQUAL) &&
 80199f6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80199fa:	2b00      	cmp	r3, #0
 80199fc:	d107      	bne.n	8019a0e <cifXTKitDSRHandler+0x13e>
                       (0 == (usUnequalSyncBits & usBitMask)) )
 80199fe:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8019a00:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019a02:	4013      	ands	r3, r2
 8019a04:	b29b      	uxth	r3, r3
            } else if( (bState == HIL_FLAGS_EQUAL) &&
 8019a06:	2b00      	cmp	r3, #0
 8019a08:	d101      	bne.n	8019a0e <cifXTKitDSRHandler+0x13e>
            {
              fProcess = 1;
 8019a0a:	2301      	movs	r3, #1
 8019a0c:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            if(fProcess)
 8019a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019a10:	2b00      	cmp	r3, #0
 8019a12:	d01f      	beq.n	8019a54 <cifXTKitDSRHandler+0x184>
            {
              /* There is a valid channel */
              /* Check if we have a callback assigned */
              if (ptSyncChannel->tSynch.pfnCallback)
 8019a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019a16:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8019a1a:	2b00      	cmp	r3, #0
 8019a1c:	d009      	beq.n	8019a32 <cifXTKitDSRHandler+0x162>
                ptSyncChannel->tSynch.pfnCallback( CIFX_NOTIFY_SYNC, 0, NULL, ptSyncChannel->tSynch.pvUser);
 8019a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019a20:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 8019a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019a26:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8019a2a:	2200      	movs	r2, #0
 8019a2c:	2100      	movs	r1, #0
 8019a2e:	2007      	movs	r0, #7
 8019a30:	47a0      	blx	r4

              /* Signal event to allow waiting for sync state without callback */
              if( ptDevInstance->tSyncData.ahSyncBitEvents[ulBitPos])
 8019a32:	687a      	ldr	r2, [r7, #4]
 8019a34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019a36:	339c      	adds	r3, #156	@ 0x9c
 8019a38:	009b      	lsls	r3, r3, #2
 8019a3a:	4413      	add	r3, r2
 8019a3c:	689b      	ldr	r3, [r3, #8]
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	d008      	beq.n	8019a54 <cifXTKitDSRHandler+0x184>
                OS_SetEvent(ptDevInstance->tSyncData.ahSyncBitEvents[ulBitPos]);
 8019a42:	687a      	ldr	r2, [r7, #4]
 8019a44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019a46:	339c      	adds	r3, #156	@ 0x9c
 8019a48:	009b      	lsls	r3, r3, #2
 8019a4a:	4413      	add	r3, r2
 8019a4c:	689b      	ldr	r3, [r3, #8]
 8019a4e:	4618      	mov	r0, r3
 8019a50:	f7f6 faee 	bl	8010030 <OS_SetEvent>
        for(ulBitPos = 0; ulBitPos < NETX_NUM_OF_SYNCH_FLAGS; ++ulBitPos)
 8019a54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019a56:	3301      	adds	r3, #1
 8019a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019a5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019a5c:	2b03      	cmp	r3, #3
 8019a5e:	d98f      	bls.n	8019980 <cifXTKitDSRHandler+0xb0>
 8019a60:	e000      	b.n	8019a64 <cifXTKitDSRHandler+0x194>
            break;
 8019a62:	bf00      	nop
      /* Start with SYSTEM channel                           */
      do
      {
        uint16_t usChangedBits;
        uint16_t usUnequalBits;
        uint16_t usOldNetxFlags = ptChannel->usNetxFlags; /* Remember last known netX flags */
 8019a64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019a66:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8019a6a:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint32_t ulIdx;

        /* Address the handshake cell */
        HIL_DPM_HANDSHAKE_CELL_T* ptHskCell = &ptIrqToDsrBuffer->tHandshakeBuffer.atHsk[ptChannel->ulBlockID];
 8019a6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019a6e:	695b      	ldr	r3, [r3, #20]
 8019a70:	009b      	lsls	r3, r3, #2
 8019a72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8019a74:	4413      	add	r3, r2
 8019a76:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if(ptChannel->bHandshakeWidth == HIL_HANDSHAKE_SIZE_8BIT)
 8019a78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019a7a:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8019a7e:	2b01      	cmp	r3, #1
 8019a80:	d107      	bne.n	8019a92 <cifXTKitDSRHandler+0x1c2>
        {
          ptChannel->usNetxFlags = ptHskCell->t8Bit.bNetxFlags;
 8019a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a84:	789b      	ldrb	r3, [r3, #2]
 8019a86:	b2db      	uxtb	r3, r3
 8019a88:	461a      	mov	r2, r3
 8019a8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019a8c:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
 8019a90:	e005      	b.n	8019a9e <cifXTKitDSRHandler+0x1ce>
        } else
        {
          ptChannel->usNetxFlags = LE16_TO_HOST(ptHskCell->t16Bit.usNetxFlags);
 8019a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a94:	881b      	ldrh	r3, [r3, #0]
 8019a96:	b29a      	uxth	r2, r3
 8019a98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019a9a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
        }

        /* Check which bits have changed since last interrupt from netX side */
        usChangedBits = usOldNetxFlags ^ ptChannel->usNetxFlags;
 8019a9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019aa0:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
 8019aa4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8019aa6:	4053      	eors	r3, r2
 8019aa8:	857b      	strh	r3, [r7, #42]	@ 0x2a
        usUnequalBits = ptChannel->usNetxFlags ^ ptChannel->usHostFlags;
 8019aaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019aac:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
 8019ab0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ab2:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8019ab6:	4053      	eors	r3, r2
 8019ab8:	853b      	strh	r3, [r7, #40]	@ 0x28

        /* Check if we have a valid channel (not for the bootloader) */
        if(ptChannel->fIsChannel)
 8019aba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	f000 80d7 	beq.w	8019c72 <cifXTKitDSRHandler+0x3a2>
          /*------------------------------------------*/

          /* -----------------------------------------*/
          /* Check COM Flag and I/O areas             */
          /* -----------------------------------------*/
          if(usChangedBits & NCF_COMMUNICATING)
 8019ac4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019ac6:	f003 0301 	and.w	r3, r3, #1
 8019aca:	2b00      	cmp	r3, #0
 8019acc:	d01b      	beq.n	8019b06 <cifXTKitDSRHandler+0x236>
          {
            OS_SetEvent(ptChannel->ahHandshakeBitEvents[NCF_COMMUNICATING_BIT_NO]);
 8019ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ad0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	f7f6 faab 	bl	8010030 <OS_SetEvent>

            /* check if notification is registered */
            if (NULL != ptChannel->tComState.pfnCallback)
 8019ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019adc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d010      	beq.n	8019b06 <cifXTKitDSRHandler+0x236>
            {
              CIFX_NOTIFY_COM_STATE_T tData;

              tData.ulComState = (ptChannel->usNetxFlags & NCF_COMMUNICATING);
 8019ae4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ae6:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8019aea:	f003 0301 	and.w	r3, r3, #1
 8019aee:	61bb      	str	r3, [r7, #24]

              ptChannel->tComState.pfnCallback( CIFX_NOTIFY_COM_STATE,
 8019af0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019af2:	f8d3 40b4 	ldr.w	r4, [r3, #180]	@ 0xb4
 8019af6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019af8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8019afc:	f107 0218 	add.w	r2, r7, #24
 8019b00:	2104      	movs	r1, #4
 8019b02:	2008      	movs	r0, #8
 8019b04:	47a0      	blx	r4
                                                ptChannel->tComState.pvUser);
            }
          }

          /* Check IO - Input Areas */
          for(ulIdx = 0; ulIdx < ptChannel->ulIOInputAreas; ++ulIdx)
 8019b06:	2300      	movs	r3, #0
 8019b08:	653b      	str	r3, [r7, #80]	@ 0x50
 8019b0a:	e010      	b.n	8019b2e <cifXTKitDSRHandler+0x25e>
          {
            ProcessIOArea(ptChannel,
                          ptChannel->pptIOInputAreas[ulIdx],
 8019b0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b0e:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 8019b12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b14:	009b      	lsls	r3, r3, #2
 8019b16:	4413      	add	r3, r2
            ProcessIOArea(ptChannel,
 8019b18:	6819      	ldr	r1, [r3, #0]
 8019b1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019b1c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8019b1e:	2000      	movs	r0, #0
 8019b20:	9000      	str	r0, [sp, #0]
 8019b22:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8019b24:	f7ff fe5a 	bl	80197dc <ProcessIOArea>
          for(ulIdx = 0; ulIdx < ptChannel->ulIOInputAreas; ++ulIdx)
 8019b28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b2a:	3301      	adds	r3, #1
 8019b2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8019b2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b30:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8019b34:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8019b36:	429a      	cmp	r2, r3
 8019b38:	d3e8      	bcc.n	8019b0c <cifXTKitDSRHandler+0x23c>
                          usUnequalBits,
                          0);
          }

          /* Check IO - Output Areas */
          for(ulIdx = 0; ulIdx < ptChannel->ulIOOutputAreas; ++ulIdx)
 8019b3a:	2300      	movs	r3, #0
 8019b3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8019b3e:	e010      	b.n	8019b62 <cifXTKitDSRHandler+0x292>
          {
            ProcessIOArea(ptChannel,
                          ptChannel->pptIOOutputAreas[ulIdx],
 8019b40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b42:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 8019b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b48:	009b      	lsls	r3, r3, #2
 8019b4a:	4413      	add	r3, r2
            ProcessIOArea(ptChannel,
 8019b4c:	6819      	ldr	r1, [r3, #0]
 8019b4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019b50:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8019b52:	2001      	movs	r0, #1
 8019b54:	9000      	str	r0, [sp, #0]
 8019b56:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8019b58:	f7ff fe40 	bl	80197dc <ProcessIOArea>
          for(ulIdx = 0; ulIdx < ptChannel->ulIOOutputAreas; ++ulIdx)
 8019b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b5e:	3301      	adds	r3, #1
 8019b60:	653b      	str	r3, [r7, #80]	@ 0x50
 8019b62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b64:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8019b68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8019b6a:	429a      	cmp	r2, r3
 8019b6c:	d3e8      	bcc.n	8019b40 <cifXTKitDSRHandler+0x270>
          /* -----------------------------------------*/
          /* Check COS Flags                          */
          /* -----------------------------------------*/
          /* Check netX for new COS flags             */
          /* -----------------------------------------*/
          if( usUnequalBits & NCF_NETX_COS_CMD)
 8019b6e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019b70:	f003 0308 	and.w	r3, r3, #8
 8019b74:	2b00      	cmp	r3, #0
 8019b76:	d029      	beq.n	8019bcc <cifXTKitDSRHandler+0x2fc>
          {
            uint32_t ulNewCOSFlags = 0;
 8019b78:	2300      	movs	r3, #0
 8019b7a:	61fb      	str	r3, [r7, #28]

            /* Lock flag access */
            OS_EnterLock(ptChannel->pvLock);
 8019b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b7e:	699b      	ldr	r3, [r3, #24]
 8019b80:	4618      	mov	r0, r3
 8019b82:	f7f6 f9a9 	bl	800fed8 <OS_EnterLock>

            /* Read the flags and acknowledge them */
            ulNewCOSFlags = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptChannel->ptCommonStatusBlock->ulCommunicationCOS));
 8019b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8019b8c:	4619      	mov	r1, r3
 8019b8e:	6878      	ldr	r0, [r7, #4]
 8019b90:	f7fb fc4e 	bl	8015430 <HwIfRead32>
 8019b94:	61f8      	str	r0, [r7, #28]

            /* Check if they have changed */
            if(ptChannel->ulDeviceCOSFlags != ulNewCOSFlags)
 8019b96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019b98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8019b9c:	69fa      	ldr	r2, [r7, #28]
 8019b9e:	429a      	cmp	r2, r3
 8019ba0:	d00b      	beq.n	8019bba <cifXTKitDSRHandler+0x2ea>
            {
              ptChannel->ulDeviceCOSFlagsChanged  = ptChannel->ulDeviceCOSFlags ^ ulNewCOSFlags;
 8019ba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ba4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8019ba8:	69fb      	ldr	r3, [r7, #28]
 8019baa:	405a      	eors	r2, r3
 8019bac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019bae:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
              ptChannel->ulDeviceCOSFlags         = ulNewCOSFlags;
 8019bb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019bb4:	69fa      	ldr	r2, [r7, #28]
 8019bb6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            }

            DEV_ToggleBit(ptChannel, HCF_NETX_COS_ACK);
 8019bba:	2108      	movs	r1, #8
 8019bbc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8019bbe:	f7fa fb66 	bl	801428e <DEV_ToggleBit>

            /* Unlock flag access */
            OS_LeaveLock(ptChannel->pvLock);
 8019bc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019bc4:	699b      	ldr	r3, [r3, #24]
 8019bc6:	4618      	mov	r0, r3
 8019bc8:	f7f6 f998 	bl	800fefc <OS_LeaveLock>
          }

          /* Signal netX COS command flag change */
          if( usChangedBits & NCF_NETX_COS_CMD)
 8019bcc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019bce:	f003 0308 	and.w	r3, r3, #8
 8019bd2:	2b00      	cmp	r3, #0
 8019bd4:	d005      	beq.n	8019be2 <cifXTKitDSRHandler+0x312>
            OS_SetEvent(ptChannel->ahHandshakeBitEvents[NCF_NETX_COS_CMD_BIT_NO]);
 8019bd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019bd8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8019bdc:	4618      	mov	r0, r3
 8019bde:	f7f6 fa27 	bl	8010030 <OS_SetEvent>

          /* --------------------------------------------------*/
          /* Process our own COS flags (Write them to device)  */
          /* --------------------------------------------------*/
          /* Check if we have new COS flags to write */
          if ( ptChannel->ulHostCOSFlagsSaved != ptChannel->ulHostCOSFlags)
 8019be2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019be4:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8019be8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019bea:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8019bee:	429a      	cmp	r2, r3
 8019bf0:	d033      	beq.n	8019c5a <cifXTKitDSRHandler+0x38a>
          {
            /* Check if it is allowed to write new flags */
            if( !(usUnequalBits & NCF_HOST_COS_ACK))
 8019bf2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019bf4:	f003 0304 	and.w	r3, r3, #4
 8019bf8:	2b00      	cmp	r3, #0
 8019bfa:	d12e      	bne.n	8019c5a <cifXTKitDSRHandler+0x38a>
            {
              /* Lock flag access */
              OS_EnterLock(ptChannel->pvLock);
 8019bfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019bfe:	699b      	ldr	r3, [r3, #24]
 8019c00:	4618      	mov	r0, r3
 8019c02:	f7f6 f969 	bl	800fed8 <OS_EnterLock>

              /* Update COS flags */
              HWIF_WRITE32(ptDevInstance, ptChannel->ptControlBlock->ulApplicationCOS, HOST_TO_LE32(ptChannel->ulHostCOSFlags));
 8019c06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c08:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8019c0c:	617b      	str	r3, [r7, #20]
 8019c0e:	687b      	ldr	r3, [r7, #4]
 8019c10:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 8019c14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c16:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8019c1a:	4619      	mov	r1, r3
 8019c1c:	f107 0314 	add.w	r3, r7, #20
 8019c20:	2204      	movs	r2, #4
 8019c22:	9200      	str	r2, [sp, #0]
 8019c24:	460a      	mov	r2, r1
 8019c26:	6879      	ldr	r1, [r7, #4]
 8019c28:	2001      	movs	r0, #1
 8019c2a:	47a0      	blx	r4

              /* Store the written values */
              ptChannel->ulHostCOSFlagsSaved = ptChannel->ulHostCOSFlags;
 8019c2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c2e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8019c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c34:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

              /* Signal new COS flags */
              DEV_ToggleBit(ptChannel, HCF_HOST_COS_CMD);
 8019c38:	2104      	movs	r1, #4
 8019c3a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8019c3c:	f7fa fb27 	bl	801428e <DEV_ToggleBit>

              /* Remove all enable flags from the local COS flags */
              ptChannel->ulHostCOSFlags &= ~(HIL_APP_COS_BUS_ON_ENABLE | HIL_APP_COS_INITIALIZATION_ENABLE | HIL_APP_COS_LOCK_CONFIGURATION_ENABLE);
 8019c40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8019c46:	f023 0254 	bic.w	r2, r3, #84	@ 0x54
 8019c4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c4c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

              /* Unlock flag access */
              OS_LeaveLock(ptChannel->pvLock);
 8019c50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c52:	699b      	ldr	r3, [r3, #24]
 8019c54:	4618      	mov	r0, r3
 8019c56:	f7f6 f951 	bl	800fefc <OS_LeaveLock>
            }
          }

          /* Signal host COS acknowledge flag change */
          if( usChangedBits & NCF_HOST_COS_ACK)
 8019c5a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019c5c:	f003 0304 	and.w	r3, r3, #4
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	d04d      	beq.n	8019d00 <cifXTKitDSRHandler+0x430>
            OS_SetEvent(ptChannel->ahHandshakeBitEvents[NCF_HOST_COS_ACK_BIT_NO]);
 8019c64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c66:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8019c6a:	4618      	mov	r0, r3
 8019c6c:	f7f6 f9e0 	bl	8010030 <OS_SetEvent>
 8019c70:	e046      	b.n	8019d00 <cifXTKitDSRHandler+0x430>
          /* Process SYSTEM DEVICE Hardware COS flags */
          /*------------------------------------------*/
          /*----------------------------------------------------*/
          /* Check if the hardware signals new system COS flags */
          /*----------------------------------------------------*/
          if( usUnequalBits & NSF_NETX_COS_CMD)
 8019c72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019c74:	f003 0308 	and.w	r3, r3, #8
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	d02b      	beq.n	8019cd4 <cifXTKitDSRHandler+0x404>
          {
            /* Read the flags and acknowledge them */
            HIL_DPM_SYSTEM_CHANNEL_T* ptSyschannel   = (HIL_DPM_SYSTEM_CHANNEL_T*)ptChannel->pbDPMChannelStart;
 8019c7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c7e:	689b      	ldr	r3, [r3, #8]
 8019c80:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t                  ulNewCOSFlags  = 0;
 8019c82:	2300      	movs	r3, #0
 8019c84:	623b      	str	r3, [r7, #32]

            /* Lock flag access */
            OS_EnterLock(ptChannel->pvLock);
 8019c86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019c88:	699b      	ldr	r3, [r3, #24]
 8019c8a:	4618      	mov	r0, r3
 8019c8c:	f7f6 f924 	bl	800fed8 <OS_EnterLock>

            /* Read the actual "System COS" flags */
            ulNewCOSFlags  = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptSyschannel->tSystemState.ulSystemCOS));
 8019c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c92:	33c0      	adds	r3, #192	@ 0xc0
 8019c94:	4619      	mov	r1, r3
 8019c96:	6878      	ldr	r0, [r7, #4]
 8019c98:	f7fb fbca 	bl	8015430 <HwIfRead32>
 8019c9c:	6238      	str	r0, [r7, #32]

            /* Read the flags and acknowledge them */
            if(ptChannel->ulDeviceCOSFlags != ulNewCOSFlags)
 8019c9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ca0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8019ca4:	6a3a      	ldr	r2, [r7, #32]
 8019ca6:	429a      	cmp	r2, r3
 8019ca8:	d00b      	beq.n	8019cc2 <cifXTKitDSRHandler+0x3f2>
            {
              ptChannel->ulDeviceCOSFlagsChanged  = ptChannel->ulDeviceCOSFlags ^ ulNewCOSFlags;
 8019caa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019cac:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8019cb0:	6a3b      	ldr	r3, [r7, #32]
 8019cb2:	405a      	eors	r2, r3
 8019cb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019cb6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
              ptChannel->ulDeviceCOSFlags         = ulNewCOSFlags;
 8019cba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019cbc:	6a3a      	ldr	r2, [r7, #32]
 8019cbe:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            }

            DEV_ToggleBit(ptChannel, HSF_NETX_COS_ACK);
 8019cc2:	2108      	movs	r1, #8
 8019cc4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8019cc6:	f7fa fae2 	bl	801428e <DEV_ToggleBit>

            /* Unlock flag access */
            OS_LeaveLock(ptChannel->pvLock);
 8019cca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ccc:	699b      	ldr	r3, [r3, #24]
 8019cce:	4618      	mov	r0, r3
 8019cd0:	f7f6 f914 	bl	800fefc <OS_LeaveLock>
          }

            /* Signal COS CMD bits */
          if(usChangedBits & NSF_NETX_COS_CMD)
 8019cd4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019cd6:	f003 0308 	and.w	r3, r3, #8
 8019cda:	2b00      	cmp	r3, #0
 8019cdc:	d005      	beq.n	8019cea <cifXTKitDSRHandler+0x41a>
            OS_SetEvent(ptChannel->ahHandshakeBitEvents[NSF_NETX_COS_CMD_BIT_NO]);
 8019cde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019ce0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8019ce4:	4618      	mov	r0, r3
 8019ce6:	f7f6 f9a3 	bl	8010030 <OS_SetEvent>

          /* Signal COS ACK bits */
          if(usChangedBits & NSF_HOST_COS_ACK)
 8019cea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019cec:	f003 0304 	and.w	r3, r3, #4
 8019cf0:	2b00      	cmp	r3, #0
 8019cf2:	d005      	beq.n	8019d00 <cifXTKitDSRHandler+0x430>
            OS_SetEvent(ptChannel->ahHandshakeBitEvents[NSF_HOST_COS_ACK_BIT_NO]);
 8019cf4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019cf6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8019cfa:	4618      	mov	r0, r3
 8019cfc:	f7f6 f998 	bl	8010030 <OS_SetEvent>

        /*------------------------------------------*/
        /* Process the send receive MBX flags       */
        /*------------------------------------------*/
        /* Check Receive Mailbox */
        if( usChangedBits & ptChannel->tRecvMbx.ulRecvACKBitmask)
 8019d00:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8019d02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8019d08:	4013      	ands	r3, r2
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	d02a      	beq.n	8019d64 <cifXTKitDSRHandler+0x494>
        {
          if( (usUnequalBits & ptChannel->tRecvMbx.ulRecvACKBitmask) &&
 8019d0e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8019d10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8019d16:	4013      	ands	r3, r2
 8019d18:	2b00      	cmp	r3, #0
 8019d1a:	d018      	beq.n	8019d4e <cifXTKitDSRHandler+0x47e>
              (NULL != ptChannel->tRecvMbx.pfnCallback) )
 8019d1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
          if( (usUnequalBits & ptChannel->tRecvMbx.ulRecvACKBitmask) &&
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	d013      	beq.n	8019d4e <cifXTKitDSRHandler+0x47e>
          {
            CIFX_NOTIFY_RX_MBX_FULL_DATA_T tRxData;

            tRxData.ulRecvCount = LE16_TO_HOST(HWIF_READ16(ptDevInstance, ptChannel->tRecvMbx.ptRecvMailboxStart->usWaitingPackages));
 8019d26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8019d2c:	4619      	mov	r1, r3
 8019d2e:	6878      	ldr	r0, [r7, #4]
 8019d30:	f7fb fb67 	bl	8015402 <HwIfRead16>
 8019d34:	4603      	mov	r3, r0
 8019d36:	613b      	str	r3, [r7, #16]

            ptChannel->tRecvMbx.pfnCallback(CIFX_NOTIFY_RX_MBX_FULL,
 8019d38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d3a:	f8d3 40ac 	ldr.w	r4, [r3, #172]	@ 0xac
 8019d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8019d44:	f107 0210 	add.w	r2, r7, #16
 8019d48:	2104      	movs	r1, #4
 8019d4a:	2001      	movs	r0, #1
 8019d4c:	47a0      	blx	r4
                                            sizeof(tRxData),
                                            &tRxData,
                                            ptChannel->tRecvMbx.pvUser);
          }
          OS_SetEvent(ptChannel->ahHandshakeBitEvents[ptChannel->tRecvMbx.bRecvACKBitoffset]);
 8019d4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d50:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8019d54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8019d56:	333e      	adds	r3, #62	@ 0x3e
 8019d58:	009b      	lsls	r3, r3, #2
 8019d5a:	4413      	add	r3, r2
 8019d5c:	685b      	ldr	r3, [r3, #4]
 8019d5e:	4618      	mov	r0, r3
 8019d60:	f7f6 f966 	bl	8010030 <OS_SetEvent>
        }

        /* Check Send Mailbox */
        if( usChangedBits & ptChannel->tSendMbx.ulSendCMDBitmask)
 8019d64:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8019d66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019d6a:	4013      	ands	r3, r2
 8019d6c:	2b00      	cmp	r3, #0
 8019d6e:	d028      	beq.n	8019dc2 <cifXTKitDSRHandler+0x4f2>
        {
          if( (0    == (usUnequalBits & ptChannel->tSendMbx.ulSendCMDBitmask)) &&
 8019d70:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8019d72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019d76:	4013      	ands	r3, r2
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d117      	bne.n	8019dac <cifXTKitDSRHandler+0x4dc>
              (NULL != ptChannel->tSendMbx.pfnCallback) )
 8019d7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
          if( (0    == (usUnequalBits & ptChannel->tSendMbx.ulSendCMDBitmask)) &&
 8019d82:	2b00      	cmp	r3, #0
 8019d84:	d012      	beq.n	8019dac <cifXTKitDSRHandler+0x4dc>
          {
            CIFX_NOTIFY_TX_MBX_EMPTY_DATA_T tTxData;

            tTxData.ulMaxSendCount = LE16_TO_HOST(HWIF_READ16(ptDevInstance, ptChannel->tSendMbx.ptSendMailboxStart->usPackagesAccepted));
 8019d86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019d8a:	4619      	mov	r1, r3
 8019d8c:	6878      	ldr	r0, [r7, #4]
 8019d8e:	f7fb fb38 	bl	8015402 <HwIfRead16>
 8019d92:	4603      	mov	r3, r0
 8019d94:	60fb      	str	r3, [r7, #12]

            ptChannel->tSendMbx.pfnCallback(CIFX_NOTIFY_TX_MBX_EMPTY,
 8019d96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d98:	f8d3 408c 	ldr.w	r4, [r3, #140]	@ 0x8c
 8019d9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019da2:	f107 020c 	add.w	r2, r7, #12
 8019da6:	2104      	movs	r1, #4
 8019da8:	2002      	movs	r0, #2
 8019daa:	47a0      	blx	r4
                                            sizeof(tTxData),
                                            &tTxData,
                                            ptChannel->tSendMbx.pvUser);
          }
          OS_SetEvent(ptChannel->ahHandshakeBitEvents[ptChannel->tSendMbx.bSendCMDBitoffset]);
 8019dac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019dae:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8019db2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8019db4:	333e      	adds	r3, #62	@ 0x3e
 8019db6:	009b      	lsls	r3, r3, #2
 8019db8:	4413      	add	r3, r2
 8019dba:	685b      	ldr	r3, [r3, #4]
 8019dbc:	4618      	mov	r0, r3
 8019dbe:	f7f6 f937 	bl	8010030 <OS_SetEvent>
        }

        /* Next channel */
        if(ulChannel < ptDevInstance->ulCommChannelCount)
 8019dc2:	687b      	ldr	r3, [r7, #4]
 8019dc4:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8019dc8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019dca:	429a      	cmp	r2, r3
 8019dcc:	d207      	bcs.n	8019dde <cifXTKitDSRHandler+0x50e>
          ptChannel = ptDevInstance->pptCommChannels[ulChannel];
 8019dce:	687b      	ldr	r3, [r7, #4]
 8019dd0:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8019dd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019dd6:	009b      	lsls	r3, r3, #2
 8019dd8:	4413      	add	r3, r2
 8019dda:	681b      	ldr	r3, [r3, #0]
 8019ddc:	663b      	str	r3, [r7, #96]	@ 0x60

        ulChannel++;
 8019dde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019de0:	3301      	adds	r3, #1
 8019de2:	667b      	str	r3, [r7, #100]	@ 0x64

      } while(ulChannel <= ptDevInstance->ulCommChannelCount);
 8019de4:	687b      	ldr	r3, [r7, #4]
 8019de6:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8019dea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019dec:	429a      	cmp	r2, r3
 8019dee:	f67f ae39 	bls.w	8019a64 <cifXTKitDSRHandler+0x194>
 8019df2:	e000      	b.n	8019df6 <cifXTKitDSRHandler+0x526>
      return;
 8019df4:	bf00      	nop
    }
  }
}
 8019df6:	376c      	adds	r7, #108	@ 0x6c
 8019df8:	46bd      	mov	sp, r7
 8019dfa:	bd90      	pop	{r4, r7, pc}

08019dfc <IsNetX51or52ROM>:
/*! Detect a running netX51/52 ROMLoader via DPM
*   \param ptDevInstance Instance to reset
*   \return !=0 if netX51/52 has been detected                               */
/*****************************************************************************/
int IsNetX51or52ROM(PDEVICEINSTANCE ptDevInstance)
{
 8019dfc:	b580      	push	{r7, lr}
 8019dfe:	b086      	sub	sp, #24
 8019e00:	af00      	add	r7, sp, #0
 8019e02:	6078      	str	r0, [r7, #4]
  int                       iRet     = 0;
 8019e04:	2300      	movs	r3, #0
 8019e06:	617b      	str	r3, [r7, #20]
  NETX51_DPM_CONFIG_AREA_T* ptDpmCfg = (NETX51_DPM_CONFIG_AREA_T*)ptDevInstance->pbDPM;
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	6a1b      	ldr	r3, [r3, #32]
 8019e0c:	613b      	str	r3, [r7, #16]

  if( (HWIF_READ8(ptDevInstance, ptDevInstance->pbDPM[NETX51_DETECT_OFFSET1]) == NETX51_DETECT_VALUE1) &&
 8019e0e:	687b      	ldr	r3, [r7, #4]
 8019e10:	6a1b      	ldr	r3, [r3, #32]
 8019e12:	33d9      	adds	r3, #217	@ 0xd9
 8019e14:	4619      	mov	r1, r3
 8019e16:	6878      	ldr	r0, [r7, #4]
 8019e18:	f7fb fadc 	bl	80153d4 <HwIfRead8>
 8019e1c:	4603      	mov	r3, r0
 8019e1e:	2bf2      	cmp	r3, #242	@ 0xf2
 8019e20:	d134      	bne.n	8019e8c <IsNetX51or52ROM+0x90>
      (HWIF_READ8(ptDevInstance, ptDevInstance->pbDPM[NETX51_DETECT_OFFSET2]) == NETX51_DETECT_VALUE2) &&
 8019e22:	687b      	ldr	r3, [r7, #4]
 8019e24:	6a1b      	ldr	r3, [r3, #32]
 8019e26:	33cc      	adds	r3, #204	@ 0xcc
 8019e28:	4619      	mov	r1, r3
 8019e2a:	6878      	ldr	r0, [r7, #4]
 8019e2c:	f7fb fad2 	bl	80153d4 <HwIfRead8>
 8019e30:	4603      	mov	r3, r0
  if( (HWIF_READ8(ptDevInstance, ptDevInstance->pbDPM[NETX51_DETECT_OFFSET1]) == NETX51_DETECT_VALUE1) &&
 8019e32:	2bf2      	cmp	r3, #242	@ 0xf2
 8019e34:	d12a      	bne.n	8019e8c <IsNetX51or52ROM+0x90>
      (HWIF_READ32(ptDevInstance, ptDpmCfg->aulReserved1[0]) == 0) &&
 8019e36:	693b      	ldr	r3, [r7, #16]
 8019e38:	3330      	adds	r3, #48	@ 0x30
 8019e3a:	4619      	mov	r1, r3
 8019e3c:	6878      	ldr	r0, [r7, #4]
 8019e3e:	f7fb faf7 	bl	8015430 <HwIfRead32>
 8019e42:	4603      	mov	r3, r0
      (HWIF_READ8(ptDevInstance, ptDevInstance->pbDPM[NETX51_DETECT_OFFSET2]) == NETX51_DETECT_VALUE2) &&
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	d121      	bne.n	8019e8c <IsNetX51or52ROM+0x90>
      (HWIF_READ32(ptDevInstance, ptDpmCfg->aulReserved1[1]) == 0) )
 8019e48:	693b      	ldr	r3, [r7, #16]
 8019e4a:	3334      	adds	r3, #52	@ 0x34
 8019e4c:	4619      	mov	r1, r3
 8019e4e:	6878      	ldr	r0, [r7, #4]
 8019e50:	f7fb faee 	bl	8015430 <HwIfRead32>
 8019e54:	4603      	mov	r3, r0
      (HWIF_READ32(ptDevInstance, ptDpmCfg->aulReserved1[0]) == 0) &&
 8019e56:	2b00      	cmp	r3, #0
 8019e58:	d118      	bne.n	8019e8c <IsNetX51or52ROM+0x90>
  {
    /* We found a valid entry */
    /* Check for netX51 or netX52 */
    uint32_t ulDpmNetxVersion = (MSK_NX56_dpm_netx_version_valid | MSK_NX56_dpm_netx_version_chiptype) &
                                HWIF_READ32(ptDevInstance, ptDpmCfg->ulDpmNetxVersion);
 8019e5a:	693b      	ldr	r3, [r7, #16]
 8019e5c:	33fc      	adds	r3, #252	@ 0xfc
 8019e5e:	4619      	mov	r1, r3
 8019e60:	6878      	ldr	r0, [r7, #4]
 8019e62:	f7fb fae5 	bl	8015430 <HwIfRead32>
 8019e66:	4603      	mov	r3, r0
    uint32_t ulDpmNetxVersion = (MSK_NX56_dpm_netx_version_valid | MSK_NX56_dpm_netx_version_chiptype) &
 8019e68:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8019e6c:	60fb      	str	r3, [r7, #12]

    if ( (MSK_NX56_dpm_netx_version_valid | ( 2 << SRT_NX56_dpm_netx_version_chiptype)) == ulDpmNetxVersion )
 8019e6e:	68fb      	ldr	r3, [r7, #12]
 8019e70:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8019e74:	d104      	bne.n	8019e80 <IsNetX51or52ROM+0x84>
    {
      /* This is a netX52 */
      ptDevInstance->eChipType = eCHIP_TYPE_NETX52;
 8019e76:	687b      	ldr	r3, [r7, #4]
 8019e78:	2206      	movs	r2, #6
 8019e7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8019e7e:	e003      	b.n	8019e88 <IsNetX51or52ROM+0x8c>
    } else
    {
      /* This is a netX51 */
      ptDevInstance->eChipType = eCHIP_TYPE_NETX51;
 8019e80:	687b      	ldr	r3, [r7, #4]
 8019e82:	2205      	movs	r2, #5
 8019e84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    }

    iRet = 1;
 8019e88:	2301      	movs	r3, #1
 8019e8a:	617b      	str	r3, [r7, #20]
  }

  return iRet;
 8019e8c:	697b      	ldr	r3, [r7, #20]
}
 8019e8e:	4618      	mov	r0, r3
 8019e90:	3718      	adds	r7, #24
 8019e92:	46bd      	mov	sp, r7
 8019e94:	bd80      	pop	{r7, pc}

08019e96 <hboot_waitforbitstate>:
static int hboot_waitforbitstate(PDEVICEINSTANCE ptDevInstance,
                                 HBOOT_DATA_T*   ptHbootData,
                                 uint32_t        ulBitMask,
                                 uint8_t         bState,
                                 uint32_t        ulTimeout)
{
 8019e96:	b580      	push	{r7, lr}
 8019e98:	b08a      	sub	sp, #40	@ 0x28
 8019e9a:	af00      	add	r7, sp, #0
 8019e9c:	60f8      	str	r0, [r7, #12]
 8019e9e:	60b9      	str	r1, [r7, #8]
 8019ea0:	607a      	str	r2, [r7, #4]
 8019ea2:	70fb      	strb	r3, [r7, #3]
  int                   iRet         = 0;
 8019ea4:	2300      	movs	r3, #0
 8019ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  int32_t               lStartTime   = 0;
 8019ea8:	2300      	movs	r3, #0
 8019eaa:	61fb      	str	r3, [r7, #28]
  HBOOT_HSREGISTER_T*   ptHsk        = ptHbootData->ptHsk;
 8019eac:	68bb      	ldr	r3, [r7, #8]
 8019eae:	681b      	ldr	r3, [r3, #0]
 8019eb0:	61bb      	str	r3, [r7, #24]
  uint8_t               bActualState = 0;
 8019eb2:	2300      	movs	r3, #0
 8019eb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t               bHostFlags   = 0;
 8019eb8:	2300      	movs	r3, #0
 8019eba:	75fb      	strb	r3, [r7, #23]

  UNREFERENCED_PARAMETER(ptDevInstance);

  bHostFlags = HWIF_READ8(ptDevInstance, ptHsk->t8Bit.bHostFlags);
 8019ebc:	69bb      	ldr	r3, [r7, #24]
 8019ebe:	3303      	adds	r3, #3
 8019ec0:	4619      	mov	r1, r3
 8019ec2:	68f8      	ldr	r0, [r7, #12]
 8019ec4:	f7fb fa86 	bl	80153d4 <HwIfRead8>
 8019ec8:	4603      	mov	r3, r0
 8019eca:	75fb      	strb	r3, [r7, #23]
  if((bHostFlags ^ HWIF_READ8(ptDevInstance, ptHsk->t8Bit.bNetXFlags)) & ulBitMask)
 8019ecc:	69bb      	ldr	r3, [r7, #24]
 8019ece:	3302      	adds	r3, #2
 8019ed0:	4619      	mov	r1, r3
 8019ed2:	68f8      	ldr	r0, [r7, #12]
 8019ed4:	f7fb fa7e 	bl	80153d4 <HwIfRead8>
 8019ed8:	4603      	mov	r3, r0
 8019eda:	461a      	mov	r2, r3
 8019edc:	7dfb      	ldrb	r3, [r7, #23]
 8019ede:	4053      	eors	r3, r2
 8019ee0:	b2db      	uxtb	r3, r3
 8019ee2:	461a      	mov	r2, r3
 8019ee4:	687b      	ldr	r3, [r7, #4]
 8019ee6:	4013      	ands	r3, r2
 8019ee8:	2b00      	cmp	r3, #0
 8019eea:	d003      	beq.n	8019ef4 <hboot_waitforbitstate+0x5e>
    bActualState = HIL_FLAGS_NOT_EQUAL;
 8019eec:	2301      	movs	r3, #1
 8019eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019ef2:	e002      	b.n	8019efa <hboot_waitforbitstate+0x64>
  else
    bActualState = HIL_FLAGS_EQUAL;
 8019ef4:	2300      	movs	r3, #0
 8019ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* The desired state is already there, so just return true */
  if(bActualState == bState)
 8019efa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8019efe:	78fb      	ldrb	r3, [r7, #3]
 8019f00:	429a      	cmp	r2, r3
 8019f02:	d101      	bne.n	8019f08 <hboot_waitforbitstate+0x72>
    return 1;
 8019f04:	2301      	movs	r3, #1
 8019f06:	e046      	b.n	8019f96 <hboot_waitforbitstate+0x100>

  /* If no timeout is given, don't try to wait for the Bit change */
  if(0 == ulTimeout)
 8019f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	d101      	bne.n	8019f12 <hboot_waitforbitstate+0x7c>
    return 0;
 8019f0e:	2300      	movs	r3, #0
 8019f10:	e041      	b.n	8019f96 <hboot_waitforbitstate+0x100>

  lStartTime = (int32_t)OS_GetMilliSecCounter();
 8019f12:	f7f5 ff9c 	bl	800fe4e <OS_GetMilliSecCounter>
 8019f16:	4603      	mov	r3, r0
 8019f18:	61fb      	str	r3, [r7, #28]

  /* Poll for desired bit state */
  while(bActualState != bState)
 8019f1a:	e02d      	b.n	8019f78 <hboot_waitforbitstate+0xe2>
  {
    uint32_t   ulDiffTime  = 0L;
 8019f1c:	2300      	movs	r3, #0
 8019f1e:	613b      	str	r3, [r7, #16]

    bHostFlags = HWIF_READ8(ptDevInstance, ptHsk->t8Bit.bHostFlags);
 8019f20:	69bb      	ldr	r3, [r7, #24]
 8019f22:	3303      	adds	r3, #3
 8019f24:	4619      	mov	r1, r3
 8019f26:	68f8      	ldr	r0, [r7, #12]
 8019f28:	f7fb fa54 	bl	80153d4 <HwIfRead8>
 8019f2c:	4603      	mov	r3, r0
 8019f2e:	75fb      	strb	r3, [r7, #23]
    if((bHostFlags ^ HWIF_READ8(ptDevInstance, ptHsk->t8Bit.bNetXFlags)) & ulBitMask)
 8019f30:	69bb      	ldr	r3, [r7, #24]
 8019f32:	3302      	adds	r3, #2
 8019f34:	4619      	mov	r1, r3
 8019f36:	68f8      	ldr	r0, [r7, #12]
 8019f38:	f7fb fa4c 	bl	80153d4 <HwIfRead8>
 8019f3c:	4603      	mov	r3, r0
 8019f3e:	461a      	mov	r2, r3
 8019f40:	7dfb      	ldrb	r3, [r7, #23]
 8019f42:	4053      	eors	r3, r2
 8019f44:	b2db      	uxtb	r3, r3
 8019f46:	461a      	mov	r2, r3
 8019f48:	687b      	ldr	r3, [r7, #4]
 8019f4a:	4013      	ands	r3, r2
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	d003      	beq.n	8019f58 <hboot_waitforbitstate+0xc2>
      bActualState = HIL_FLAGS_NOT_EQUAL;
 8019f50:	2301      	movs	r3, #1
 8019f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f56:	e002      	b.n	8019f5e <hboot_waitforbitstate+0xc8>
    else
      bActualState = HIL_FLAGS_EQUAL;
 8019f58:	2300      	movs	r3, #0
 8019f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    /* Check for timeout */
    ulDiffTime = OS_GetMilliSecCounter() - lStartTime;
 8019f5e:	f7f5 ff76 	bl	800fe4e <OS_GetMilliSecCounter>
 8019f62:	4602      	mov	r2, r0
 8019f64:	69fb      	ldr	r3, [r7, #28]
 8019f66:	1ad3      	subs	r3, r2, r3
 8019f68:	613b      	str	r3, [r7, #16]
    if ( ulDiffTime > ulTimeout)
 8019f6a:	693a      	ldr	r2, [r7, #16]
 8019f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019f6e:	429a      	cmp	r2, r3
 8019f70:	d808      	bhi.n	8019f84 <hboot_waitforbitstate+0xee>
    {
      break;
    }

    OS_Sleep(0);
 8019f72:	2000      	movs	r0, #0
 8019f74:	f7f5 ff72 	bl	800fe5c <OS_Sleep>
  while(bActualState != bState)
 8019f78:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8019f7c:	78fb      	ldrb	r3, [r7, #3]
 8019f7e:	429a      	cmp	r2, r3
 8019f80:	d1cc      	bne.n	8019f1c <hboot_waitforbitstate+0x86>
 8019f82:	e000      	b.n	8019f86 <hboot_waitforbitstate+0xf0>
      break;
 8019f84:	bf00      	nop
  }

  if(bActualState == bState)
 8019f86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8019f8a:	78fb      	ldrb	r3, [r7, #3]
 8019f8c:	429a      	cmp	r2, r3
 8019f8e:	d101      	bne.n	8019f94 <hboot_waitforbitstate+0xfe>
    iRet = 1;
 8019f90:	2301      	movs	r3, #1
 8019f92:	627b      	str	r3, [r7, #36]	@ 0x24

  return iRet;
 8019f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8019f96:	4618      	mov	r0, r3
 8019f98:	3728      	adds	r7, #40	@ 0x28
 8019f9a:	46bd      	mov	sp, r7
 8019f9c:	bd80      	pop	{r7, pc}
	...

08019fa0 <hboot_send_packet>:
static int32_t hboot_send_packet(PDEVICEINSTANCE ptDevInstance,
                                 HBOOT_DATA_T*   ptHbootData,
                                 uint8_t*        pbData,
                                 uint32_t        ulDataLen,
                                 uint32_t        ulTimeout)
{
 8019fa0:	b590      	push	{r4, r7, lr}
 8019fa2:	b091      	sub	sp, #68	@ 0x44
 8019fa4:	af02      	add	r7, sp, #8
 8019fa6:	60f8      	str	r0, [r7, #12]
 8019fa8:	60b9      	str	r1, [r7, #8]
 8019faa:	607a      	str	r2, [r7, #4]
 8019fac:	603b      	str	r3, [r7, #0]
  int32_t               lRet          = CIFX_NO_ERROR;
 8019fae:	2300      	movs	r3, #0
 8019fb0:	637b      	str	r3, [r7, #52]	@ 0x34
  HBOOT_HSREGISTER_T*   ptHsk         = ptHbootData->ptHsk;
 8019fb2:	68bb      	ldr	r3, [r7, #8]
 8019fb4:	681b      	ldr	r3, [r3, #0]
 8019fb6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t               bToNetXMask   = ptHbootData->tToNetXMailbox.bHskMask;
 8019fb8:	68bb      	ldr	r3, [r7, #8]
 8019fba:	791b      	ldrb	r3, [r3, #4]
 8019fbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t              ulMailboxSize = ptHbootData->tToNetXMailbox.ulSize;
 8019fc0:	68bb      	ldr	r3, [r7, #8]
 8019fc2:	689b      	ldr	r3, [r3, #8]
 8019fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  void*                 pvMailbox     = ptHbootData->tToNetXMailbox.pvData;
 8019fc6:	68bb      	ldr	r3, [r7, #8]
 8019fc8:	68db      	ldr	r3, [r3, #12]
 8019fca:	627b      	str	r3, [r7, #36]	@ 0x24
  volatile uint32_t*    pulMbxDataLen = ptHbootData->tToNetXMailbox.pulDataLen;
 8019fcc:	68bb      	ldr	r3, [r7, #8]
 8019fce:	691b      	ldr	r3, [r3, #16]
 8019fd0:	623b      	str	r3, [r7, #32]

  if(ulDataLen > ulMailboxSize)
 8019fd2:	683a      	ldr	r2, [r7, #0]
 8019fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fd6:	429a      	cmp	r2, r3
 8019fd8:	d901      	bls.n	8019fde <hboot_send_packet+0x3e>
    return CIFX_INVALID_BUFFERSIZE;
 8019fda:	4b25      	ldr	r3, [pc, #148]	@ (801a070 <hboot_send_packet+0xd0>)
 8019fdc:	e044      	b.n	801a068 <hboot_send_packet+0xc8>

  if(!hboot_waitforbitstate(ptDevInstance,
 8019fde:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8019fe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019fe4:	9300      	str	r3, [sp, #0]
 8019fe6:	2300      	movs	r3, #0
 8019fe8:	68b9      	ldr	r1, [r7, #8]
 8019fea:	68f8      	ldr	r0, [r7, #12]
 8019fec:	f7ff ff53 	bl	8019e96 <hboot_waitforbitstate>
 8019ff0:	4603      	mov	r3, r0
 8019ff2:	2b00      	cmp	r3, #0
 8019ff4:	d102      	bne.n	8019ffc <hboot_send_packet+0x5c>
                            bToNetXMask,
                            HIL_FLAGS_EQUAL,
                            ulTimeout))
  {
    /* The mailbox is busy */
    lRet = CIFX_DEV_PUT_TIMEOUT;
 8019ff6:	4b1f      	ldr	r3, [pc, #124]	@ (801a074 <hboot_send_packet+0xd4>)
 8019ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8019ffa:	e034      	b.n	801a066 <hboot_send_packet+0xc6>

  } else
  {
    uint8_t bHostFlags = 0;
 8019ffc:	2300      	movs	r3, #0
 8019ffe:	77fb      	strb	r3, [r7, #31]

    /* The mailbox is free */
    HWIF_WRITEN(ptDevInstance,
 801a000:	68fb      	ldr	r3, [r7, #12]
 801a002:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801a006:	683b      	ldr	r3, [r7, #0]
 801a008:	9300      	str	r3, [sp, #0]
 801a00a:	687b      	ldr	r3, [r7, #4]
 801a00c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a00e:	68f9      	ldr	r1, [r7, #12]
 801a010:	2000      	movs	r0, #0
 801a012:	47a0      	blx	r4
                pvMailbox,
                pbData,
                ulDataLen);

    HWIF_WRITE32(ptDevInstance, pulMbxDataLen[0], HOST_TO_LE32(ulDataLen));
 801a014:	683b      	ldr	r3, [r7, #0]
 801a016:	61bb      	str	r3, [r7, #24]
 801a018:	68fb      	ldr	r3, [r7, #12]
 801a01a:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801a01e:	f107 0318 	add.w	r3, r7, #24
 801a022:	2204      	movs	r2, #4
 801a024:	9200      	str	r2, [sp, #0]
 801a026:	6a3a      	ldr	r2, [r7, #32]
 801a028:	68f9      	ldr	r1, [r7, #12]
 801a02a:	2001      	movs	r0, #1
 801a02c:	47a0      	blx	r4

    bHostFlags = HWIF_READ8(ptDevInstance, ptHsk->t8Bit.bHostFlags);
 801a02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a030:	3303      	adds	r3, #3
 801a032:	4619      	mov	r1, r3
 801a034:	68f8      	ldr	r0, [r7, #12]
 801a036:	f7fb f9cd 	bl	80153d4 <HwIfRead8>
 801a03a:	4603      	mov	r3, r0
 801a03c:	77fb      	strb	r3, [r7, #31]
    HWIF_WRITE8(ptDevInstance, ptHsk->t8Bit.bHostFlags, (bHostFlags ^ bToNetXMask));
 801a03e:	7ffa      	ldrb	r2, [r7, #31]
 801a040:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801a044:	4053      	eors	r3, r2
 801a046:	b2db      	uxtb	r3, r3
 801a048:	75fb      	strb	r3, [r7, #23]
 801a04a:	68fb      	ldr	r3, [r7, #12]
 801a04c:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801a050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a052:	1cda      	adds	r2, r3, #3
 801a054:	f107 0317 	add.w	r3, r7, #23
 801a058:	2101      	movs	r1, #1
 801a05a:	9100      	str	r1, [sp, #0]
 801a05c:	68f9      	ldr	r1, [r7, #12]
 801a05e:	2001      	movs	r0, #1
 801a060:	47a0      	blx	r4

    lRet = CIFX_NO_ERROR;
 801a062:	2300      	movs	r3, #0
 801a064:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  return lRet;
 801a066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801a068:	4618      	mov	r0, r3
 801a06a:	373c      	adds	r7, #60	@ 0x3c
 801a06c:	46bd      	mov	sp, r7
 801a06e:	bd90      	pop	{r4, r7, pc}
 801a070:	800a0007 	.word	0x800a0007
 801a074:	800c0017 	.word	0x800c0017

0801a078 <hboot_get_packet>:
/*****************************************************************************/
static int32_t hboot_get_packet(PDEVICEINSTANCE ptDevInstance,
                                HBOOT_DATA_T*   ptHBootData,
                                uint8_t*        pbResult,
                                uint32_t        ulTimeout)
{
 801a078:	b590      	push	{r4, r7, lr}
 801a07a:	b08d      	sub	sp, #52	@ 0x34
 801a07c:	af02      	add	r7, sp, #8
 801a07e:	60f8      	str	r0, [r7, #12]
 801a080:	60b9      	str	r1, [r7, #8]
 801a082:	607a      	str	r2, [r7, #4]
 801a084:	603b      	str	r3, [r7, #0]
  int32_t lRet  = CIFX_DEV_GET_NO_PACKET;
 801a086:	4b2e      	ldr	r3, [pc, #184]	@ (801a140 <hboot_get_packet+0xc8>)
 801a088:	627b      	str	r3, [r7, #36]	@ 0x24

  if(hboot_waitforbitstate(ptDevInstance,
 801a08a:	683b      	ldr	r3, [r7, #0]
 801a08c:	9300      	str	r3, [sp, #0]
 801a08e:	2301      	movs	r3, #1
 801a090:	2202      	movs	r2, #2
 801a092:	68b9      	ldr	r1, [r7, #8]
 801a094:	68f8      	ldr	r0, [r7, #12]
 801a096:	f7ff fefe 	bl	8019e96 <hboot_waitforbitstate>
 801a09a:	4603      	mov	r3, r0
 801a09c:	2b00      	cmp	r3, #0
 801a09e:	d04a      	beq.n	801a136 <hboot_get_packet+0xbe>
                           ptHBootData,
                           NETX50_DPM_TOHOSTMBX_MSK,
                           HIL_FLAGS_NOT_EQUAL,
                           ulTimeout))
  {
    HBOOT_HSREGISTER_T* ptHskReg      = ptHBootData->ptHsk;
 801a0a0:	68bb      	ldr	r3, [r7, #8]
 801a0a2:	681b      	ldr	r3, [r3, #0]
 801a0a4:	623b      	str	r3, [r7, #32]
    volatile uint8_t*   pbMailbox     = (volatile uint8_t*)ptHBootData->tToHostMailbox.pvData;
 801a0a6:	68bb      	ldr	r3, [r7, #8]
 801a0a8:	69db      	ldr	r3, [r3, #28]
 801a0aa:	61fb      	str	r3, [r7, #28]
    volatile uint32_t*  pulMbxDataLen = ptHBootData->tToHostMailbox.pulDataLen;
 801a0ac:	68bb      	ldr	r3, [r7, #8]
 801a0ae:	6a1b      	ldr	r3, [r3, #32]
 801a0b0:	61bb      	str	r3, [r7, #24]
    uint8_t             bToHostMask   = ptHBootData->tToHostMailbox.bHskMask;
 801a0b2:	68bb      	ldr	r3, [r7, #8]
 801a0b4:	7d1b      	ldrb	r3, [r3, #20]
 801a0b6:	75fb      	strb	r3, [r7, #23]
    uint8_t             bHostFlags    = 0;
 801a0b8:	2300      	movs	r3, #0
 801a0ba:	75bb      	strb	r3, [r7, #22]

    lRet = CIFX_NO_ERROR;
 801a0bc:	2300      	movs	r3, #0
 801a0be:	627b      	str	r3, [r7, #36]	@ 0x24

    if( LE32_TO_HOST(HWIF_READ32(ptDevInstance, pulMbxDataLen[0])) != 1)
 801a0c0:	69b9      	ldr	r1, [r7, #24]
 801a0c2:	68f8      	ldr	r0, [r7, #12]
 801a0c4:	f7fb f9b4 	bl	8015430 <HwIfRead32>
 801a0c8:	4603      	mov	r3, r0
 801a0ca:	2b01      	cmp	r3, #1
 801a0cc:	d002      	beq.n	801a0d4 <hboot_get_packet+0x5c>
    {
      lRet = CIFX_DRV_INIT_STATE_ERROR;
 801a0ce:	4b1d      	ldr	r3, [pc, #116]	@ (801a144 <hboot_get_packet+0xcc>)
 801a0d0:	627b      	str	r3, [r7, #36]	@ 0x24
 801a0d2:	e007      	b.n	801a0e4 <hboot_get_packet+0x6c>

    } else
    {
      *pbResult = HWIF_READ8(ptDevInstance, pbMailbox[0]);
 801a0d4:	69f9      	ldr	r1, [r7, #28]
 801a0d6:	68f8      	ldr	r0, [r7, #12]
 801a0d8:	f7fb f97c 	bl	80153d4 <HwIfRead8>
 801a0dc:	4603      	mov	r3, r0
 801a0de:	461a      	mov	r2, r3
 801a0e0:	687b      	ldr	r3, [r7, #4]
 801a0e2:	701a      	strb	r2, [r3, #0]
    }

    bHostFlags = HWIF_READ8(ptDevInstance, ptHskReg->t8Bit.bHostFlags);
 801a0e4:	6a3b      	ldr	r3, [r7, #32]
 801a0e6:	3303      	adds	r3, #3
 801a0e8:	4619      	mov	r1, r3
 801a0ea:	68f8      	ldr	r0, [r7, #12]
 801a0ec:	f7fb f972 	bl	80153d4 <HwIfRead8>
 801a0f0:	4603      	mov	r3, r0
 801a0f2:	75bb      	strb	r3, [r7, #22]
    if((bHostFlags ^ HWIF_READ8(ptDevInstance, ptHskReg->t8Bit.bNetXFlags)) & bToHostMask)
 801a0f4:	6a3b      	ldr	r3, [r7, #32]
 801a0f6:	3302      	adds	r3, #2
 801a0f8:	4619      	mov	r1, r3
 801a0fa:	68f8      	ldr	r0, [r7, #12]
 801a0fc:	f7fb f96a 	bl	80153d4 <HwIfRead8>
 801a100:	4603      	mov	r3, r0
 801a102:	461a      	mov	r2, r3
 801a104:	7dbb      	ldrb	r3, [r7, #22]
 801a106:	4053      	eors	r3, r2
 801a108:	b2da      	uxtb	r2, r3
 801a10a:	7dfb      	ldrb	r3, [r7, #23]
 801a10c:	4013      	ands	r3, r2
 801a10e:	b2db      	uxtb	r3, r3
 801a110:	2b00      	cmp	r3, #0
 801a112:	d010      	beq.n	801a136 <hboot_get_packet+0xbe>
    {
      HWIF_WRITE8(ptDevInstance, ptHskReg->t8Bit.bHostFlags, (bHostFlags ^ bToHostMask));
 801a114:	7dba      	ldrb	r2, [r7, #22]
 801a116:	7dfb      	ldrb	r3, [r7, #23]
 801a118:	4053      	eors	r3, r2
 801a11a:	b2db      	uxtb	r3, r3
 801a11c:	757b      	strb	r3, [r7, #21]
 801a11e:	68fb      	ldr	r3, [r7, #12]
 801a120:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801a124:	6a3b      	ldr	r3, [r7, #32]
 801a126:	1cda      	adds	r2, r3, #3
 801a128:	f107 0315 	add.w	r3, r7, #21
 801a12c:	2101      	movs	r1, #1
 801a12e:	9100      	str	r1, [sp, #0]
 801a130:	68f9      	ldr	r1, [r7, #12]
 801a132:	2001      	movs	r0, #1
 801a134:	47a0      	blx	r4
    }
  }

  return lRet;
 801a136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801a138:	4618      	mov	r0, r3
 801a13a:	372c      	adds	r7, #44	@ 0x2c
 801a13c:	46bd      	mov	sp, r7
 801a13e:	bd90      	pop	{r4, r7, pc}
 801a140:	800c0019 	.word	0x800c0019
 801a144:	800b0002 	.word	0x800b0002

0801a148 <hboot_transfer_packet>:
                                     HBOOT_DATA_T*   ptHBootData,
                                     uint8_t*        pbSendData,
                                     uint32_t        ulSendDataLen,
                                     uint8_t*        pbResult,
                                     uint32_t        ulTimeout)
{
 801a148:	b580      	push	{r7, lr}
 801a14a:	b088      	sub	sp, #32
 801a14c:	af02      	add	r7, sp, #8
 801a14e:	60f8      	str	r0, [r7, #12]
 801a150:	60b9      	str	r1, [r7, #8]
 801a152:	607a      	str	r2, [r7, #4]
 801a154:	603b      	str	r3, [r7, #0]
  int32_t lRet  = CIFX_NO_ERROR;
 801a156:	2300      	movs	r3, #0
 801a158:	617b      	str	r3, [r7, #20]

  if(CIFX_NO_ERROR == (lRet = hboot_send_packet(ptDevInstance, ptHBootData, pbSendData, ulSendDataLen, ulTimeout)))
 801a15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a15c:	9300      	str	r3, [sp, #0]
 801a15e:	683b      	ldr	r3, [r7, #0]
 801a160:	687a      	ldr	r2, [r7, #4]
 801a162:	68b9      	ldr	r1, [r7, #8]
 801a164:	68f8      	ldr	r0, [r7, #12]
 801a166:	f7ff ff1b 	bl	8019fa0 <hboot_send_packet>
 801a16a:	6178      	str	r0, [r7, #20]
 801a16c:	697b      	ldr	r3, [r7, #20]
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d106      	bne.n	801a180 <hboot_transfer_packet+0x38>
  {
    lRet = hboot_get_packet(ptDevInstance, ptHBootData, pbResult, ulTimeout);
 801a172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a174:	6a3a      	ldr	r2, [r7, #32]
 801a176:	68b9      	ldr	r1, [r7, #8]
 801a178:	68f8      	ldr	r0, [r7, #12]
 801a17a:	f7ff ff7d 	bl	801a078 <hboot_get_packet>
 801a17e:	6178      	str	r0, [r7, #20]
  }

  return lRet;
 801a180:	697b      	ldr	r3, [r7, #20]
}
 801a182:	4618      	mov	r0, r3
 801a184:	3718      	adds	r7, #24
 801a186:	46bd      	mov	sp, r7
 801a188:	bd80      	pop	{r7, pc}
	...

0801a18c <cifXStartBootloader_hboot>:
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXStartBootloader_hboot(PDEVICEINSTANCE ptDevInstance,
                                  uint8_t*        pbFileData,
                                  uint32_t        ulFileDataLen)
{
 801a18c:	b580      	push	{r7, lr}
 801a18e:	b096      	sub	sp, #88	@ 0x58
 801a190:	af02      	add	r7, sp, #8
 801a192:	60f8      	str	r0, [r7, #12]
 801a194:	60b9      	str	r1, [r7, #8]
 801a196:	607a      	str	r2, [r7, #4]
  int32_t       lRet       = CIFX_NO_ERROR;
 801a198:	2300      	movs	r3, #0
 801a19a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t      ulCopyLen  = 0;
 801a19c:	2300      	movs	r3, #0
 801a19e:	64bb      	str	r3, [r7, #72]	@ 0x48
  HBOOT_DATA_T  tHBoot;

  OS_Memset(&tHBoot, 0, sizeof(tHBoot));
 801a1a0:	f107 0314 	add.w	r3, r7, #20
 801a1a4:	2224      	movs	r2, #36	@ 0x24
 801a1a6:	2100      	movs	r1, #0
 801a1a8:	4618      	mov	r0, r3
 801a1aa:	f7f5 fdcb 	bl	800fd44 <OS_Memset>

  /* Check for chip type and initialize boot data structure */
  if((eCHIP_TYPE_NETX51 == ptDevInstance->eChipType) || (eCHIP_TYPE_NETX52 == ptDevInstance->eChipType))
 801a1ae:	68fb      	ldr	r3, [r7, #12]
 801a1b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a1b4:	2b05      	cmp	r3, #5
 801a1b6:	d004      	beq.n	801a1c2 <cifXStartBootloader_hboot+0x36>
 801a1b8:	68fb      	ldr	r3, [r7, #12]
 801a1ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a1be:	2b06      	cmp	r3, #6
 801a1c0:	d12d      	bne.n	801a21e <cifXStartBootloader_hboot+0x92>
  {
    PNETX51_ROMLOADER_DPM ptDpm = (PNETX51_ROMLOADER_DPM)ptDevInstance->pbDPM;
 801a1c2:	68fb      	ldr	r3, [r7, #12]
 801a1c4:	6a1b      	ldr	r3, [r3, #32]
 801a1c6:	63bb      	str	r3, [r7, #56]	@ 0x38

    tHBoot.ptHsk = (HBOOT_HSREGISTER_T*)&ptDpm->tHandshake.ulHandshakeFlag;
 801a1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a1ca:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 801a1ce:	617b      	str	r3, [r7, #20]

    tHBoot.tToHostMailbox.bHskMask   = NETX51_DPM_TOHOSTMBX_MSK;
 801a1d0:	2302      	movs	r3, #2
 801a1d2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    tHBoot.tToHostMailbox.pulDataLen = &ptDpm->tHBootConfig.ulNetXToHostDataSize;
 801a1d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a1d8:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 801a1dc:	637b      	str	r3, [r7, #52]	@ 0x34
    tHBoot.tToHostMailbox.pvData     = (void*)ptDpm->abNetxToHostData;
 801a1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a1e0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 801a1e4:	633b      	str	r3, [r7, #48]	@ 0x30
    tHBoot.tToHostMailbox.ulSize     = sizeof(ptDpm->abNetxToHostData);
 801a1e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801a1ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

    tHBoot.tToNetXMailbox.bHskMask   = NETX51_DPM_TONETXMBX_MSK;
 801a1ec:	2301      	movs	r3, #1
 801a1ee:	763b      	strb	r3, [r7, #24]
    tHBoot.tToNetXMailbox.pulDataLen = &ptDpm->tHBootConfig.ulHostToNetxDataSize;
 801a1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a1f2:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 801a1f6:	627b      	str	r3, [r7, #36]	@ 0x24
    tHBoot.tToNetXMailbox.pvData     = (void*)ptDpm->abHostToNetxData;
 801a1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a1fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801a1fe:	623b      	str	r3, [r7, #32]
    tHBoot.tToNetXMailbox.ulSize     = sizeof(ptDpm->abHostToNetxData);
 801a200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a204:	61fb      	str	r3, [r7, #28]

    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 801a206:	4b7b      	ldr	r3, [pc, #492]	@ (801a3f4 <cifXStartBootloader_hboot+0x268>)
 801a208:	681b      	ldr	r3, [r3, #0]
 801a20a:	f003 0301 	and.w	r3, r3, #1
 801a20e:	2b00      	cmp	r3, #0
 801a210:	d042      	beq.n	801a298 <cifXStartBootloader_hboot+0x10c>
    {
      USER_Trace(ptDevInstance,
 801a212:	4a79      	ldr	r2, [pc, #484]	@ (801a3f8 <cifXStartBootloader_hboot+0x26c>)
 801a214:	2101      	movs	r1, #1
 801a216:	68f8      	ldr	r0, [r7, #12]
 801a218:	f000 fac5 	bl	801a7a6 <USER_Trace>
  {
 801a21c:	e03c      	b.n	801a298 <cifXStartBootloader_hboot+0x10c>
                 TRACE_LEVEL_DEBUG,
                 "Found netX51 ROMloader");
    }
  } else
  {
    PNETX50_ROMLOADER_DPM ptDpm = (PNETX50_ROMLOADER_DPM)ptDevInstance->pbDPM;
 801a21e:	68fb      	ldr	r3, [r7, #12]
 801a220:	6a1b      	ldr	r3, [r3, #32]
 801a222:	643b      	str	r3, [r7, #64]	@ 0x40

    tHBoot.ptHsk = &ptDpm->atHandshakeRegs[NETX50_DPM_HANDSHAKE_OFFSET];
 801a224:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a226:	f503 53e7 	add.w	r3, r3, #7392	@ 0x1ce0
 801a22a:	331c      	adds	r3, #28
 801a22c:	617b      	str	r3, [r7, #20]

    tHBoot.tToHostMailbox.bHskMask   = NETX50_DPM_TOHOSTMBX_MSK;
 801a22e:	2302      	movs	r3, #2
 801a230:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    tHBoot.tToHostMailbox.pulDataLen = &ptDpm->ulNetxToHostDataSize;
 801a234:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a236:	f503 737f 	add.w	r3, r3, #1020	@ 0x3fc
 801a23a:	637b      	str	r3, [r7, #52]	@ 0x34
    tHBoot.tToHostMailbox.pvData     = (void*)ptDpm->abNetxToHostData;
 801a23c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a23e:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 801a242:	633b      	str	r3, [r7, #48]	@ 0x30
    tHBoot.tToHostMailbox.ulSize     = sizeof(ptDpm->abNetxToHostData);
 801a244:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a248:	62fb      	str	r3, [r7, #44]	@ 0x2c

    tHBoot.tToNetXMailbox.bHskMask   = NETX50_DPM_TONETXMBX_MSK;
 801a24a:	2301      	movs	r3, #1
 801a24c:	763b      	strb	r3, [r7, #24]
    tHBoot.tToNetXMailbox.pulDataLen = &ptDpm->ulHostToNetxDataSize;
 801a24e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a250:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 801a254:	627b      	str	r3, [r7, #36]	@ 0x24
    tHBoot.tToNetXMailbox.pvData     = (void*)ptDpm->abHostToNetxData;
 801a256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a258:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801a25c:	623b      	str	r3, [r7, #32]
    tHBoot.tToNetXMailbox.ulSize     = sizeof(ptDpm->abHostToNetxData);
 801a25e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801a262:	61fb      	str	r3, [r7, #28]

    /* Read romloader version */
    if(g_ulTraceLevel & TRACE_LEVEL_DEBUG)
 801a264:	4b63      	ldr	r3, [pc, #396]	@ (801a3f4 <cifXStartBootloader_hboot+0x268>)
 801a266:	681b      	ldr	r3, [r3, #0]
 801a268:	f003 0301 	and.w	r3, r3, #1
 801a26c:	2b00      	cmp	r3, #0
 801a26e:	d014      	beq.n	801a29a <cifXStartBootloader_hboot+0x10e>
    {
      uint32_t ulLayout = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDpm->aulDpmHsRegs[NETX50_DPM_BLLAYOUT_OFFSET]));
 801a270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a272:	f503 53fe 	add.w	r3, r3, #8128	@ 0x1fc0
 801a276:	3318      	adds	r3, #24
 801a278:	4619      	mov	r1, r3
 801a27a:	68f8      	ldr	r0, [r7, #12]
 801a27c:	f7fb f8d8 	bl	8015430 <HwIfRead32>
 801a280:	63f8      	str	r0, [r7, #60]	@ 0x3c
      ulLayout = (ulLayout & MSK_NETX50_DPM_BLLAYOUT) >> SRT_NETX50_DPM_BLLAYOUT;
 801a282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a284:	0a1b      	lsrs	r3, r3, #8
 801a286:	b2db      	uxtb	r3, r3
 801a288:	63fb      	str	r3, [r7, #60]	@ 0x3c

      USER_Trace(ptDevInstance,
 801a28a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a28c:	4a5b      	ldr	r2, [pc, #364]	@ (801a3fc <cifXStartBootloader_hboot+0x270>)
 801a28e:	2101      	movs	r1, #1
 801a290:	68f8      	ldr	r0, [r7, #12]
 801a292:	f000 fa88 	bl	801a7a6 <USER_Trace>
 801a296:	e000      	b.n	801a29a <cifXStartBootloader_hboot+0x10e>
  {
 801a298:	bf00      	nop
                 "Found netX50 ROMloader, DPM layout type 0x%08X",
                 ulLayout);
    }
  }

  ulCopyLen = tHBoot.tToNetXMailbox.ulSize;
 801a29a:	69fb      	ldr	r3, [r7, #28]
 801a29c:	64bb      	str	r3, [r7, #72]	@ 0x48

  if(ulFileDataLen < sizeof(NETX_BOOTBLOCK_T))
 801a29e:	687b      	ldr	r3, [r7, #4]
 801a2a0:	2b3f      	cmp	r3, #63	@ 0x3f
 801a2a2:	d807      	bhi.n	801a2b4 <cifXStartBootloader_hboot+0x128>
  {
    USER_Trace(ptDevInstance,
 801a2a4:	687b      	ldr	r3, [r7, #4]
 801a2a6:	4a56      	ldr	r2, [pc, #344]	@ (801a400 <cifXStartBootloader_hboot+0x274>)
 801a2a8:	2108      	movs	r1, #8
 801a2aa:	68f8      	ldr	r0, [r7, #12]
 801a2ac:	f000 fa7b 	bl	801a7a6 <USER_Trace>
               TRACE_LEVEL_ERROR,
               "Invalid Bootloader file. File must be larger than 64 Bytes. (Detected Size:%u)",
                ulFileDataLen);
    lRet = CIFX_FILE_TYPE_INVALID;
 801a2b0:	4b54      	ldr	r3, [pc, #336]	@ (801a404 <cifXStartBootloader_hboot+0x278>)
 801a2b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  if(CIFX_NO_ERROR == lRet)
 801a2b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a2b6:	2b00      	cmp	r3, #0
 801a2b8:	f040 8097 	bne.w	801a3ea <cifXStartBootloader_hboot+0x25e>
  {
    uint8_t bResult             = 0;
 801a2bc:	2300      	movs	r3, #0
 801a2be:	74fb      	strb	r3, [r7, #19]
    int     fLastPacketReceived = 0;
 801a2c0:	2300      	movs	r3, #0
 801a2c2:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Send Bootblock to device */
    if(CIFX_NO_ERROR != (lRet = hboot_transfer_packet(ptDevInstance,
 801a2c4:	f107 0114 	add.w	r1, r7, #20
 801a2c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a2cc:	9301      	str	r3, [sp, #4]
 801a2ce:	f107 0313 	add.w	r3, r7, #19
 801a2d2:	9300      	str	r3, [sp, #0]
 801a2d4:	2340      	movs	r3, #64	@ 0x40
 801a2d6:	68ba      	ldr	r2, [r7, #8]
 801a2d8:	68f8      	ldr	r0, [r7, #12]
 801a2da:	f7ff ff35 	bl	801a148 <hboot_transfer_packet>
 801a2de:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801a2e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	d006      	beq.n	801a2f4 <cifXStartBootloader_hboot+0x168>
                                                      pbFileData,
                                                      sizeof(NETX_BOOTBLOCK_T),
                                                      &bResult,
                                                      CIFX_TO_SEND_PACKET)))
    {
      USER_Trace(ptDevInstance,
 801a2e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a2e8:	4a47      	ldr	r2, [pc, #284]	@ (801a408 <cifXStartBootloader_hboot+0x27c>)
 801a2ea:	2108      	movs	r1, #8
 801a2ec:	68f8      	ldr	r0, [r7, #12]
 801a2ee:	f000 fa5a 	bl	801a7a6 <USER_Trace>
 801a2f2:	e043      	b.n	801a37c <cifXStartBootloader_hboot+0x1f0>
                TRACE_LEVEL_ERROR,
                "Error transfering bootheader to netX50 Bootloader (lRet = 0x%08X)",
                 lRet);

    } else if(0 != bResult)
 801a2f4:	7cfb      	ldrb	r3, [r7, #19]
 801a2f6:	2b00      	cmp	r3, #0
 801a2f8:	d008      	beq.n	801a30c <cifXStartBootloader_hboot+0x180>
    {
      USER_Trace(ptDevInstance,
 801a2fa:	7cfb      	ldrb	r3, [r7, #19]
 801a2fc:	4a43      	ldr	r2, [pc, #268]	@ (801a40c <cifXStartBootloader_hboot+0x280>)
 801a2fe:	2108      	movs	r1, #8
 801a300:	68f8      	ldr	r0, [r7, #12]
 801a302:	f000 fa50 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_ERROR,
                "netX50 ROMloader rejected bootblock (bResult = %u)",
                 bResult);
      lRet = CIFX_DRV_DOWNLOAD_FAILED;
 801a306:	4b42      	ldr	r3, [pc, #264]	@ (801a410 <cifXStartBootloader_hboot+0x284>)
 801a308:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a30a:	e037      	b.n	801a37c <cifXStartBootloader_hboot+0x1f0>

    } else
    {
      /* Everything ok. start with rest of file */
      pbFileData    += (uint32_t)sizeof(NETX_BOOTBLOCK_T);
 801a30c:	68bb      	ldr	r3, [r7, #8]
 801a30e:	3340      	adds	r3, #64	@ 0x40
 801a310:	60bb      	str	r3, [r7, #8]
      ulFileDataLen -= (uint32_t)sizeof(NETX_BOOTBLOCK_T);
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	3b40      	subs	r3, #64	@ 0x40
 801a316:	607b      	str	r3, [r7, #4]
    }

    /* Download whole file and abort if something went wrong during download */
    while( (ulFileDataLen > 0) &&
 801a318:	e030      	b.n	801a37c <cifXStartBootloader_hboot+0x1f0>
           (lRet == CIFX_NO_ERROR) )
    {
      /* Last fragment may be shorter */
      if(ulFileDataLen < ulCopyLen)
 801a31a:	687a      	ldr	r2, [r7, #4]
 801a31c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a31e:	429a      	cmp	r2, r3
 801a320:	d201      	bcs.n	801a326 <cifXStartBootloader_hboot+0x19a>
        ulCopyLen = ulFileDataLen;
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	64bb      	str	r3, [r7, #72]	@ 0x48

      /* Place message in mailbox and wait until message has been processed */
      lRet = hboot_send_packet(ptDevInstance, &tHBoot, pbFileData, ulCopyLen, CIFX_TO_SEND_PACKET);
 801a326:	f107 0114 	add.w	r1, r7, #20
 801a32a:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a32e:	9300      	str	r3, [sp, #0]
 801a330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a332:	68ba      	ldr	r2, [r7, #8]
 801a334:	68f8      	ldr	r0, [r7, #12]
 801a336:	f7ff fe33 	bl	8019fa0 <hboot_send_packet>
 801a33a:	64f8      	str	r0, [r7, #76]	@ 0x4c

      if(CIFX_NO_ERROR != lRet)
 801a33c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a33e:	2b00      	cmp	r3, #0
 801a340:	d006      	beq.n	801a350 <cifXStartBootloader_hboot+0x1c4>
      {
        USER_Trace(ptDevInstance,
 801a342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a344:	4a33      	ldr	r2, [pc, #204]	@ (801a414 <cifXStartBootloader_hboot+0x288>)
 801a346:	2108      	movs	r1, #8
 801a348:	68f8      	ldr	r0, [r7, #12]
 801a34a:	f000 fa2c 	bl	801a7a6 <USER_Trace>
 801a34e:	e00d      	b.n	801a36c <cifXStartBootloader_hboot+0x1e0>
                  TRACE_LEVEL_ERROR,
                  "Error transferring data packet from/to netX50 Bootloader (lRet = 0x%08X)",
                   lRet);

      } else if(CIFX_NO_ERROR == (hboot_get_packet(ptDevInstance, &tHBoot, &bResult, 0)))
 801a350:	f107 0213 	add.w	r2, r7, #19
 801a354:	f107 0114 	add.w	r1, r7, #20
 801a358:	2300      	movs	r3, #0
 801a35a:	68f8      	ldr	r0, [r7, #12]
 801a35c:	f7ff fe8c 	bl	801a078 <hboot_get_packet>
 801a360:	4603      	mov	r3, r0
 801a362:	2b00      	cmp	r3, #0
 801a364:	d102      	bne.n	801a36c <cifXStartBootloader_hboot+0x1e0>
      {
        /* Download is finished or has been aborted. Check will be done below */
        fLastPacketReceived = 1;
 801a366:	2301      	movs	r3, #1
 801a368:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 801a36a:	e00d      	b.n	801a388 <cifXStartBootloader_hboot+0x1fc>
      }

      pbFileData    += ulCopyLen;
 801a36c:	68ba      	ldr	r2, [r7, #8]
 801a36e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a370:	4413      	add	r3, r2
 801a372:	60bb      	str	r3, [r7, #8]
      ulFileDataLen -= ulCopyLen;
 801a374:	687a      	ldr	r2, [r7, #4]
 801a376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a378:	1ad3      	subs	r3, r2, r3
 801a37a:	607b      	str	r3, [r7, #4]
    while( (ulFileDataLen > 0) &&
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	d002      	beq.n	801a388 <cifXStartBootloader_hboot+0x1fc>
 801a382:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a384:	2b00      	cmp	r3, #0
 801a386:	d0c8      	beq.n	801a31a <cifXStartBootloader_hboot+0x18e>
    }

    if(CIFX_NO_ERROR == lRet)
 801a388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a38a:	2b00      	cmp	r3, #0
 801a38c:	d12d      	bne.n	801a3ea <cifXStartBootloader_hboot+0x25e>
    {
      if(!fLastPacketReceived &&
 801a38e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a390:	2b00      	cmp	r3, #0
 801a392:	d119      	bne.n	801a3c8 <cifXStartBootloader_hboot+0x23c>
         (CIFX_NO_ERROR != (lRet = hboot_get_packet(ptDevInstance, &tHBoot, &bResult, CIFX_TO_SEND_PACKET))) )
 801a394:	f107 0213 	add.w	r2, r7, #19
 801a398:	f107 0114 	add.w	r1, r7, #20
 801a39c:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a3a0:	68f8      	ldr	r0, [r7, #12]
 801a3a2:	f7ff fe69 	bl	801a078 <hboot_get_packet>
 801a3a6:	64f8      	str	r0, [r7, #76]	@ 0x4c
      if(!fLastPacketReceived &&
 801a3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a3aa:	2b00      	cmp	r3, #0
 801a3ac:	d00c      	beq.n	801a3c8 <cifXStartBootloader_hboot+0x23c>
      {
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801a3ae:	4b11      	ldr	r3, [pc, #68]	@ (801a3f4 <cifXStartBootloader_hboot+0x268>)
 801a3b0:	681b      	ldr	r3, [r3, #0]
 801a3b2:	f003 0308 	and.w	r3, r3, #8
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	d017      	beq.n	801a3ea <cifXStartBootloader_hboot+0x25e>
        {
          USER_Trace(ptDevInstance,
 801a3ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a3bc:	4a16      	ldr	r2, [pc, #88]	@ (801a418 <cifXStartBootloader_hboot+0x28c>)
 801a3be:	2108      	movs	r1, #8
 801a3c0:	68f8      	ldr	r0, [r7, #12]
 801a3c2:	f000 f9f0 	bl	801a7a6 <USER_Trace>
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801a3c6:	e010      	b.n	801a3ea <cifXStartBootloader_hboot+0x25e>
                    TRACE_LEVEL_ERROR,
                    "Error getting final packet from netX50 ROM Loader. lRet=0x%08X",
                    lRet);
        }

      } else if( 0 != bResult)
 801a3c8:	7cfb      	ldrb	r3, [r7, #19]
 801a3ca:	2b00      	cmp	r3, #0
 801a3cc:	d00d      	beq.n	801a3ea <cifXStartBootloader_hboot+0x25e>
      {
        if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801a3ce:	4b09      	ldr	r3, [pc, #36]	@ (801a3f4 <cifXStartBootloader_hboot+0x268>)
 801a3d0:	681b      	ldr	r3, [r3, #0]
 801a3d2:	f003 0308 	and.w	r3, r3, #8
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	d005      	beq.n	801a3e6 <cifXStartBootloader_hboot+0x25a>
        {
          USER_Trace(ptDevInstance,
 801a3da:	7cfb      	ldrb	r3, [r7, #19]
 801a3dc:	4a0f      	ldr	r2, [pc, #60]	@ (801a41c <cifXStartBootloader_hboot+0x290>)
 801a3de:	2108      	movs	r1, #8
 801a3e0:	68f8      	ldr	r0, [r7, #12]
 801a3e2:	f000 f9e0 	bl	801a7a6 <USER_Trace>
                    TRACE_LEVEL_ERROR,
                    "netX50 ROM Loader download error. bResult=%u",
                    bResult);
        }
        lRet = CIFX_DRV_DOWNLOAD_FAILED;
 801a3e6:	4b0a      	ldr	r3, [pc, #40]	@ (801a410 <cifXStartBootloader_hboot+0x284>)
 801a3e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

      }
    }
  }

  return lRet;
 801a3ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 801a3ec:	4618      	mov	r0, r3
 801a3ee:	3750      	adds	r7, #80	@ 0x50
 801a3f0:	46bd      	mov	sp, r7
 801a3f2:	bd80      	pop	{r7, pc}
 801a3f4:	20000080 	.word	0x20000080
 801a3f8:	08022d58 	.word	0x08022d58
 801a3fc:	08022d70 	.word	0x08022d70
 801a400:	08022da0 	.word	0x08022da0
 801a404:	800a000f 	.word	0x800a000f
 801a408:	08022df0 	.word	0x08022df0
 801a40c:	08022e34 	.word	0x08022e34
 801a410:	800b0005 	.word	0x800b0005
 801a414:	08022e68 	.word	0x08022e68
 801a418:	08022eb4 	.word	0x08022eb4
 801a41c:	08022ef4 	.word	0x08022ef4

0801a420 <cifXStartBootloader_netX100>:
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int32_t cifXStartBootloader_netX100( PDEVICEINSTANCE ptDevInstance,
                                     uint8_t*        pbFileData,
                                     uint32_t        ulFileDataLen)
{
 801a420:	b590      	push	{r4, r7, lr}
 801a422:	b08b      	sub	sp, #44	@ 0x2c
 801a424:	af02      	add	r7, sp, #8
 801a426:	60f8      	str	r0, [r7, #12]
 801a428:	60b9      	str	r1, [r7, #8]
 801a42a:	607a      	str	r2, [r7, #4]
  int32_t  lRet  = CIFX_DRV_INIT_STATE_ERROR;
 801a42c:	4b39      	ldr	r3, [pc, #228]	@ (801a514 <cifXStartBootloader_netX100+0xf4>)
 801a42e:	61fb      	str	r3, [r7, #28]
  uint8_t* pbTmp = (uint8_t*)OS_Memalloc(ulFileDataLen);
 801a430:	6878      	ldr	r0, [r7, #4]
 801a432:	f7f5 fc62 	bl	800fcfa <OS_Memalloc>
 801a436:	6178      	str	r0, [r7, #20]

  if(NULL == pbTmp)
 801a438:	697b      	ldr	r3, [r7, #20]
 801a43a:	2b00      	cmp	r3, #0
 801a43c:	d10d      	bne.n	801a45a <cifXStartBootloader_netX100+0x3a>
  {
    if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801a43e:	4b36      	ldr	r3, [pc, #216]	@ (801a518 <cifXStartBootloader_netX100+0xf8>)
 801a440:	681b      	ldr	r3, [r3, #0]
 801a442:	f003 0308 	and.w	r3, r3, #8
 801a446:	2b00      	cmp	r3, #0
 801a448:	d004      	beq.n	801a454 <cifXStartBootloader_netX100+0x34>
    {
      USER_Trace(ptDevInstance,
 801a44a:	4a34      	ldr	r2, [pc, #208]	@ (801a51c <cifXStartBootloader_netX100+0xfc>)
 801a44c:	2108      	movs	r1, #8
 801a44e:	68f8      	ldr	r0, [r7, #12]
 801a450:	f000 f9a9 	bl	801a7a6 <USER_Trace>
                TRACE_LEVEL_ERROR,
                "Error allocating memory for bootloader verification!");
    }
    lRet = CIFX_FILE_LOAD_INSUFF_MEM;
 801a454:	4b32      	ldr	r3, [pc, #200]	@ (801a520 <cifXStartBootloader_netX100+0x100>)
 801a456:	61fb      	str	r3, [r7, #28]
 801a458:	e057      	b.n	801a50a <cifXStartBootloader_netX100+0xea>
  } else
  {
    /* Startup 2nd stage Loader */
    HWIF_WRITEN(ptDevInstance, ptDevInstance->pbDPM, pbFileData, ulFileDataLen);
 801a45a:	68fb      	ldr	r3, [r7, #12]
 801a45c:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801a460:	68fb      	ldr	r3, [r7, #12]
 801a462:	6a1a      	ldr	r2, [r3, #32]
 801a464:	687b      	ldr	r3, [r7, #4]
 801a466:	9300      	str	r3, [sp, #0]
 801a468:	68bb      	ldr	r3, [r7, #8]
 801a46a:	68f9      	ldr	r1, [r7, #12]
 801a46c:	2000      	movs	r0, #0
 801a46e:	47a0      	blx	r4

    HWIF_READN(ptDevInstance, pbTmp, ptDevInstance->pbDPM, ulFileDataLen);
 801a470:	68fb      	ldr	r3, [r7, #12]
 801a472:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 801a476:	68fb      	ldr	r3, [r7, #12]
 801a478:	6a1a      	ldr	r2, [r3, #32]
 801a47a:	687b      	ldr	r3, [r7, #4]
 801a47c:	9300      	str	r3, [sp, #0]
 801a47e:	697b      	ldr	r3, [r7, #20]
 801a480:	68f9      	ldr	r1, [r7, #12]
 801a482:	2000      	movs	r0, #0
 801a484:	47a0      	blx	r4

    if(OS_Memcmp(pbTmp, pbFileData, ulFileDataLen) != 0)
 801a486:	687a      	ldr	r2, [r7, #4]
 801a488:	68b9      	ldr	r1, [r7, #8]
 801a48a:	6978      	ldr	r0, [r7, #20]
 801a48c:	f7f5 fc7a 	bl	800fd84 <OS_Memcmp>
 801a490:	4603      	mov	r3, r0
 801a492:	2b00      	cmp	r3, #0
 801a494:	d00d      	beq.n	801a4b2 <cifXStartBootloader_netX100+0x92>
    {
      lRet = CIFX_DRV_DOWNLOAD_FAILED;
 801a496:	4b23      	ldr	r3, [pc, #140]	@ (801a524 <cifXStartBootloader_netX100+0x104>)
 801a498:	61fb      	str	r3, [r7, #28]

      if(g_ulTraceLevel & TRACE_LEVEL_ERROR)
 801a49a:	4b1f      	ldr	r3, [pc, #124]	@ (801a518 <cifXStartBootloader_netX100+0xf8>)
 801a49c:	681b      	ldr	r3, [r3, #0]
 801a49e:	f003 0308 	and.w	r3, r3, #8
 801a4a2:	2b00      	cmp	r3, #0
 801a4a4:	d02e      	beq.n	801a504 <cifXStartBootloader_netX100+0xe4>
      {
        USER_Trace(ptDevInstance,
 801a4a6:	4a20      	ldr	r2, [pc, #128]	@ (801a528 <cifXStartBootloader_netX100+0x108>)
 801a4a8:	2108      	movs	r1, #8
 801a4aa:	68f8      	ldr	r0, [r7, #12]
 801a4ac:	f000 f97b 	bl	801a7a6 <USER_Trace>
 801a4b0:	e028      	b.n	801a504 <cifXStartBootloader_netX100+0xe4>

    } else
    {
      /* Toggle Start bit to let the second stage loader get started by netX ROMloader
        Set bit 7 (Host) equal to Bit 3 (netX) */
      uint32_t ulState = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulSystemState));
 801a4b2:	68fb      	ldr	r3, [r7, #12]
 801a4b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a4b6:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 801a4ba:	4619      	mov	r1, r3
 801a4bc:	68f8      	ldr	r0, [r7, #12]
 801a4be:	f7fa ffb7 	bl	8015430 <HwIfRead32>
 801a4c2:	61b8      	str	r0, [r7, #24]

      if( ulState & MSK_SYSSTA_BOOT_ACTIVE)
 801a4c4:	69bb      	ldr	r3, [r7, #24]
 801a4c6:	f003 0308 	and.w	r3, r3, #8
 801a4ca:	2b00      	cmp	r3, #0
 801a4cc:	d004      	beq.n	801a4d8 <cifXStartBootloader_netX100+0xb8>
        /* Bit 3 is set, set Bit 7 */
        ulState |= (uint32_t)MSK_SYSSTA_BOOT_START;
 801a4ce:	69bb      	ldr	r3, [r7, #24]
 801a4d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a4d4:	61bb      	str	r3, [r7, #24]
 801a4d6:	e003      	b.n	801a4e0 <cifXStartBootloader_netX100+0xc0>
      else
        /* Bit 3 is 0, clear Bit 7 */
        ulState &= (uint32_t)~MSK_SYSSTA_BOOT_START;
 801a4d8:	69bb      	ldr	r3, [r7, #24]
 801a4da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801a4de:	61bb      	str	r3, [r7, #24]

      HWIF_WRITE32(ptDevInstance, ptDevInstance->ptGlobalRegisters->ulSystemState, HOST_TO_LE32(ulState));
 801a4e0:	69bb      	ldr	r3, [r7, #24]
 801a4e2:	613b      	str	r3, [r7, #16]
 801a4e4:	68fb      	ldr	r3, [r7, #12]
 801a4e6:	f8d3 42c8 	ldr.w	r4, [r3, #712]	@ 0x2c8
 801a4ea:	68fb      	ldr	r3, [r7, #12]
 801a4ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a4ee:	f503 72ec 	add.w	r2, r3, #472	@ 0x1d8
 801a4f2:	f107 0310 	add.w	r3, r7, #16
 801a4f6:	2104      	movs	r1, #4
 801a4f8:	9100      	str	r1, [sp, #0]
 801a4fa:	68f9      	ldr	r1, [r7, #12]
 801a4fc:	2001      	movs	r0, #1
 801a4fe:	47a0      	blx	r4

      /* We are done with starting the netX */
      lRet = CIFX_NO_ERROR;
 801a500:	2300      	movs	r3, #0
 801a502:	61fb      	str	r3, [r7, #28]
    }

    OS_Memfree(pbTmp);
 801a504:	6978      	ldr	r0, [r7, #20]
 801a506:	f7f5 fc04 	bl	800fd12 <OS_Memfree>
  }

  return lRet;
 801a50a:	69fb      	ldr	r3, [r7, #28]
 801a50c:	4618      	mov	r0, r3
 801a50e:	3724      	adds	r7, #36	@ 0x24
 801a510:	46bd      	mov	sp, r7
 801a512:	bd90      	pop	{r4, r7, pc}
 801a514:	800b0002 	.word	0x800b0002
 801a518:	20000080 	.word	0x20000080
 801a51c:	08022f24 	.word	0x08022f24
 801a520:	800a000c 	.word	0x800a000c
 801a524:	800b0005 	.word	0x800b0005
 801a528:	08022f5c 	.word	0x08022f5c

0801a52c <IsNetX4x00FLASH>:
*
*   \param ptDevInstance        Current device instance
*   \return !=0 if netX4x00 has been detected                                */
/*****************************************************************************/
int IsNetX4x00FLASH(PDEVICEINSTANCE ptDevInstance)
{
 801a52c:	b580      	push	{r7, lr}
 801a52e:	b084      	sub	sp, #16
 801a530:	af00      	add	r7, sp, #0
 801a532:	6078      	str	r0, [r7, #4]
  int iRet = 0;
 801a534:	2300      	movs	r3, #0
 801a536:	60fb      	str	r3, [r7, #12]
  uint32_t ulDpmNetxVersion = 0;
 801a538:	2300      	movs	r3, #0
 801a53a:	60bb      	str	r3, [r7, #8]

  /* Use the netX global register block to detect the netX chip */
  /* Note: the pointer to the global register block is set in cifXStartDevice() */

  /* ulDpm_netx_version in register block (end of DPM memory) */
  ulDpmNetxVersion = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDevInstance->ptGlobalRegisters->reserved6));
 801a53c:	687b      	ldr	r3, [r7, #4]
 801a53e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a540:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 801a544:	4619      	mov	r1, r3
 801a546:	6878      	ldr	r0, [r7, #4]
 801a548:	f7fa ff72 	bl	8015430 <HwIfRead32>
 801a54c:	60b8      	str	r0, [r7, #8]

  /* Check for known version/cookie */
  if( HBOOT_DPM_NETX4000_COOKIE == ulDpmNetxVersion)
 801a54e:	68bb      	ldr	r3, [r7, #8]
 801a550:	4a0c      	ldr	r2, [pc, #48]	@ (801a584 <IsNetX4x00FLASH+0x58>)
 801a552:	4293      	cmp	r3, r2
 801a554:	d106      	bne.n	801a564 <IsNetX4x00FLASH+0x38>
  {
    /* This is a netX4000 */
    ptDevInstance->eChipType = eCHIP_TYPE_NETX4000;
 801a556:	687b      	ldr	r3, [r7, #4]
 801a558:	2207      	movs	r2, #7
 801a55a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    iRet = 1;
 801a55e:	2301      	movs	r3, #1
 801a560:	60fb      	str	r3, [r7, #12]
 801a562:	e009      	b.n	801a578 <IsNetX4x00FLASH+0x4c>
  } else if( HBOOT_DPM_NETX4100_COOKIE == ulDpmNetxVersion)
 801a564:	68bb      	ldr	r3, [r7, #8]
 801a566:	4a08      	ldr	r2, [pc, #32]	@ (801a588 <IsNetX4x00FLASH+0x5c>)
 801a568:	4293      	cmp	r3, r2
 801a56a:	d105      	bne.n	801a578 <IsNetX4x00FLASH+0x4c>
  {
    /* This is a netX4100 */
    ptDevInstance->eChipType = eCHIP_TYPE_NETX4100;
 801a56c:	687b      	ldr	r3, [r7, #4]
 801a56e:	2208      	movs	r2, #8
 801a570:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    iRet = 1;
 801a574:	2301      	movs	r3, #1
 801a576:	60fb      	str	r3, [r7, #12]
  }

  return iRet;
 801a578:	68fb      	ldr	r3, [r7, #12]
}
 801a57a:	4618      	mov	r0, r3
 801a57c:	3710      	adds	r7, #16
 801a57e:	46bd      	mov	sp, r7
 801a580:	bd80      	pop	{r7, pc}
 801a582:	bf00      	nop
 801a584:	84524c0b 	.word	0x84524c0b
 801a588:	93615b0b 	.word	0x93615b0b

0801a58c <IsNetX4x00ROM>:
*
*   \param ptDevInstance        Current device instance
*   \return !=0 if netX4x00 has been detected                                */
/*****************************************************************************/
int IsNetX4x00ROM(PDEVICEINSTANCE ptDevInstance)
{
 801a58c:	b580      	push	{r7, lr}
 801a58e:	b086      	sub	sp, #24
 801a590:	af00      	add	r7, sp, #0
 801a592:	6078      	str	r0, [r7, #4]
  int iRet = 0;
 801a594:	2300      	movs	r3, #0
 801a596:	617b      	str	r3, [r7, #20]
  uint32_t ulDpmNetxVersion = 0;
 801a598:	2300      	movs	r3, #0
 801a59a:	613b      	str	r3, [r7, #16]

  /* Use the netX global register block to detect the netX chip */
  HBOOT_V2_DPM_CFG_AREA_T* ptDpmCfg = (HBOOT_V2_DPM_CFG_AREA_T*)ptDevInstance->pbDPM;
 801a59c:	687b      	ldr	r3, [r7, #4]
 801a59e:	6a1b      	ldr	r3, [r3, #32]
 801a5a0:	60fb      	str	r3, [r7, #12]
  ulDpmNetxVersion = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDpmCfg->ulDpm_netx_version));
 801a5a2:	68fb      	ldr	r3, [r7, #12]
 801a5a4:	33fc      	adds	r3, #252	@ 0xfc
 801a5a6:	4619      	mov	r1, r3
 801a5a8:	6878      	ldr	r0, [r7, #4]
 801a5aa:	f7fa ff41 	bl	8015430 <HwIfRead32>
 801a5ae:	6138      	str	r0, [r7, #16]

  if( HBOOT_DPM_NETX4000_COOKIE == ulDpmNetxVersion )
 801a5b0:	693b      	ldr	r3, [r7, #16]
 801a5b2:	4a0c      	ldr	r2, [pc, #48]	@ (801a5e4 <IsNetX4x00ROM+0x58>)
 801a5b4:	4293      	cmp	r3, r2
 801a5b6:	d106      	bne.n	801a5c6 <IsNetX4x00ROM+0x3a>
  {
    /* This is a netX4000 */
    ptDevInstance->eChipType = eCHIP_TYPE_NETX4000;
 801a5b8:	687b      	ldr	r3, [r7, #4]
 801a5ba:	2207      	movs	r2, #7
 801a5bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    iRet = 1;
 801a5c0:	2301      	movs	r3, #1
 801a5c2:	617b      	str	r3, [r7, #20]
 801a5c4:	e009      	b.n	801a5da <IsNetX4x00ROM+0x4e>
  } else if( HBOOT_DPM_NETX4100_COOKIE == ulDpmNetxVersion )
 801a5c6:	693b      	ldr	r3, [r7, #16]
 801a5c8:	4a07      	ldr	r2, [pc, #28]	@ (801a5e8 <IsNetX4x00ROM+0x5c>)
 801a5ca:	4293      	cmp	r3, r2
 801a5cc:	d105      	bne.n	801a5da <IsNetX4x00ROM+0x4e>
  {
    /* This is a netX4100 */
    ptDevInstance->eChipType = eCHIP_TYPE_NETX4100;
 801a5ce:	687b      	ldr	r3, [r7, #4]
 801a5d0:	2208      	movs	r2, #8
 801a5d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    iRet = 1;
 801a5d6:	2301      	movs	r3, #1
 801a5d8:	617b      	str	r3, [r7, #20]
  }
  return iRet;
 801a5da:	697b      	ldr	r3, [r7, #20]
}
 801a5dc:	4618      	mov	r0, r3
 801a5de:	3718      	adds	r7, #24
 801a5e0:	46bd      	mov	sp, r7
 801a5e2:	bd80      	pop	{r7, pc}
 801a5e4:	84524c0b 	.word	0x84524c0b
 801a5e8:	93615b0b 	.word	0x93615b0b

0801a5ec <IsNetX90FLASH>:
*
*   \param ptDevInstance        Current device instance
*   \return !=0 if netX90 has been detected                                  */
/*****************************************************************************/
int IsNetX90FLASH(PDEVICEINSTANCE ptDevInstance)
{
 801a5ec:	b580      	push	{r7, lr}
 801a5ee:	b086      	sub	sp, #24
 801a5f0:	af00      	add	r7, sp, #0
 801a5f2:	6078      	str	r0, [r7, #4]
  int iRet = 0;
 801a5f4:	2300      	movs	r3, #0
 801a5f6:	617b      	str	r3, [r7, #20]
  uint32_t ulDpmNetxVersion = 0;
 801a5f8:	2300      	movs	r3, #0
 801a5fa:	613b      	str	r3, [r7, #16]

  /* Mask out netX90 specific differentiation */
  uint32_t ulMsk = ~((uint32_t)MSK_HBOOT_DPM_NETX90_TYPE | MSK_HBOOT_DPM_NETX90_ROMSTEP);
 801a5fc:	4b0d      	ldr	r3, [pc, #52]	@ (801a634 <IsNetX90FLASH+0x48>)
 801a5fe:	60fb      	str	r3, [r7, #12]

  /* Use the netX global register block to detect the netX chip */
  /* Note: the pointer to the global register block is set in cifXStartDevice() */

  /* ulDpm_netx_version in register block (end of DPM memory) */
  ulDpmNetxVersion = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDevInstance->ptGlobalRegisters->reserved6));
 801a600:	687b      	ldr	r3, [r7, #4]
 801a602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a604:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 801a608:	4619      	mov	r1, r3
 801a60a:	6878      	ldr	r0, [r7, #4]
 801a60c:	f7fa ff10 	bl	8015430 <HwIfRead32>
 801a610:	6138      	str	r0, [r7, #16]

  /* Check for known version/cookie */
  if( HBOOT_DPM_NETX90_COOKIE == (ulMsk & ulDpmNetxVersion))
 801a612:	68fa      	ldr	r2, [r7, #12]
 801a614:	693b      	ldr	r3, [r7, #16]
 801a616:	4013      	ands	r3, r2
 801a618:	4a07      	ldr	r2, [pc, #28]	@ (801a638 <IsNetX90FLASH+0x4c>)
 801a61a:	4293      	cmp	r3, r2
 801a61c:	d105      	bne.n	801a62a <IsNetX90FLASH+0x3e>
  {
    ptDevInstance->eChipType = eCHIP_TYPE_NETX90;
 801a61e:	687b      	ldr	r3, [r7, #4]
 801a620:	2209      	movs	r2, #9
 801a622:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    iRet = 1;
 801a626:	2301      	movs	r3, #1
 801a628:	617b      	str	r3, [r7, #20]
  }

  return iRet;
 801a62a:	697b      	ldr	r3, [r7, #20]
}
 801a62c:	4618      	mov	r0, r3
 801a62e:	3718      	adds	r7, #24
 801a630:	46bd      	mov	sp, r7
 801a632:	bd80      	pop	{r7, pc}
 801a634:	ff0000ff 	.word	0xff0000ff
 801a638:	0900000d 	.word	0x0900000d

0801a63c <IsNetX90ROM>:
*
*   \param ptDevInstance        Current device instance
*   \return !=0 if netX90 has been detected                                  */
/*****************************************************************************/
int IsNetX90ROM(PDEVICEINSTANCE ptDevInstance)
{
 801a63c:	b590      	push	{r4, r7, lr}
 801a63e:	b08b      	sub	sp, #44	@ 0x2c
 801a640:	af02      	add	r7, sp, #8
 801a642:	6078      	str	r0, [r7, #4]
  int iRet = 0;
 801a644:	2300      	movs	r3, #0
 801a646:	61fb      	str	r3, [r7, #28]
  uint32_t ulDpmNetxVersion = 0;
 801a648:	2300      	movs	r3, #0
 801a64a:	61bb      	str	r3, [r7, #24]

  /* Mask out netX90 specific differentiation */
  uint32_t ulMsk = ~((uint32_t)MSK_HBOOT_DPM_NETX90_TYPE | MSK_HBOOT_DPM_NETX90_ROMSTEP);
 801a64c:	4b18      	ldr	r3, [pc, #96]	@ (801a6b0 <IsNetX90ROM+0x74>)
 801a64e:	617b      	str	r3, [r7, #20]

  /* When checking at DPM start, also look for ROMcode cookie 'NXBL' at Offset 0x100 */
  uint32_t ulCookie = 0;
 801a650:	2300      	movs	r3, #0
 801a652:	60fb      	str	r3, [r7, #12]
  HBOOT_V2_DPM_CFG_AREA_T* ptDpmCfg = (HBOOT_V2_DPM_CFG_AREA_T*)ptDevInstance->pbDPM;
 801a654:	687b      	ldr	r3, [r7, #4]
 801a656:	6a1b      	ldr	r3, [r3, #32]
 801a658:	613b      	str	r3, [r7, #16]

  ulDpmNetxVersion = LE32_TO_HOST(HWIF_READ32(ptDevInstance, ptDpmCfg->ulDpm_netx_version));
 801a65a:	693b      	ldr	r3, [r7, #16]
 801a65c:	33fc      	adds	r3, #252	@ 0xfc
 801a65e:	4619      	mov	r1, r3
 801a660:	6878      	ldr	r0, [r7, #4]
 801a662:	f7fa fee5 	bl	8015430 <HwIfRead32>
 801a666:	61b8      	str	r0, [r7, #24]

  HWIF_READN(ptDevInstance, &ulCookie, (ptDevInstance->pbDPM + HBOOT_V2_DPM_ID_ADR), sizeof(ulCookie));
 801a668:	687b      	ldr	r3, [r7, #4]
 801a66a:	f8d3 42c4 	ldr.w	r4, [r3, #708]	@ 0x2c4
 801a66e:	687b      	ldr	r3, [r7, #4]
 801a670:	6a1b      	ldr	r3, [r3, #32]
 801a672:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 801a676:	f107 030c 	add.w	r3, r7, #12
 801a67a:	2104      	movs	r1, #4
 801a67c:	9100      	str	r1, [sp, #0]
 801a67e:	6879      	ldr	r1, [r7, #4]
 801a680:	2000      	movs	r0, #0
 801a682:	47a0      	blx	r4

  if((HBOOT_DPM_NETX90_COOKIE       == (ulMsk & ulDpmNetxVersion)) &&
 801a684:	697a      	ldr	r2, [r7, #20]
 801a686:	69bb      	ldr	r3, [r7, #24]
 801a688:	4013      	ands	r3, r2
 801a68a:	4a0a      	ldr	r2, [pc, #40]	@ (801a6b4 <IsNetX90ROM+0x78>)
 801a68c:	4293      	cmp	r3, r2
 801a68e:	d109      	bne.n	801a6a4 <IsNetX90ROM+0x68>
     (HOST_TO_LE32(HBOOT_V2_DPM_ID) == ulCookie) )
 801a690:	68fb      	ldr	r3, [r7, #12]
  if((HBOOT_DPM_NETX90_COOKIE       == (ulMsk & ulDpmNetxVersion)) &&
 801a692:	4a09      	ldr	r2, [pc, #36]	@ (801a6b8 <IsNetX90ROM+0x7c>)
 801a694:	4293      	cmp	r3, r2
 801a696:	d105      	bne.n	801a6a4 <IsNetX90ROM+0x68>
  {
    ptDevInstance->eChipType = eCHIP_TYPE_NETX90;
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	2209      	movs	r2, #9
 801a69c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    iRet = 1;
 801a6a0:	2301      	movs	r3, #1
 801a6a2:	61fb      	str	r3, [r7, #28]
  }

  return iRet;
 801a6a4:	69fb      	ldr	r3, [r7, #28]
 801a6a6:	4618      	mov	r0, r3
 801a6a8:	3724      	adds	r7, #36	@ 0x24
 801a6aa:	46bd      	mov	sp, r7
 801a6ac:	bd90      	pop	{r4, r7, pc}
 801a6ae:	bf00      	nop
 801a6b0:	ff0000ff 	.word	0xff0000ff
 801a6b4:	0900000d 	.word	0x0900000d
 801a6b8:	4c42584e 	.word	0x4c42584e

0801a6bc <USER_GetOSFile>:
*   \param ptFileInfo Short and full file name of the firmware. Used in
*                     calls to OS_OpenFile()
*   \return != 0 on success                                                   */
/*****************************************************************************/
int USER_GetOSFile(PCIFX_DEVICE_INFORMATION ptDevInfo, PCIFX_FILE_INFORMATION ptFileInfo)
{
 801a6bc:	b480      	push	{r7}
 801a6be:	b083      	sub	sp, #12
 801a6c0:	af00      	add	r7, sp, #0
 801a6c2:	6078      	str	r0, [r7, #4]
 801a6c4:	6039      	str	r1, [r7, #0]
	return 0;
 801a6c6:	2300      	movs	r3, #0
}
 801a6c8:	4618      	mov	r0, r3
 801a6ca:	370c      	adds	r7, #12
 801a6cc:	46bd      	mov	sp, r7
 801a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6d2:	4770      	bx	lr

0801a6d4 <USER_GetFirmwareFileCount>:
*   \return number for firmware files, to download. The returned value will
*           be used as maximum value for ulIdx in calls to
*           USER_GetFirmwareFile                                             */
/*****************************************************************************/
uint32_t USER_GetFirmwareFileCount(PCIFX_DEVICE_INFORMATION ptDevInfo)
{
 801a6d4:	b480      	push	{r7}
 801a6d6:	b083      	sub	sp, #12
 801a6d8:	af00      	add	r7, sp, #0
 801a6da:	6078      	str	r0, [r7, #4]
	return 0;
 801a6dc:	2300      	movs	r3, #0
}
 801a6de:	4618      	mov	r0, r3
 801a6e0:	370c      	adds	r7, #12
 801a6e2:	46bd      	mov	sp, r7
 801a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6e8:	4770      	bx	lr

0801a6ea <USER_GetFirmwareFile>:
*   \param ptFileInfo Short and full file name of the firmware. Used in
*                     calls to OS_OpenFile()
*   \return !=0 on success                                                   */
/*****************************************************************************/
int USER_GetFirmwareFile(PCIFX_DEVICE_INFORMATION ptDevInfo, uint32_t ulIdx, PCIFX_FILE_INFORMATION ptFileInfo)
{
 801a6ea:	b480      	push	{r7}
 801a6ec:	b085      	sub	sp, #20
 801a6ee:	af00      	add	r7, sp, #0
 801a6f0:	60f8      	str	r0, [r7, #12]
 801a6f2:	60b9      	str	r1, [r7, #8]
 801a6f4:	607a      	str	r2, [r7, #4]
	return 0;
 801a6f6:	2300      	movs	r3, #0
}
 801a6f8:	4618      	mov	r0, r3
 801a6fa:	3714      	adds	r7, #20
 801a6fc:	46bd      	mov	sp, r7
 801a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a702:	4770      	bx	lr

0801a704 <USER_GetConfigurationFileCount>:
*   \return number for configuration files, to download. The returned value
*           will be used as maximum value for ulIdx in calls to
*           USER_GetConfgirationFile                                         */
/*****************************************************************************/
uint32_t USER_GetConfigurationFileCount(PCIFX_DEVICE_INFORMATION ptDevInfo)
{
 801a704:	b480      	push	{r7}
 801a706:	b083      	sub	sp, #12
 801a708:	af00      	add	r7, sp, #0
 801a70a:	6078      	str	r0, [r7, #4]
	return 0;
 801a70c:	2300      	movs	r3, #0
}
 801a70e:	4618      	mov	r0, r3
 801a710:	370c      	adds	r7, #12
 801a712:	46bd      	mov	sp, r7
 801a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a718:	4770      	bx	lr

0801a71a <USER_GetConfigurationFile>:
*   \param ptFileInfo Short and full file name of the configuration. Used in
*                     calls to OS_OpenFile()
*   \return !=0 on success                                                   */
/*****************************************************************************/
int USER_GetConfigurationFile(PCIFX_DEVICE_INFORMATION ptDevInfo, uint32_t ulIdx, PCIFX_FILE_INFORMATION ptFileInfo)
{
 801a71a:	b480      	push	{r7}
 801a71c:	b085      	sub	sp, #20
 801a71e:	af00      	add	r7, sp, #0
 801a720:	60f8      	str	r0, [r7, #12]
 801a722:	60b9      	str	r1, [r7, #8]
 801a724:	607a      	str	r2, [r7, #4]
	return 0;
 801a726:	2300      	movs	r3, #0
}
 801a728:	4618      	mov	r0, r3
 801a72a:	3714      	adds	r7, #20
 801a72c:	46bd      	mov	sp, r7
 801a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a732:	4770      	bx	lr

0801a734 <USER_GetBootloaderFile>:
*   \param ptDevInstance  Pointer to the device instance
*   \param ptFileInfo Short and full file name of the bootloader. Used in
*                     calls to OS_OpenFile()                                 */
/*****************************************************************************/
void USER_GetBootloaderFile(PDEVICEINSTANCE ptDevInstance, PCIFX_FILE_INFORMATION ptFileInfo)
{
 801a734:	b480      	push	{r7}
 801a736:	b083      	sub	sp, #12
 801a738:	af00      	add	r7, sp, #0
 801a73a:	6078      	str	r0, [r7, #4]
 801a73c:	6039      	str	r1, [r7, #0]
	return;
 801a73e:	bf00      	nop
}
 801a740:	370c      	adds	r7, #12
 801a742:	46bd      	mov	sp, r7
 801a744:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a748:	4770      	bx	lr

0801a74a <USER_GetWarmstartParameters>:
*   \param ptDevInfo Device- and Serial number of the card
*   \param ptPacket  Buffer for the warmstart packet
*   \return CIFX_NO_ERROR on success                                         */
/*****************************************************************************/
int USER_GetWarmstartParameters(PCIFX_DEVICE_INFORMATION ptDevInfo, CIFX_PACKET* ptPacket)
{
 801a74a:	b480      	push	{r7}
 801a74c:	b083      	sub	sp, #12
 801a74e:	af00      	add	r7, sp, #0
 801a750:	6078      	str	r0, [r7, #4]
 801a752:	6039      	str	r1, [r7, #0]
	return 0;
 801a754:	2300      	movs	r3, #0
}
 801a756:	4618      	mov	r0, r3
 801a758:	370c      	adds	r7, #12
 801a75a:	46bd      	mov	sp, r7
 801a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a760:	4770      	bx	lr

0801a762 <USER_GetAliasName>:
*   \param ulMaxLen  Maximum length of alias
*   \param szAlias   Buffer to copy alias to. A string of length 0 means
*                    no alias                                                */
/*****************************************************************************/
void USER_GetAliasName(PCIFX_DEVICE_INFORMATION ptDevInfo, uint32_t ulMaxLen, char* szAlias)
{
 801a762:	b480      	push	{r7}
 801a764:	b085      	sub	sp, #20
 801a766:	af00      	add	r7, sp, #0
 801a768:	60f8      	str	r0, [r7, #12]
 801a76a:	60b9      	str	r1, [r7, #8]
 801a76c:	607a      	str	r2, [r7, #4]
	return 0;
 801a76e:	bf00      	nop
}
 801a770:	3714      	adds	r7, #20
 801a772:	46bd      	mov	sp, r7
 801a774:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a778:	4770      	bx	lr

0801a77a <USER_GetInterruptEnable>:
/*! Check if interrupts should be enabled for this device
*   \param ptDevInfo  Device Information
*   \return !=0 to enable interrupts                                         */
/*****************************************************************************/
int USER_GetInterruptEnable(PCIFX_DEVICE_INFORMATION ptDevInfo)
{
 801a77a:	b480      	push	{r7}
 801a77c:	b083      	sub	sp, #12
 801a77e:	af00      	add	r7, sp, #0
 801a780:	6078      	str	r0, [r7, #4]
	return 0;
 801a782:	2300      	movs	r3, #0
}
 801a784:	4618      	mov	r0, r3
 801a786:	370c      	adds	r7, #12
 801a788:	46bd      	mov	sp, r7
 801a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a78e:	4770      	bx	lr

0801a790 <USER_GetCachedIOBufferMode>:
/*! Get actual I/O buffer caching mode for the given device
*   \param ptDevInfo  Device Information
*   \return eCACHED_MODE_ON to enable caching                                */
/*****************************************************************************/
int USER_GetCachedIOBufferMode(PCIFX_DEVICE_INFORMATION ptDevInfo)
{
 801a790:	b480      	push	{r7}
 801a792:	b083      	sub	sp, #12
 801a794:	af00      	add	r7, sp, #0
 801a796:	6078      	str	r0, [r7, #4]
	return 0;
 801a798:	2300      	movs	r3, #0
}
 801a79a:	4618      	mov	r0, r3
 801a79c:	370c      	adds	r7, #12
 801a79e:	46bd      	mov	sp, r7
 801a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7a4:	4770      	bx	lr

0801a7a6 <USER_Trace>:
*   \param ptDevInstance  Device instance
*   \param ulTraceLevel   Trace level
*   \param szFormat       Format string                                      */
/*****************************************************************************/
void USER_Trace(PDEVICEINSTANCE ptDevInstance, uint32_t ulTraceLevel, const char* szFormat, ...)
{
 801a7a6:	b40c      	push	{r2, r3}
 801a7a8:	b480      	push	{r7}
 801a7aa:	b083      	sub	sp, #12
 801a7ac:	af00      	add	r7, sp, #0
 801a7ae:	6078      	str	r0, [r7, #4]
 801a7b0:	6039      	str	r1, [r7, #0]
  /* Add an new line on the end of the trace strings if necessary */
  /* e.g. printf("\r\n\"); */
}
 801a7b2:	bf00      	nop
 801a7b4:	370c      	adds	r7, #12
 801a7b6:	46bd      	mov	sp, r7
 801a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7bc:	b002      	add	sp, #8
 801a7be:	4770      	bx	lr

0801a7c0 <__assert_func>:
 801a7c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a7c2:	4614      	mov	r4, r2
 801a7c4:	461a      	mov	r2, r3
 801a7c6:	4b09      	ldr	r3, [pc, #36]	@ (801a7ec <__assert_func+0x2c>)
 801a7c8:	681b      	ldr	r3, [r3, #0]
 801a7ca:	4605      	mov	r5, r0
 801a7cc:	68d8      	ldr	r0, [r3, #12]
 801a7ce:	b954      	cbnz	r4, 801a7e6 <__assert_func+0x26>
 801a7d0:	4b07      	ldr	r3, [pc, #28]	@ (801a7f0 <__assert_func+0x30>)
 801a7d2:	461c      	mov	r4, r3
 801a7d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a7d8:	9100      	str	r1, [sp, #0]
 801a7da:	462b      	mov	r3, r5
 801a7dc:	4905      	ldr	r1, [pc, #20]	@ (801a7f4 <__assert_func+0x34>)
 801a7de:	f000 fe19 	bl	801b414 <fiprintf>
 801a7e2:	f001 f8b2 	bl	801b94a <abort>
 801a7e6:	4b04      	ldr	r3, [pc, #16]	@ (801a7f8 <__assert_func+0x38>)
 801a7e8:	e7f4      	b.n	801a7d4 <__assert_func+0x14>
 801a7ea:	bf00      	nop
 801a7ec:	20000090 	.word	0x20000090
 801a7f0:	0802391b 	.word	0x0802391b
 801a7f4:	080238ed 	.word	0x080238ed
 801a7f8:	080238e0 	.word	0x080238e0

0801a7fc <calloc>:
 801a7fc:	4b02      	ldr	r3, [pc, #8]	@ (801a808 <calloc+0xc>)
 801a7fe:	460a      	mov	r2, r1
 801a800:	4601      	mov	r1, r0
 801a802:	6818      	ldr	r0, [r3, #0]
 801a804:	f000 b802 	b.w	801a80c <_calloc_r>
 801a808:	20000090 	.word	0x20000090

0801a80c <_calloc_r>:
 801a80c:	b570      	push	{r4, r5, r6, lr}
 801a80e:	fba1 5402 	umull	r5, r4, r1, r2
 801a812:	b93c      	cbnz	r4, 801a824 <_calloc_r+0x18>
 801a814:	4629      	mov	r1, r5
 801a816:	f000 f83f 	bl	801a898 <_malloc_r>
 801a81a:	4606      	mov	r6, r0
 801a81c:	b928      	cbnz	r0, 801a82a <_calloc_r+0x1e>
 801a81e:	2600      	movs	r6, #0
 801a820:	4630      	mov	r0, r6
 801a822:	bd70      	pop	{r4, r5, r6, pc}
 801a824:	220c      	movs	r2, #12
 801a826:	6002      	str	r2, [r0, #0]
 801a828:	e7f9      	b.n	801a81e <_calloc_r+0x12>
 801a82a:	462a      	mov	r2, r5
 801a82c:	4621      	mov	r1, r4
 801a82e:	f000 ffbb 	bl	801b7a8 <memset>
 801a832:	e7f5      	b.n	801a820 <_calloc_r+0x14>

0801a834 <malloc>:
 801a834:	4b02      	ldr	r3, [pc, #8]	@ (801a840 <malloc+0xc>)
 801a836:	4601      	mov	r1, r0
 801a838:	6818      	ldr	r0, [r3, #0]
 801a83a:	f000 b82d 	b.w	801a898 <_malloc_r>
 801a83e:	bf00      	nop
 801a840:	20000090 	.word	0x20000090

0801a844 <free>:
 801a844:	4b02      	ldr	r3, [pc, #8]	@ (801a850 <free+0xc>)
 801a846:	4601      	mov	r1, r0
 801a848:	6818      	ldr	r0, [r3, #0]
 801a84a:	f001 bed1 	b.w	801c5f0 <_free_r>
 801a84e:	bf00      	nop
 801a850:	20000090 	.word	0x20000090

0801a854 <sbrk_aligned>:
 801a854:	b570      	push	{r4, r5, r6, lr}
 801a856:	4e0f      	ldr	r6, [pc, #60]	@ (801a894 <sbrk_aligned+0x40>)
 801a858:	460c      	mov	r4, r1
 801a85a:	6831      	ldr	r1, [r6, #0]
 801a85c:	4605      	mov	r5, r0
 801a85e:	b911      	cbnz	r1, 801a866 <sbrk_aligned+0x12>
 801a860:	f001 f816 	bl	801b890 <_sbrk_r>
 801a864:	6030      	str	r0, [r6, #0]
 801a866:	4621      	mov	r1, r4
 801a868:	4628      	mov	r0, r5
 801a86a:	f001 f811 	bl	801b890 <_sbrk_r>
 801a86e:	1c43      	adds	r3, r0, #1
 801a870:	d103      	bne.n	801a87a <sbrk_aligned+0x26>
 801a872:	f04f 34ff 	mov.w	r4, #4294967295
 801a876:	4620      	mov	r0, r4
 801a878:	bd70      	pop	{r4, r5, r6, pc}
 801a87a:	1cc4      	adds	r4, r0, #3
 801a87c:	f024 0403 	bic.w	r4, r4, #3
 801a880:	42a0      	cmp	r0, r4
 801a882:	d0f8      	beq.n	801a876 <sbrk_aligned+0x22>
 801a884:	1a21      	subs	r1, r4, r0
 801a886:	4628      	mov	r0, r5
 801a888:	f001 f802 	bl	801b890 <_sbrk_r>
 801a88c:	3001      	adds	r0, #1
 801a88e:	d1f2      	bne.n	801a876 <sbrk_aligned+0x22>
 801a890:	e7ef      	b.n	801a872 <sbrk_aligned+0x1e>
 801a892:	bf00      	nop
 801a894:	200072dc 	.word	0x200072dc

0801a898 <_malloc_r>:
 801a898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a89c:	1ccd      	adds	r5, r1, #3
 801a89e:	f025 0503 	bic.w	r5, r5, #3
 801a8a2:	3508      	adds	r5, #8
 801a8a4:	2d0c      	cmp	r5, #12
 801a8a6:	bf38      	it	cc
 801a8a8:	250c      	movcc	r5, #12
 801a8aa:	2d00      	cmp	r5, #0
 801a8ac:	4606      	mov	r6, r0
 801a8ae:	db01      	blt.n	801a8b4 <_malloc_r+0x1c>
 801a8b0:	42a9      	cmp	r1, r5
 801a8b2:	d904      	bls.n	801a8be <_malloc_r+0x26>
 801a8b4:	230c      	movs	r3, #12
 801a8b6:	6033      	str	r3, [r6, #0]
 801a8b8:	2000      	movs	r0, #0
 801a8ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a8be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a994 <_malloc_r+0xfc>
 801a8c2:	f000 f869 	bl	801a998 <__malloc_lock>
 801a8c6:	f8d8 3000 	ldr.w	r3, [r8]
 801a8ca:	461c      	mov	r4, r3
 801a8cc:	bb44      	cbnz	r4, 801a920 <_malloc_r+0x88>
 801a8ce:	4629      	mov	r1, r5
 801a8d0:	4630      	mov	r0, r6
 801a8d2:	f7ff ffbf 	bl	801a854 <sbrk_aligned>
 801a8d6:	1c43      	adds	r3, r0, #1
 801a8d8:	4604      	mov	r4, r0
 801a8da:	d158      	bne.n	801a98e <_malloc_r+0xf6>
 801a8dc:	f8d8 4000 	ldr.w	r4, [r8]
 801a8e0:	4627      	mov	r7, r4
 801a8e2:	2f00      	cmp	r7, #0
 801a8e4:	d143      	bne.n	801a96e <_malloc_r+0xd6>
 801a8e6:	2c00      	cmp	r4, #0
 801a8e8:	d04b      	beq.n	801a982 <_malloc_r+0xea>
 801a8ea:	6823      	ldr	r3, [r4, #0]
 801a8ec:	4639      	mov	r1, r7
 801a8ee:	4630      	mov	r0, r6
 801a8f0:	eb04 0903 	add.w	r9, r4, r3
 801a8f4:	f000 ffcc 	bl	801b890 <_sbrk_r>
 801a8f8:	4581      	cmp	r9, r0
 801a8fa:	d142      	bne.n	801a982 <_malloc_r+0xea>
 801a8fc:	6821      	ldr	r1, [r4, #0]
 801a8fe:	1a6d      	subs	r5, r5, r1
 801a900:	4629      	mov	r1, r5
 801a902:	4630      	mov	r0, r6
 801a904:	f7ff ffa6 	bl	801a854 <sbrk_aligned>
 801a908:	3001      	adds	r0, #1
 801a90a:	d03a      	beq.n	801a982 <_malloc_r+0xea>
 801a90c:	6823      	ldr	r3, [r4, #0]
 801a90e:	442b      	add	r3, r5
 801a910:	6023      	str	r3, [r4, #0]
 801a912:	f8d8 3000 	ldr.w	r3, [r8]
 801a916:	685a      	ldr	r2, [r3, #4]
 801a918:	bb62      	cbnz	r2, 801a974 <_malloc_r+0xdc>
 801a91a:	f8c8 7000 	str.w	r7, [r8]
 801a91e:	e00f      	b.n	801a940 <_malloc_r+0xa8>
 801a920:	6822      	ldr	r2, [r4, #0]
 801a922:	1b52      	subs	r2, r2, r5
 801a924:	d420      	bmi.n	801a968 <_malloc_r+0xd0>
 801a926:	2a0b      	cmp	r2, #11
 801a928:	d917      	bls.n	801a95a <_malloc_r+0xc2>
 801a92a:	1961      	adds	r1, r4, r5
 801a92c:	42a3      	cmp	r3, r4
 801a92e:	6025      	str	r5, [r4, #0]
 801a930:	bf18      	it	ne
 801a932:	6059      	strne	r1, [r3, #4]
 801a934:	6863      	ldr	r3, [r4, #4]
 801a936:	bf08      	it	eq
 801a938:	f8c8 1000 	streq.w	r1, [r8]
 801a93c:	5162      	str	r2, [r4, r5]
 801a93e:	604b      	str	r3, [r1, #4]
 801a940:	4630      	mov	r0, r6
 801a942:	f000 f82f 	bl	801a9a4 <__malloc_unlock>
 801a946:	f104 000b 	add.w	r0, r4, #11
 801a94a:	1d23      	adds	r3, r4, #4
 801a94c:	f020 0007 	bic.w	r0, r0, #7
 801a950:	1ac2      	subs	r2, r0, r3
 801a952:	bf1c      	itt	ne
 801a954:	1a1b      	subne	r3, r3, r0
 801a956:	50a3      	strne	r3, [r4, r2]
 801a958:	e7af      	b.n	801a8ba <_malloc_r+0x22>
 801a95a:	6862      	ldr	r2, [r4, #4]
 801a95c:	42a3      	cmp	r3, r4
 801a95e:	bf0c      	ite	eq
 801a960:	f8c8 2000 	streq.w	r2, [r8]
 801a964:	605a      	strne	r2, [r3, #4]
 801a966:	e7eb      	b.n	801a940 <_malloc_r+0xa8>
 801a968:	4623      	mov	r3, r4
 801a96a:	6864      	ldr	r4, [r4, #4]
 801a96c:	e7ae      	b.n	801a8cc <_malloc_r+0x34>
 801a96e:	463c      	mov	r4, r7
 801a970:	687f      	ldr	r7, [r7, #4]
 801a972:	e7b6      	b.n	801a8e2 <_malloc_r+0x4a>
 801a974:	461a      	mov	r2, r3
 801a976:	685b      	ldr	r3, [r3, #4]
 801a978:	42a3      	cmp	r3, r4
 801a97a:	d1fb      	bne.n	801a974 <_malloc_r+0xdc>
 801a97c:	2300      	movs	r3, #0
 801a97e:	6053      	str	r3, [r2, #4]
 801a980:	e7de      	b.n	801a940 <_malloc_r+0xa8>
 801a982:	230c      	movs	r3, #12
 801a984:	6033      	str	r3, [r6, #0]
 801a986:	4630      	mov	r0, r6
 801a988:	f000 f80c 	bl	801a9a4 <__malloc_unlock>
 801a98c:	e794      	b.n	801a8b8 <_malloc_r+0x20>
 801a98e:	6005      	str	r5, [r0, #0]
 801a990:	e7d6      	b.n	801a940 <_malloc_r+0xa8>
 801a992:	bf00      	nop
 801a994:	200072e0 	.word	0x200072e0

0801a998 <__malloc_lock>:
 801a998:	4801      	ldr	r0, [pc, #4]	@ (801a9a0 <__malloc_lock+0x8>)
 801a99a:	f000 bfc6 	b.w	801b92a <__retarget_lock_acquire_recursive>
 801a99e:	bf00      	nop
 801a9a0:	20007424 	.word	0x20007424

0801a9a4 <__malloc_unlock>:
 801a9a4:	4801      	ldr	r0, [pc, #4]	@ (801a9ac <__malloc_unlock+0x8>)
 801a9a6:	f000 bfc1 	b.w	801b92c <__retarget_lock_release_recursive>
 801a9aa:	bf00      	nop
 801a9ac:	20007424 	.word	0x20007424

0801a9b0 <realloc>:
 801a9b0:	4b02      	ldr	r3, [pc, #8]	@ (801a9bc <realloc+0xc>)
 801a9b2:	460a      	mov	r2, r1
 801a9b4:	4601      	mov	r1, r0
 801a9b6:	6818      	ldr	r0, [r3, #0]
 801a9b8:	f000 b802 	b.w	801a9c0 <_realloc_r>
 801a9bc:	20000090 	.word	0x20000090

0801a9c0 <_realloc_r>:
 801a9c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a9c4:	4680      	mov	r8, r0
 801a9c6:	4615      	mov	r5, r2
 801a9c8:	460c      	mov	r4, r1
 801a9ca:	b921      	cbnz	r1, 801a9d6 <_realloc_r+0x16>
 801a9cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a9d0:	4611      	mov	r1, r2
 801a9d2:	f7ff bf61 	b.w	801a898 <_malloc_r>
 801a9d6:	b92a      	cbnz	r2, 801a9e4 <_realloc_r+0x24>
 801a9d8:	f001 fe0a 	bl	801c5f0 <_free_r>
 801a9dc:	2400      	movs	r4, #0
 801a9de:	4620      	mov	r0, r4
 801a9e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a9e4:	f002 f9d0 	bl	801cd88 <_malloc_usable_size_r>
 801a9e8:	4285      	cmp	r5, r0
 801a9ea:	4606      	mov	r6, r0
 801a9ec:	d802      	bhi.n	801a9f4 <_realloc_r+0x34>
 801a9ee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801a9f2:	d8f4      	bhi.n	801a9de <_realloc_r+0x1e>
 801a9f4:	4629      	mov	r1, r5
 801a9f6:	4640      	mov	r0, r8
 801a9f8:	f7ff ff4e 	bl	801a898 <_malloc_r>
 801a9fc:	4607      	mov	r7, r0
 801a9fe:	2800      	cmp	r0, #0
 801aa00:	d0ec      	beq.n	801a9dc <_realloc_r+0x1c>
 801aa02:	42b5      	cmp	r5, r6
 801aa04:	462a      	mov	r2, r5
 801aa06:	4621      	mov	r1, r4
 801aa08:	bf28      	it	cs
 801aa0a:	4632      	movcs	r2, r6
 801aa0c:	f000 ff8f 	bl	801b92e <memcpy>
 801aa10:	4621      	mov	r1, r4
 801aa12:	4640      	mov	r0, r8
 801aa14:	f001 fdec 	bl	801c5f0 <_free_r>
 801aa18:	463c      	mov	r4, r7
 801aa1a:	e7e0      	b.n	801a9de <_realloc_r+0x1e>

0801aa1c <__cvt>:
 801aa1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801aa20:	ec57 6b10 	vmov	r6, r7, d0
 801aa24:	2f00      	cmp	r7, #0
 801aa26:	460c      	mov	r4, r1
 801aa28:	4619      	mov	r1, r3
 801aa2a:	463b      	mov	r3, r7
 801aa2c:	bfbb      	ittet	lt
 801aa2e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801aa32:	461f      	movlt	r7, r3
 801aa34:	2300      	movge	r3, #0
 801aa36:	232d      	movlt	r3, #45	@ 0x2d
 801aa38:	700b      	strb	r3, [r1, #0]
 801aa3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801aa3c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801aa40:	4691      	mov	r9, r2
 801aa42:	f023 0820 	bic.w	r8, r3, #32
 801aa46:	bfbc      	itt	lt
 801aa48:	4632      	movlt	r2, r6
 801aa4a:	4616      	movlt	r6, r2
 801aa4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801aa50:	d005      	beq.n	801aa5e <__cvt+0x42>
 801aa52:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801aa56:	d100      	bne.n	801aa5a <__cvt+0x3e>
 801aa58:	3401      	adds	r4, #1
 801aa5a:	2102      	movs	r1, #2
 801aa5c:	e000      	b.n	801aa60 <__cvt+0x44>
 801aa5e:	2103      	movs	r1, #3
 801aa60:	ab03      	add	r3, sp, #12
 801aa62:	9301      	str	r3, [sp, #4]
 801aa64:	ab02      	add	r3, sp, #8
 801aa66:	9300      	str	r3, [sp, #0]
 801aa68:	ec47 6b10 	vmov	d0, r6, r7
 801aa6c:	4653      	mov	r3, sl
 801aa6e:	4622      	mov	r2, r4
 801aa70:	f000 fffa 	bl	801ba68 <_dtoa_r>
 801aa74:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801aa78:	4605      	mov	r5, r0
 801aa7a:	d119      	bne.n	801aab0 <__cvt+0x94>
 801aa7c:	f019 0f01 	tst.w	r9, #1
 801aa80:	d00e      	beq.n	801aaa0 <__cvt+0x84>
 801aa82:	eb00 0904 	add.w	r9, r0, r4
 801aa86:	2200      	movs	r2, #0
 801aa88:	2300      	movs	r3, #0
 801aa8a:	4630      	mov	r0, r6
 801aa8c:	4639      	mov	r1, r7
 801aa8e:	f7e6 f83b 	bl	8000b08 <__aeabi_dcmpeq>
 801aa92:	b108      	cbz	r0, 801aa98 <__cvt+0x7c>
 801aa94:	f8cd 900c 	str.w	r9, [sp, #12]
 801aa98:	2230      	movs	r2, #48	@ 0x30
 801aa9a:	9b03      	ldr	r3, [sp, #12]
 801aa9c:	454b      	cmp	r3, r9
 801aa9e:	d31e      	bcc.n	801aade <__cvt+0xc2>
 801aaa0:	9b03      	ldr	r3, [sp, #12]
 801aaa2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801aaa4:	1b5b      	subs	r3, r3, r5
 801aaa6:	4628      	mov	r0, r5
 801aaa8:	6013      	str	r3, [r2, #0]
 801aaaa:	b004      	add	sp, #16
 801aaac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aab0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801aab4:	eb00 0904 	add.w	r9, r0, r4
 801aab8:	d1e5      	bne.n	801aa86 <__cvt+0x6a>
 801aaba:	7803      	ldrb	r3, [r0, #0]
 801aabc:	2b30      	cmp	r3, #48	@ 0x30
 801aabe:	d10a      	bne.n	801aad6 <__cvt+0xba>
 801aac0:	2200      	movs	r2, #0
 801aac2:	2300      	movs	r3, #0
 801aac4:	4630      	mov	r0, r6
 801aac6:	4639      	mov	r1, r7
 801aac8:	f7e6 f81e 	bl	8000b08 <__aeabi_dcmpeq>
 801aacc:	b918      	cbnz	r0, 801aad6 <__cvt+0xba>
 801aace:	f1c4 0401 	rsb	r4, r4, #1
 801aad2:	f8ca 4000 	str.w	r4, [sl]
 801aad6:	f8da 3000 	ldr.w	r3, [sl]
 801aada:	4499      	add	r9, r3
 801aadc:	e7d3      	b.n	801aa86 <__cvt+0x6a>
 801aade:	1c59      	adds	r1, r3, #1
 801aae0:	9103      	str	r1, [sp, #12]
 801aae2:	701a      	strb	r2, [r3, #0]
 801aae4:	e7d9      	b.n	801aa9a <__cvt+0x7e>

0801aae6 <__exponent>:
 801aae6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801aae8:	2900      	cmp	r1, #0
 801aaea:	bfba      	itte	lt
 801aaec:	4249      	neglt	r1, r1
 801aaee:	232d      	movlt	r3, #45	@ 0x2d
 801aaf0:	232b      	movge	r3, #43	@ 0x2b
 801aaf2:	2909      	cmp	r1, #9
 801aaf4:	7002      	strb	r2, [r0, #0]
 801aaf6:	7043      	strb	r3, [r0, #1]
 801aaf8:	dd29      	ble.n	801ab4e <__exponent+0x68>
 801aafa:	f10d 0307 	add.w	r3, sp, #7
 801aafe:	461d      	mov	r5, r3
 801ab00:	270a      	movs	r7, #10
 801ab02:	461a      	mov	r2, r3
 801ab04:	fbb1 f6f7 	udiv	r6, r1, r7
 801ab08:	fb07 1416 	mls	r4, r7, r6, r1
 801ab0c:	3430      	adds	r4, #48	@ 0x30
 801ab0e:	f802 4c01 	strb.w	r4, [r2, #-1]
 801ab12:	460c      	mov	r4, r1
 801ab14:	2c63      	cmp	r4, #99	@ 0x63
 801ab16:	f103 33ff 	add.w	r3, r3, #4294967295
 801ab1a:	4631      	mov	r1, r6
 801ab1c:	dcf1      	bgt.n	801ab02 <__exponent+0x1c>
 801ab1e:	3130      	adds	r1, #48	@ 0x30
 801ab20:	1e94      	subs	r4, r2, #2
 801ab22:	f803 1c01 	strb.w	r1, [r3, #-1]
 801ab26:	1c41      	adds	r1, r0, #1
 801ab28:	4623      	mov	r3, r4
 801ab2a:	42ab      	cmp	r3, r5
 801ab2c:	d30a      	bcc.n	801ab44 <__exponent+0x5e>
 801ab2e:	f10d 0309 	add.w	r3, sp, #9
 801ab32:	1a9b      	subs	r3, r3, r2
 801ab34:	42ac      	cmp	r4, r5
 801ab36:	bf88      	it	hi
 801ab38:	2300      	movhi	r3, #0
 801ab3a:	3302      	adds	r3, #2
 801ab3c:	4403      	add	r3, r0
 801ab3e:	1a18      	subs	r0, r3, r0
 801ab40:	b003      	add	sp, #12
 801ab42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ab44:	f813 6b01 	ldrb.w	r6, [r3], #1
 801ab48:	f801 6f01 	strb.w	r6, [r1, #1]!
 801ab4c:	e7ed      	b.n	801ab2a <__exponent+0x44>
 801ab4e:	2330      	movs	r3, #48	@ 0x30
 801ab50:	3130      	adds	r1, #48	@ 0x30
 801ab52:	7083      	strb	r3, [r0, #2]
 801ab54:	70c1      	strb	r1, [r0, #3]
 801ab56:	1d03      	adds	r3, r0, #4
 801ab58:	e7f1      	b.n	801ab3e <__exponent+0x58>
	...

0801ab5c <_printf_float>:
 801ab5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab60:	b08d      	sub	sp, #52	@ 0x34
 801ab62:	460c      	mov	r4, r1
 801ab64:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801ab68:	4616      	mov	r6, r2
 801ab6a:	461f      	mov	r7, r3
 801ab6c:	4605      	mov	r5, r0
 801ab6e:	f000 fe57 	bl	801b820 <_localeconv_r>
 801ab72:	6803      	ldr	r3, [r0, #0]
 801ab74:	9304      	str	r3, [sp, #16]
 801ab76:	4618      	mov	r0, r3
 801ab78:	f7e5 fb9a 	bl	80002b0 <strlen>
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	930a      	str	r3, [sp, #40]	@ 0x28
 801ab80:	f8d8 3000 	ldr.w	r3, [r8]
 801ab84:	9005      	str	r0, [sp, #20]
 801ab86:	3307      	adds	r3, #7
 801ab88:	f023 0307 	bic.w	r3, r3, #7
 801ab8c:	f103 0208 	add.w	r2, r3, #8
 801ab90:	f894 a018 	ldrb.w	sl, [r4, #24]
 801ab94:	f8d4 b000 	ldr.w	fp, [r4]
 801ab98:	f8c8 2000 	str.w	r2, [r8]
 801ab9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801aba0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801aba4:	9307      	str	r3, [sp, #28]
 801aba6:	f8cd 8018 	str.w	r8, [sp, #24]
 801abaa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801abae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801abb2:	4b9c      	ldr	r3, [pc, #624]	@ (801ae24 <_printf_float+0x2c8>)
 801abb4:	f04f 32ff 	mov.w	r2, #4294967295
 801abb8:	f7e5 ffd8 	bl	8000b6c <__aeabi_dcmpun>
 801abbc:	bb70      	cbnz	r0, 801ac1c <_printf_float+0xc0>
 801abbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801abc2:	4b98      	ldr	r3, [pc, #608]	@ (801ae24 <_printf_float+0x2c8>)
 801abc4:	f04f 32ff 	mov.w	r2, #4294967295
 801abc8:	f7e5 ffb2 	bl	8000b30 <__aeabi_dcmple>
 801abcc:	bb30      	cbnz	r0, 801ac1c <_printf_float+0xc0>
 801abce:	2200      	movs	r2, #0
 801abd0:	2300      	movs	r3, #0
 801abd2:	4640      	mov	r0, r8
 801abd4:	4649      	mov	r1, r9
 801abd6:	f7e5 ffa1 	bl	8000b1c <__aeabi_dcmplt>
 801abda:	b110      	cbz	r0, 801abe2 <_printf_float+0x86>
 801abdc:	232d      	movs	r3, #45	@ 0x2d
 801abde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801abe2:	4a91      	ldr	r2, [pc, #580]	@ (801ae28 <_printf_float+0x2cc>)
 801abe4:	4b91      	ldr	r3, [pc, #580]	@ (801ae2c <_printf_float+0x2d0>)
 801abe6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801abea:	bf94      	ite	ls
 801abec:	4690      	movls	r8, r2
 801abee:	4698      	movhi	r8, r3
 801abf0:	2303      	movs	r3, #3
 801abf2:	6123      	str	r3, [r4, #16]
 801abf4:	f02b 0304 	bic.w	r3, fp, #4
 801abf8:	6023      	str	r3, [r4, #0]
 801abfa:	f04f 0900 	mov.w	r9, #0
 801abfe:	9700      	str	r7, [sp, #0]
 801ac00:	4633      	mov	r3, r6
 801ac02:	aa0b      	add	r2, sp, #44	@ 0x2c
 801ac04:	4621      	mov	r1, r4
 801ac06:	4628      	mov	r0, r5
 801ac08:	f000 f9d2 	bl	801afb0 <_printf_common>
 801ac0c:	3001      	adds	r0, #1
 801ac0e:	f040 808d 	bne.w	801ad2c <_printf_float+0x1d0>
 801ac12:	f04f 30ff 	mov.w	r0, #4294967295
 801ac16:	b00d      	add	sp, #52	@ 0x34
 801ac18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac1c:	4642      	mov	r2, r8
 801ac1e:	464b      	mov	r3, r9
 801ac20:	4640      	mov	r0, r8
 801ac22:	4649      	mov	r1, r9
 801ac24:	f7e5 ffa2 	bl	8000b6c <__aeabi_dcmpun>
 801ac28:	b140      	cbz	r0, 801ac3c <_printf_float+0xe0>
 801ac2a:	464b      	mov	r3, r9
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	bfbc      	itt	lt
 801ac30:	232d      	movlt	r3, #45	@ 0x2d
 801ac32:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801ac36:	4a7e      	ldr	r2, [pc, #504]	@ (801ae30 <_printf_float+0x2d4>)
 801ac38:	4b7e      	ldr	r3, [pc, #504]	@ (801ae34 <_printf_float+0x2d8>)
 801ac3a:	e7d4      	b.n	801abe6 <_printf_float+0x8a>
 801ac3c:	6863      	ldr	r3, [r4, #4]
 801ac3e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801ac42:	9206      	str	r2, [sp, #24]
 801ac44:	1c5a      	adds	r2, r3, #1
 801ac46:	d13b      	bne.n	801acc0 <_printf_float+0x164>
 801ac48:	2306      	movs	r3, #6
 801ac4a:	6063      	str	r3, [r4, #4]
 801ac4c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801ac50:	2300      	movs	r3, #0
 801ac52:	6022      	str	r2, [r4, #0]
 801ac54:	9303      	str	r3, [sp, #12]
 801ac56:	ab0a      	add	r3, sp, #40	@ 0x28
 801ac58:	e9cd a301 	strd	sl, r3, [sp, #4]
 801ac5c:	ab09      	add	r3, sp, #36	@ 0x24
 801ac5e:	9300      	str	r3, [sp, #0]
 801ac60:	6861      	ldr	r1, [r4, #4]
 801ac62:	ec49 8b10 	vmov	d0, r8, r9
 801ac66:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801ac6a:	4628      	mov	r0, r5
 801ac6c:	f7ff fed6 	bl	801aa1c <__cvt>
 801ac70:	9b06      	ldr	r3, [sp, #24]
 801ac72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ac74:	2b47      	cmp	r3, #71	@ 0x47
 801ac76:	4680      	mov	r8, r0
 801ac78:	d129      	bne.n	801acce <_printf_float+0x172>
 801ac7a:	1cc8      	adds	r0, r1, #3
 801ac7c:	db02      	blt.n	801ac84 <_printf_float+0x128>
 801ac7e:	6863      	ldr	r3, [r4, #4]
 801ac80:	4299      	cmp	r1, r3
 801ac82:	dd41      	ble.n	801ad08 <_printf_float+0x1ac>
 801ac84:	f1aa 0a02 	sub.w	sl, sl, #2
 801ac88:	fa5f fa8a 	uxtb.w	sl, sl
 801ac8c:	3901      	subs	r1, #1
 801ac8e:	4652      	mov	r2, sl
 801ac90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801ac94:	9109      	str	r1, [sp, #36]	@ 0x24
 801ac96:	f7ff ff26 	bl	801aae6 <__exponent>
 801ac9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ac9c:	1813      	adds	r3, r2, r0
 801ac9e:	2a01      	cmp	r2, #1
 801aca0:	4681      	mov	r9, r0
 801aca2:	6123      	str	r3, [r4, #16]
 801aca4:	dc02      	bgt.n	801acac <_printf_float+0x150>
 801aca6:	6822      	ldr	r2, [r4, #0]
 801aca8:	07d2      	lsls	r2, r2, #31
 801acaa:	d501      	bpl.n	801acb0 <_printf_float+0x154>
 801acac:	3301      	adds	r3, #1
 801acae:	6123      	str	r3, [r4, #16]
 801acb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801acb4:	2b00      	cmp	r3, #0
 801acb6:	d0a2      	beq.n	801abfe <_printf_float+0xa2>
 801acb8:	232d      	movs	r3, #45	@ 0x2d
 801acba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801acbe:	e79e      	b.n	801abfe <_printf_float+0xa2>
 801acc0:	9a06      	ldr	r2, [sp, #24]
 801acc2:	2a47      	cmp	r2, #71	@ 0x47
 801acc4:	d1c2      	bne.n	801ac4c <_printf_float+0xf0>
 801acc6:	2b00      	cmp	r3, #0
 801acc8:	d1c0      	bne.n	801ac4c <_printf_float+0xf0>
 801acca:	2301      	movs	r3, #1
 801accc:	e7bd      	b.n	801ac4a <_printf_float+0xee>
 801acce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801acd2:	d9db      	bls.n	801ac8c <_printf_float+0x130>
 801acd4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801acd8:	d118      	bne.n	801ad0c <_printf_float+0x1b0>
 801acda:	2900      	cmp	r1, #0
 801acdc:	6863      	ldr	r3, [r4, #4]
 801acde:	dd0b      	ble.n	801acf8 <_printf_float+0x19c>
 801ace0:	6121      	str	r1, [r4, #16]
 801ace2:	b913      	cbnz	r3, 801acea <_printf_float+0x18e>
 801ace4:	6822      	ldr	r2, [r4, #0]
 801ace6:	07d0      	lsls	r0, r2, #31
 801ace8:	d502      	bpl.n	801acf0 <_printf_float+0x194>
 801acea:	3301      	adds	r3, #1
 801acec:	440b      	add	r3, r1
 801acee:	6123      	str	r3, [r4, #16]
 801acf0:	65a1      	str	r1, [r4, #88]	@ 0x58
 801acf2:	f04f 0900 	mov.w	r9, #0
 801acf6:	e7db      	b.n	801acb0 <_printf_float+0x154>
 801acf8:	b913      	cbnz	r3, 801ad00 <_printf_float+0x1a4>
 801acfa:	6822      	ldr	r2, [r4, #0]
 801acfc:	07d2      	lsls	r2, r2, #31
 801acfe:	d501      	bpl.n	801ad04 <_printf_float+0x1a8>
 801ad00:	3302      	adds	r3, #2
 801ad02:	e7f4      	b.n	801acee <_printf_float+0x192>
 801ad04:	2301      	movs	r3, #1
 801ad06:	e7f2      	b.n	801acee <_printf_float+0x192>
 801ad08:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801ad0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ad0e:	4299      	cmp	r1, r3
 801ad10:	db05      	blt.n	801ad1e <_printf_float+0x1c2>
 801ad12:	6823      	ldr	r3, [r4, #0]
 801ad14:	6121      	str	r1, [r4, #16]
 801ad16:	07d8      	lsls	r0, r3, #31
 801ad18:	d5ea      	bpl.n	801acf0 <_printf_float+0x194>
 801ad1a:	1c4b      	adds	r3, r1, #1
 801ad1c:	e7e7      	b.n	801acee <_printf_float+0x192>
 801ad1e:	2900      	cmp	r1, #0
 801ad20:	bfd4      	ite	le
 801ad22:	f1c1 0202 	rsble	r2, r1, #2
 801ad26:	2201      	movgt	r2, #1
 801ad28:	4413      	add	r3, r2
 801ad2a:	e7e0      	b.n	801acee <_printf_float+0x192>
 801ad2c:	6823      	ldr	r3, [r4, #0]
 801ad2e:	055a      	lsls	r2, r3, #21
 801ad30:	d407      	bmi.n	801ad42 <_printf_float+0x1e6>
 801ad32:	6923      	ldr	r3, [r4, #16]
 801ad34:	4642      	mov	r2, r8
 801ad36:	4631      	mov	r1, r6
 801ad38:	4628      	mov	r0, r5
 801ad3a:	47b8      	blx	r7
 801ad3c:	3001      	adds	r0, #1
 801ad3e:	d12b      	bne.n	801ad98 <_printf_float+0x23c>
 801ad40:	e767      	b.n	801ac12 <_printf_float+0xb6>
 801ad42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801ad46:	f240 80dd 	bls.w	801af04 <_printf_float+0x3a8>
 801ad4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801ad4e:	2200      	movs	r2, #0
 801ad50:	2300      	movs	r3, #0
 801ad52:	f7e5 fed9 	bl	8000b08 <__aeabi_dcmpeq>
 801ad56:	2800      	cmp	r0, #0
 801ad58:	d033      	beq.n	801adc2 <_printf_float+0x266>
 801ad5a:	4a37      	ldr	r2, [pc, #220]	@ (801ae38 <_printf_float+0x2dc>)
 801ad5c:	2301      	movs	r3, #1
 801ad5e:	4631      	mov	r1, r6
 801ad60:	4628      	mov	r0, r5
 801ad62:	47b8      	blx	r7
 801ad64:	3001      	adds	r0, #1
 801ad66:	f43f af54 	beq.w	801ac12 <_printf_float+0xb6>
 801ad6a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801ad6e:	4543      	cmp	r3, r8
 801ad70:	db02      	blt.n	801ad78 <_printf_float+0x21c>
 801ad72:	6823      	ldr	r3, [r4, #0]
 801ad74:	07d8      	lsls	r0, r3, #31
 801ad76:	d50f      	bpl.n	801ad98 <_printf_float+0x23c>
 801ad78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ad7c:	4631      	mov	r1, r6
 801ad7e:	4628      	mov	r0, r5
 801ad80:	47b8      	blx	r7
 801ad82:	3001      	adds	r0, #1
 801ad84:	f43f af45 	beq.w	801ac12 <_printf_float+0xb6>
 801ad88:	f04f 0900 	mov.w	r9, #0
 801ad8c:	f108 38ff 	add.w	r8, r8, #4294967295
 801ad90:	f104 0a1a 	add.w	sl, r4, #26
 801ad94:	45c8      	cmp	r8, r9
 801ad96:	dc09      	bgt.n	801adac <_printf_float+0x250>
 801ad98:	6823      	ldr	r3, [r4, #0]
 801ad9a:	079b      	lsls	r3, r3, #30
 801ad9c:	f100 8103 	bmi.w	801afa6 <_printf_float+0x44a>
 801ada0:	68e0      	ldr	r0, [r4, #12]
 801ada2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ada4:	4298      	cmp	r0, r3
 801ada6:	bfb8      	it	lt
 801ada8:	4618      	movlt	r0, r3
 801adaa:	e734      	b.n	801ac16 <_printf_float+0xba>
 801adac:	2301      	movs	r3, #1
 801adae:	4652      	mov	r2, sl
 801adb0:	4631      	mov	r1, r6
 801adb2:	4628      	mov	r0, r5
 801adb4:	47b8      	blx	r7
 801adb6:	3001      	adds	r0, #1
 801adb8:	f43f af2b 	beq.w	801ac12 <_printf_float+0xb6>
 801adbc:	f109 0901 	add.w	r9, r9, #1
 801adc0:	e7e8      	b.n	801ad94 <_printf_float+0x238>
 801adc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801adc4:	2b00      	cmp	r3, #0
 801adc6:	dc39      	bgt.n	801ae3c <_printf_float+0x2e0>
 801adc8:	4a1b      	ldr	r2, [pc, #108]	@ (801ae38 <_printf_float+0x2dc>)
 801adca:	2301      	movs	r3, #1
 801adcc:	4631      	mov	r1, r6
 801adce:	4628      	mov	r0, r5
 801add0:	47b8      	blx	r7
 801add2:	3001      	adds	r0, #1
 801add4:	f43f af1d 	beq.w	801ac12 <_printf_float+0xb6>
 801add8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801addc:	ea59 0303 	orrs.w	r3, r9, r3
 801ade0:	d102      	bne.n	801ade8 <_printf_float+0x28c>
 801ade2:	6823      	ldr	r3, [r4, #0]
 801ade4:	07d9      	lsls	r1, r3, #31
 801ade6:	d5d7      	bpl.n	801ad98 <_printf_float+0x23c>
 801ade8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801adec:	4631      	mov	r1, r6
 801adee:	4628      	mov	r0, r5
 801adf0:	47b8      	blx	r7
 801adf2:	3001      	adds	r0, #1
 801adf4:	f43f af0d 	beq.w	801ac12 <_printf_float+0xb6>
 801adf8:	f04f 0a00 	mov.w	sl, #0
 801adfc:	f104 0b1a 	add.w	fp, r4, #26
 801ae00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae02:	425b      	negs	r3, r3
 801ae04:	4553      	cmp	r3, sl
 801ae06:	dc01      	bgt.n	801ae0c <_printf_float+0x2b0>
 801ae08:	464b      	mov	r3, r9
 801ae0a:	e793      	b.n	801ad34 <_printf_float+0x1d8>
 801ae0c:	2301      	movs	r3, #1
 801ae0e:	465a      	mov	r2, fp
 801ae10:	4631      	mov	r1, r6
 801ae12:	4628      	mov	r0, r5
 801ae14:	47b8      	blx	r7
 801ae16:	3001      	adds	r0, #1
 801ae18:	f43f aefb 	beq.w	801ac12 <_printf_float+0xb6>
 801ae1c:	f10a 0a01 	add.w	sl, sl, #1
 801ae20:	e7ee      	b.n	801ae00 <_printf_float+0x2a4>
 801ae22:	bf00      	nop
 801ae24:	7fefffff 	.word	0x7fefffff
 801ae28:	0802391c 	.word	0x0802391c
 801ae2c:	08023920 	.word	0x08023920
 801ae30:	08023924 	.word	0x08023924
 801ae34:	08023928 	.word	0x08023928
 801ae38:	0802392c 	.word	0x0802392c
 801ae3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801ae3e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801ae42:	4553      	cmp	r3, sl
 801ae44:	bfa8      	it	ge
 801ae46:	4653      	movge	r3, sl
 801ae48:	2b00      	cmp	r3, #0
 801ae4a:	4699      	mov	r9, r3
 801ae4c:	dc36      	bgt.n	801aebc <_printf_float+0x360>
 801ae4e:	f04f 0b00 	mov.w	fp, #0
 801ae52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801ae56:	f104 021a 	add.w	r2, r4, #26
 801ae5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801ae5c:	9306      	str	r3, [sp, #24]
 801ae5e:	eba3 0309 	sub.w	r3, r3, r9
 801ae62:	455b      	cmp	r3, fp
 801ae64:	dc31      	bgt.n	801aeca <_printf_float+0x36e>
 801ae66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae68:	459a      	cmp	sl, r3
 801ae6a:	dc3a      	bgt.n	801aee2 <_printf_float+0x386>
 801ae6c:	6823      	ldr	r3, [r4, #0]
 801ae6e:	07da      	lsls	r2, r3, #31
 801ae70:	d437      	bmi.n	801aee2 <_printf_float+0x386>
 801ae72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae74:	ebaa 0903 	sub.w	r9, sl, r3
 801ae78:	9b06      	ldr	r3, [sp, #24]
 801ae7a:	ebaa 0303 	sub.w	r3, sl, r3
 801ae7e:	4599      	cmp	r9, r3
 801ae80:	bfa8      	it	ge
 801ae82:	4699      	movge	r9, r3
 801ae84:	f1b9 0f00 	cmp.w	r9, #0
 801ae88:	dc33      	bgt.n	801aef2 <_printf_float+0x396>
 801ae8a:	f04f 0800 	mov.w	r8, #0
 801ae8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801ae92:	f104 0b1a 	add.w	fp, r4, #26
 801ae96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae98:	ebaa 0303 	sub.w	r3, sl, r3
 801ae9c:	eba3 0309 	sub.w	r3, r3, r9
 801aea0:	4543      	cmp	r3, r8
 801aea2:	f77f af79 	ble.w	801ad98 <_printf_float+0x23c>
 801aea6:	2301      	movs	r3, #1
 801aea8:	465a      	mov	r2, fp
 801aeaa:	4631      	mov	r1, r6
 801aeac:	4628      	mov	r0, r5
 801aeae:	47b8      	blx	r7
 801aeb0:	3001      	adds	r0, #1
 801aeb2:	f43f aeae 	beq.w	801ac12 <_printf_float+0xb6>
 801aeb6:	f108 0801 	add.w	r8, r8, #1
 801aeba:	e7ec      	b.n	801ae96 <_printf_float+0x33a>
 801aebc:	4642      	mov	r2, r8
 801aebe:	4631      	mov	r1, r6
 801aec0:	4628      	mov	r0, r5
 801aec2:	47b8      	blx	r7
 801aec4:	3001      	adds	r0, #1
 801aec6:	d1c2      	bne.n	801ae4e <_printf_float+0x2f2>
 801aec8:	e6a3      	b.n	801ac12 <_printf_float+0xb6>
 801aeca:	2301      	movs	r3, #1
 801aecc:	4631      	mov	r1, r6
 801aece:	4628      	mov	r0, r5
 801aed0:	9206      	str	r2, [sp, #24]
 801aed2:	47b8      	blx	r7
 801aed4:	3001      	adds	r0, #1
 801aed6:	f43f ae9c 	beq.w	801ac12 <_printf_float+0xb6>
 801aeda:	9a06      	ldr	r2, [sp, #24]
 801aedc:	f10b 0b01 	add.w	fp, fp, #1
 801aee0:	e7bb      	b.n	801ae5a <_printf_float+0x2fe>
 801aee2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801aee6:	4631      	mov	r1, r6
 801aee8:	4628      	mov	r0, r5
 801aeea:	47b8      	blx	r7
 801aeec:	3001      	adds	r0, #1
 801aeee:	d1c0      	bne.n	801ae72 <_printf_float+0x316>
 801aef0:	e68f      	b.n	801ac12 <_printf_float+0xb6>
 801aef2:	9a06      	ldr	r2, [sp, #24]
 801aef4:	464b      	mov	r3, r9
 801aef6:	4442      	add	r2, r8
 801aef8:	4631      	mov	r1, r6
 801aefa:	4628      	mov	r0, r5
 801aefc:	47b8      	blx	r7
 801aefe:	3001      	adds	r0, #1
 801af00:	d1c3      	bne.n	801ae8a <_printf_float+0x32e>
 801af02:	e686      	b.n	801ac12 <_printf_float+0xb6>
 801af04:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801af08:	f1ba 0f01 	cmp.w	sl, #1
 801af0c:	dc01      	bgt.n	801af12 <_printf_float+0x3b6>
 801af0e:	07db      	lsls	r3, r3, #31
 801af10:	d536      	bpl.n	801af80 <_printf_float+0x424>
 801af12:	2301      	movs	r3, #1
 801af14:	4642      	mov	r2, r8
 801af16:	4631      	mov	r1, r6
 801af18:	4628      	mov	r0, r5
 801af1a:	47b8      	blx	r7
 801af1c:	3001      	adds	r0, #1
 801af1e:	f43f ae78 	beq.w	801ac12 <_printf_float+0xb6>
 801af22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801af26:	4631      	mov	r1, r6
 801af28:	4628      	mov	r0, r5
 801af2a:	47b8      	blx	r7
 801af2c:	3001      	adds	r0, #1
 801af2e:	f43f ae70 	beq.w	801ac12 <_printf_float+0xb6>
 801af32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801af36:	2200      	movs	r2, #0
 801af38:	2300      	movs	r3, #0
 801af3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801af3e:	f7e5 fde3 	bl	8000b08 <__aeabi_dcmpeq>
 801af42:	b9c0      	cbnz	r0, 801af76 <_printf_float+0x41a>
 801af44:	4653      	mov	r3, sl
 801af46:	f108 0201 	add.w	r2, r8, #1
 801af4a:	4631      	mov	r1, r6
 801af4c:	4628      	mov	r0, r5
 801af4e:	47b8      	blx	r7
 801af50:	3001      	adds	r0, #1
 801af52:	d10c      	bne.n	801af6e <_printf_float+0x412>
 801af54:	e65d      	b.n	801ac12 <_printf_float+0xb6>
 801af56:	2301      	movs	r3, #1
 801af58:	465a      	mov	r2, fp
 801af5a:	4631      	mov	r1, r6
 801af5c:	4628      	mov	r0, r5
 801af5e:	47b8      	blx	r7
 801af60:	3001      	adds	r0, #1
 801af62:	f43f ae56 	beq.w	801ac12 <_printf_float+0xb6>
 801af66:	f108 0801 	add.w	r8, r8, #1
 801af6a:	45d0      	cmp	r8, sl
 801af6c:	dbf3      	blt.n	801af56 <_printf_float+0x3fa>
 801af6e:	464b      	mov	r3, r9
 801af70:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801af74:	e6df      	b.n	801ad36 <_printf_float+0x1da>
 801af76:	f04f 0800 	mov.w	r8, #0
 801af7a:	f104 0b1a 	add.w	fp, r4, #26
 801af7e:	e7f4      	b.n	801af6a <_printf_float+0x40e>
 801af80:	2301      	movs	r3, #1
 801af82:	4642      	mov	r2, r8
 801af84:	e7e1      	b.n	801af4a <_printf_float+0x3ee>
 801af86:	2301      	movs	r3, #1
 801af88:	464a      	mov	r2, r9
 801af8a:	4631      	mov	r1, r6
 801af8c:	4628      	mov	r0, r5
 801af8e:	47b8      	blx	r7
 801af90:	3001      	adds	r0, #1
 801af92:	f43f ae3e 	beq.w	801ac12 <_printf_float+0xb6>
 801af96:	f108 0801 	add.w	r8, r8, #1
 801af9a:	68e3      	ldr	r3, [r4, #12]
 801af9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801af9e:	1a5b      	subs	r3, r3, r1
 801afa0:	4543      	cmp	r3, r8
 801afa2:	dcf0      	bgt.n	801af86 <_printf_float+0x42a>
 801afa4:	e6fc      	b.n	801ada0 <_printf_float+0x244>
 801afa6:	f04f 0800 	mov.w	r8, #0
 801afaa:	f104 0919 	add.w	r9, r4, #25
 801afae:	e7f4      	b.n	801af9a <_printf_float+0x43e>

0801afb0 <_printf_common>:
 801afb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801afb4:	4616      	mov	r6, r2
 801afb6:	4698      	mov	r8, r3
 801afb8:	688a      	ldr	r2, [r1, #8]
 801afba:	690b      	ldr	r3, [r1, #16]
 801afbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801afc0:	4293      	cmp	r3, r2
 801afc2:	bfb8      	it	lt
 801afc4:	4613      	movlt	r3, r2
 801afc6:	6033      	str	r3, [r6, #0]
 801afc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801afcc:	4607      	mov	r7, r0
 801afce:	460c      	mov	r4, r1
 801afd0:	b10a      	cbz	r2, 801afd6 <_printf_common+0x26>
 801afd2:	3301      	adds	r3, #1
 801afd4:	6033      	str	r3, [r6, #0]
 801afd6:	6823      	ldr	r3, [r4, #0]
 801afd8:	0699      	lsls	r1, r3, #26
 801afda:	bf42      	ittt	mi
 801afdc:	6833      	ldrmi	r3, [r6, #0]
 801afde:	3302      	addmi	r3, #2
 801afe0:	6033      	strmi	r3, [r6, #0]
 801afe2:	6825      	ldr	r5, [r4, #0]
 801afe4:	f015 0506 	ands.w	r5, r5, #6
 801afe8:	d106      	bne.n	801aff8 <_printf_common+0x48>
 801afea:	f104 0a19 	add.w	sl, r4, #25
 801afee:	68e3      	ldr	r3, [r4, #12]
 801aff0:	6832      	ldr	r2, [r6, #0]
 801aff2:	1a9b      	subs	r3, r3, r2
 801aff4:	42ab      	cmp	r3, r5
 801aff6:	dc26      	bgt.n	801b046 <_printf_common+0x96>
 801aff8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801affc:	6822      	ldr	r2, [r4, #0]
 801affe:	3b00      	subs	r3, #0
 801b000:	bf18      	it	ne
 801b002:	2301      	movne	r3, #1
 801b004:	0692      	lsls	r2, r2, #26
 801b006:	d42b      	bmi.n	801b060 <_printf_common+0xb0>
 801b008:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801b00c:	4641      	mov	r1, r8
 801b00e:	4638      	mov	r0, r7
 801b010:	47c8      	blx	r9
 801b012:	3001      	adds	r0, #1
 801b014:	d01e      	beq.n	801b054 <_printf_common+0xa4>
 801b016:	6823      	ldr	r3, [r4, #0]
 801b018:	6922      	ldr	r2, [r4, #16]
 801b01a:	f003 0306 	and.w	r3, r3, #6
 801b01e:	2b04      	cmp	r3, #4
 801b020:	bf02      	ittt	eq
 801b022:	68e5      	ldreq	r5, [r4, #12]
 801b024:	6833      	ldreq	r3, [r6, #0]
 801b026:	1aed      	subeq	r5, r5, r3
 801b028:	68a3      	ldr	r3, [r4, #8]
 801b02a:	bf0c      	ite	eq
 801b02c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b030:	2500      	movne	r5, #0
 801b032:	4293      	cmp	r3, r2
 801b034:	bfc4      	itt	gt
 801b036:	1a9b      	subgt	r3, r3, r2
 801b038:	18ed      	addgt	r5, r5, r3
 801b03a:	2600      	movs	r6, #0
 801b03c:	341a      	adds	r4, #26
 801b03e:	42b5      	cmp	r5, r6
 801b040:	d11a      	bne.n	801b078 <_printf_common+0xc8>
 801b042:	2000      	movs	r0, #0
 801b044:	e008      	b.n	801b058 <_printf_common+0xa8>
 801b046:	2301      	movs	r3, #1
 801b048:	4652      	mov	r2, sl
 801b04a:	4641      	mov	r1, r8
 801b04c:	4638      	mov	r0, r7
 801b04e:	47c8      	blx	r9
 801b050:	3001      	adds	r0, #1
 801b052:	d103      	bne.n	801b05c <_printf_common+0xac>
 801b054:	f04f 30ff 	mov.w	r0, #4294967295
 801b058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b05c:	3501      	adds	r5, #1
 801b05e:	e7c6      	b.n	801afee <_printf_common+0x3e>
 801b060:	18e1      	adds	r1, r4, r3
 801b062:	1c5a      	adds	r2, r3, #1
 801b064:	2030      	movs	r0, #48	@ 0x30
 801b066:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801b06a:	4422      	add	r2, r4
 801b06c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801b070:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801b074:	3302      	adds	r3, #2
 801b076:	e7c7      	b.n	801b008 <_printf_common+0x58>
 801b078:	2301      	movs	r3, #1
 801b07a:	4622      	mov	r2, r4
 801b07c:	4641      	mov	r1, r8
 801b07e:	4638      	mov	r0, r7
 801b080:	47c8      	blx	r9
 801b082:	3001      	adds	r0, #1
 801b084:	d0e6      	beq.n	801b054 <_printf_common+0xa4>
 801b086:	3601      	adds	r6, #1
 801b088:	e7d9      	b.n	801b03e <_printf_common+0x8e>
	...

0801b08c <_printf_i>:
 801b08c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b090:	7e0f      	ldrb	r7, [r1, #24]
 801b092:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801b094:	2f78      	cmp	r7, #120	@ 0x78
 801b096:	4691      	mov	r9, r2
 801b098:	4680      	mov	r8, r0
 801b09a:	460c      	mov	r4, r1
 801b09c:	469a      	mov	sl, r3
 801b09e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801b0a2:	d807      	bhi.n	801b0b4 <_printf_i+0x28>
 801b0a4:	2f62      	cmp	r7, #98	@ 0x62
 801b0a6:	d80a      	bhi.n	801b0be <_printf_i+0x32>
 801b0a8:	2f00      	cmp	r7, #0
 801b0aa:	f000 80d2 	beq.w	801b252 <_printf_i+0x1c6>
 801b0ae:	2f58      	cmp	r7, #88	@ 0x58
 801b0b0:	f000 80b9 	beq.w	801b226 <_printf_i+0x19a>
 801b0b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b0b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801b0bc:	e03a      	b.n	801b134 <_printf_i+0xa8>
 801b0be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801b0c2:	2b15      	cmp	r3, #21
 801b0c4:	d8f6      	bhi.n	801b0b4 <_printf_i+0x28>
 801b0c6:	a101      	add	r1, pc, #4	@ (adr r1, 801b0cc <_printf_i+0x40>)
 801b0c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b0cc:	0801b125 	.word	0x0801b125
 801b0d0:	0801b139 	.word	0x0801b139
 801b0d4:	0801b0b5 	.word	0x0801b0b5
 801b0d8:	0801b0b5 	.word	0x0801b0b5
 801b0dc:	0801b0b5 	.word	0x0801b0b5
 801b0e0:	0801b0b5 	.word	0x0801b0b5
 801b0e4:	0801b139 	.word	0x0801b139
 801b0e8:	0801b0b5 	.word	0x0801b0b5
 801b0ec:	0801b0b5 	.word	0x0801b0b5
 801b0f0:	0801b0b5 	.word	0x0801b0b5
 801b0f4:	0801b0b5 	.word	0x0801b0b5
 801b0f8:	0801b239 	.word	0x0801b239
 801b0fc:	0801b163 	.word	0x0801b163
 801b100:	0801b1f3 	.word	0x0801b1f3
 801b104:	0801b0b5 	.word	0x0801b0b5
 801b108:	0801b0b5 	.word	0x0801b0b5
 801b10c:	0801b25b 	.word	0x0801b25b
 801b110:	0801b0b5 	.word	0x0801b0b5
 801b114:	0801b163 	.word	0x0801b163
 801b118:	0801b0b5 	.word	0x0801b0b5
 801b11c:	0801b0b5 	.word	0x0801b0b5
 801b120:	0801b1fb 	.word	0x0801b1fb
 801b124:	6833      	ldr	r3, [r6, #0]
 801b126:	1d1a      	adds	r2, r3, #4
 801b128:	681b      	ldr	r3, [r3, #0]
 801b12a:	6032      	str	r2, [r6, #0]
 801b12c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b130:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801b134:	2301      	movs	r3, #1
 801b136:	e09d      	b.n	801b274 <_printf_i+0x1e8>
 801b138:	6833      	ldr	r3, [r6, #0]
 801b13a:	6820      	ldr	r0, [r4, #0]
 801b13c:	1d19      	adds	r1, r3, #4
 801b13e:	6031      	str	r1, [r6, #0]
 801b140:	0606      	lsls	r6, r0, #24
 801b142:	d501      	bpl.n	801b148 <_printf_i+0xbc>
 801b144:	681d      	ldr	r5, [r3, #0]
 801b146:	e003      	b.n	801b150 <_printf_i+0xc4>
 801b148:	0645      	lsls	r5, r0, #25
 801b14a:	d5fb      	bpl.n	801b144 <_printf_i+0xb8>
 801b14c:	f9b3 5000 	ldrsh.w	r5, [r3]
 801b150:	2d00      	cmp	r5, #0
 801b152:	da03      	bge.n	801b15c <_printf_i+0xd0>
 801b154:	232d      	movs	r3, #45	@ 0x2d
 801b156:	426d      	negs	r5, r5
 801b158:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b15c:	4859      	ldr	r0, [pc, #356]	@ (801b2c4 <_printf_i+0x238>)
 801b15e:	230a      	movs	r3, #10
 801b160:	e011      	b.n	801b186 <_printf_i+0xfa>
 801b162:	6821      	ldr	r1, [r4, #0]
 801b164:	6833      	ldr	r3, [r6, #0]
 801b166:	0608      	lsls	r0, r1, #24
 801b168:	f853 5b04 	ldr.w	r5, [r3], #4
 801b16c:	d402      	bmi.n	801b174 <_printf_i+0xe8>
 801b16e:	0649      	lsls	r1, r1, #25
 801b170:	bf48      	it	mi
 801b172:	b2ad      	uxthmi	r5, r5
 801b174:	2f6f      	cmp	r7, #111	@ 0x6f
 801b176:	4853      	ldr	r0, [pc, #332]	@ (801b2c4 <_printf_i+0x238>)
 801b178:	6033      	str	r3, [r6, #0]
 801b17a:	bf14      	ite	ne
 801b17c:	230a      	movne	r3, #10
 801b17e:	2308      	moveq	r3, #8
 801b180:	2100      	movs	r1, #0
 801b182:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801b186:	6866      	ldr	r6, [r4, #4]
 801b188:	60a6      	str	r6, [r4, #8]
 801b18a:	2e00      	cmp	r6, #0
 801b18c:	bfa2      	ittt	ge
 801b18e:	6821      	ldrge	r1, [r4, #0]
 801b190:	f021 0104 	bicge.w	r1, r1, #4
 801b194:	6021      	strge	r1, [r4, #0]
 801b196:	b90d      	cbnz	r5, 801b19c <_printf_i+0x110>
 801b198:	2e00      	cmp	r6, #0
 801b19a:	d04b      	beq.n	801b234 <_printf_i+0x1a8>
 801b19c:	4616      	mov	r6, r2
 801b19e:	fbb5 f1f3 	udiv	r1, r5, r3
 801b1a2:	fb03 5711 	mls	r7, r3, r1, r5
 801b1a6:	5dc7      	ldrb	r7, [r0, r7]
 801b1a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b1ac:	462f      	mov	r7, r5
 801b1ae:	42bb      	cmp	r3, r7
 801b1b0:	460d      	mov	r5, r1
 801b1b2:	d9f4      	bls.n	801b19e <_printf_i+0x112>
 801b1b4:	2b08      	cmp	r3, #8
 801b1b6:	d10b      	bne.n	801b1d0 <_printf_i+0x144>
 801b1b8:	6823      	ldr	r3, [r4, #0]
 801b1ba:	07df      	lsls	r7, r3, #31
 801b1bc:	d508      	bpl.n	801b1d0 <_printf_i+0x144>
 801b1be:	6923      	ldr	r3, [r4, #16]
 801b1c0:	6861      	ldr	r1, [r4, #4]
 801b1c2:	4299      	cmp	r1, r3
 801b1c4:	bfde      	ittt	le
 801b1c6:	2330      	movle	r3, #48	@ 0x30
 801b1c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b1cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b1d0:	1b92      	subs	r2, r2, r6
 801b1d2:	6122      	str	r2, [r4, #16]
 801b1d4:	f8cd a000 	str.w	sl, [sp]
 801b1d8:	464b      	mov	r3, r9
 801b1da:	aa03      	add	r2, sp, #12
 801b1dc:	4621      	mov	r1, r4
 801b1de:	4640      	mov	r0, r8
 801b1e0:	f7ff fee6 	bl	801afb0 <_printf_common>
 801b1e4:	3001      	adds	r0, #1
 801b1e6:	d14a      	bne.n	801b27e <_printf_i+0x1f2>
 801b1e8:	f04f 30ff 	mov.w	r0, #4294967295
 801b1ec:	b004      	add	sp, #16
 801b1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1f2:	6823      	ldr	r3, [r4, #0]
 801b1f4:	f043 0320 	orr.w	r3, r3, #32
 801b1f8:	6023      	str	r3, [r4, #0]
 801b1fa:	4833      	ldr	r0, [pc, #204]	@ (801b2c8 <_printf_i+0x23c>)
 801b1fc:	2778      	movs	r7, #120	@ 0x78
 801b1fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801b202:	6823      	ldr	r3, [r4, #0]
 801b204:	6831      	ldr	r1, [r6, #0]
 801b206:	061f      	lsls	r7, r3, #24
 801b208:	f851 5b04 	ldr.w	r5, [r1], #4
 801b20c:	d402      	bmi.n	801b214 <_printf_i+0x188>
 801b20e:	065f      	lsls	r7, r3, #25
 801b210:	bf48      	it	mi
 801b212:	b2ad      	uxthmi	r5, r5
 801b214:	6031      	str	r1, [r6, #0]
 801b216:	07d9      	lsls	r1, r3, #31
 801b218:	bf44      	itt	mi
 801b21a:	f043 0320 	orrmi.w	r3, r3, #32
 801b21e:	6023      	strmi	r3, [r4, #0]
 801b220:	b11d      	cbz	r5, 801b22a <_printf_i+0x19e>
 801b222:	2310      	movs	r3, #16
 801b224:	e7ac      	b.n	801b180 <_printf_i+0xf4>
 801b226:	4827      	ldr	r0, [pc, #156]	@ (801b2c4 <_printf_i+0x238>)
 801b228:	e7e9      	b.n	801b1fe <_printf_i+0x172>
 801b22a:	6823      	ldr	r3, [r4, #0]
 801b22c:	f023 0320 	bic.w	r3, r3, #32
 801b230:	6023      	str	r3, [r4, #0]
 801b232:	e7f6      	b.n	801b222 <_printf_i+0x196>
 801b234:	4616      	mov	r6, r2
 801b236:	e7bd      	b.n	801b1b4 <_printf_i+0x128>
 801b238:	6833      	ldr	r3, [r6, #0]
 801b23a:	6825      	ldr	r5, [r4, #0]
 801b23c:	6961      	ldr	r1, [r4, #20]
 801b23e:	1d18      	adds	r0, r3, #4
 801b240:	6030      	str	r0, [r6, #0]
 801b242:	062e      	lsls	r6, r5, #24
 801b244:	681b      	ldr	r3, [r3, #0]
 801b246:	d501      	bpl.n	801b24c <_printf_i+0x1c0>
 801b248:	6019      	str	r1, [r3, #0]
 801b24a:	e002      	b.n	801b252 <_printf_i+0x1c6>
 801b24c:	0668      	lsls	r0, r5, #25
 801b24e:	d5fb      	bpl.n	801b248 <_printf_i+0x1bc>
 801b250:	8019      	strh	r1, [r3, #0]
 801b252:	2300      	movs	r3, #0
 801b254:	6123      	str	r3, [r4, #16]
 801b256:	4616      	mov	r6, r2
 801b258:	e7bc      	b.n	801b1d4 <_printf_i+0x148>
 801b25a:	6833      	ldr	r3, [r6, #0]
 801b25c:	1d1a      	adds	r2, r3, #4
 801b25e:	6032      	str	r2, [r6, #0]
 801b260:	681e      	ldr	r6, [r3, #0]
 801b262:	6862      	ldr	r2, [r4, #4]
 801b264:	2100      	movs	r1, #0
 801b266:	4630      	mov	r0, r6
 801b268:	f7e4 ffd2 	bl	8000210 <memchr>
 801b26c:	b108      	cbz	r0, 801b272 <_printf_i+0x1e6>
 801b26e:	1b80      	subs	r0, r0, r6
 801b270:	6060      	str	r0, [r4, #4]
 801b272:	6863      	ldr	r3, [r4, #4]
 801b274:	6123      	str	r3, [r4, #16]
 801b276:	2300      	movs	r3, #0
 801b278:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b27c:	e7aa      	b.n	801b1d4 <_printf_i+0x148>
 801b27e:	6923      	ldr	r3, [r4, #16]
 801b280:	4632      	mov	r2, r6
 801b282:	4649      	mov	r1, r9
 801b284:	4640      	mov	r0, r8
 801b286:	47d0      	blx	sl
 801b288:	3001      	adds	r0, #1
 801b28a:	d0ad      	beq.n	801b1e8 <_printf_i+0x15c>
 801b28c:	6823      	ldr	r3, [r4, #0]
 801b28e:	079b      	lsls	r3, r3, #30
 801b290:	d413      	bmi.n	801b2ba <_printf_i+0x22e>
 801b292:	68e0      	ldr	r0, [r4, #12]
 801b294:	9b03      	ldr	r3, [sp, #12]
 801b296:	4298      	cmp	r0, r3
 801b298:	bfb8      	it	lt
 801b29a:	4618      	movlt	r0, r3
 801b29c:	e7a6      	b.n	801b1ec <_printf_i+0x160>
 801b29e:	2301      	movs	r3, #1
 801b2a0:	4632      	mov	r2, r6
 801b2a2:	4649      	mov	r1, r9
 801b2a4:	4640      	mov	r0, r8
 801b2a6:	47d0      	blx	sl
 801b2a8:	3001      	adds	r0, #1
 801b2aa:	d09d      	beq.n	801b1e8 <_printf_i+0x15c>
 801b2ac:	3501      	adds	r5, #1
 801b2ae:	68e3      	ldr	r3, [r4, #12]
 801b2b0:	9903      	ldr	r1, [sp, #12]
 801b2b2:	1a5b      	subs	r3, r3, r1
 801b2b4:	42ab      	cmp	r3, r5
 801b2b6:	dcf2      	bgt.n	801b29e <_printf_i+0x212>
 801b2b8:	e7eb      	b.n	801b292 <_printf_i+0x206>
 801b2ba:	2500      	movs	r5, #0
 801b2bc:	f104 0619 	add.w	r6, r4, #25
 801b2c0:	e7f5      	b.n	801b2ae <_printf_i+0x222>
 801b2c2:	bf00      	nop
 801b2c4:	0802392e 	.word	0x0802392e
 801b2c8:	0802393f 	.word	0x0802393f

0801b2cc <std>:
 801b2cc:	2300      	movs	r3, #0
 801b2ce:	b510      	push	{r4, lr}
 801b2d0:	4604      	mov	r4, r0
 801b2d2:	e9c0 3300 	strd	r3, r3, [r0]
 801b2d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b2da:	6083      	str	r3, [r0, #8]
 801b2dc:	8181      	strh	r1, [r0, #12]
 801b2de:	6643      	str	r3, [r0, #100]	@ 0x64
 801b2e0:	81c2      	strh	r2, [r0, #14]
 801b2e2:	6183      	str	r3, [r0, #24]
 801b2e4:	4619      	mov	r1, r3
 801b2e6:	2208      	movs	r2, #8
 801b2e8:	305c      	adds	r0, #92	@ 0x5c
 801b2ea:	f000 fa5d 	bl	801b7a8 <memset>
 801b2ee:	4b0d      	ldr	r3, [pc, #52]	@ (801b324 <std+0x58>)
 801b2f0:	6263      	str	r3, [r4, #36]	@ 0x24
 801b2f2:	4b0d      	ldr	r3, [pc, #52]	@ (801b328 <std+0x5c>)
 801b2f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 801b2f6:	4b0d      	ldr	r3, [pc, #52]	@ (801b32c <std+0x60>)
 801b2f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801b2fa:	4b0d      	ldr	r3, [pc, #52]	@ (801b330 <std+0x64>)
 801b2fc:	6323      	str	r3, [r4, #48]	@ 0x30
 801b2fe:	4b0d      	ldr	r3, [pc, #52]	@ (801b334 <std+0x68>)
 801b300:	6224      	str	r4, [r4, #32]
 801b302:	429c      	cmp	r4, r3
 801b304:	d006      	beq.n	801b314 <std+0x48>
 801b306:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801b30a:	4294      	cmp	r4, r2
 801b30c:	d002      	beq.n	801b314 <std+0x48>
 801b30e:	33d0      	adds	r3, #208	@ 0xd0
 801b310:	429c      	cmp	r4, r3
 801b312:	d105      	bne.n	801b320 <std+0x54>
 801b314:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801b318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b31c:	f000 bb04 	b.w	801b928 <__retarget_lock_init_recursive>
 801b320:	bd10      	pop	{r4, pc}
 801b322:	bf00      	nop
 801b324:	0801b5a5 	.word	0x0801b5a5
 801b328:	0801b5c7 	.word	0x0801b5c7
 801b32c:	0801b5ff 	.word	0x0801b5ff
 801b330:	0801b623 	.word	0x0801b623
 801b334:	200072e4 	.word	0x200072e4

0801b338 <stdio_exit_handler>:
 801b338:	4a02      	ldr	r2, [pc, #8]	@ (801b344 <stdio_exit_handler+0xc>)
 801b33a:	4903      	ldr	r1, [pc, #12]	@ (801b348 <stdio_exit_handler+0x10>)
 801b33c:	4803      	ldr	r0, [pc, #12]	@ (801b34c <stdio_exit_handler+0x14>)
 801b33e:	f000 b87b 	b.w	801b438 <_fwalk_sglue>
 801b342:	bf00      	nop
 801b344:	20000084 	.word	0x20000084
 801b348:	0801d3d5 	.word	0x0801d3d5
 801b34c:	20000094 	.word	0x20000094

0801b350 <cleanup_stdio>:
 801b350:	6841      	ldr	r1, [r0, #4]
 801b352:	4b0c      	ldr	r3, [pc, #48]	@ (801b384 <cleanup_stdio+0x34>)
 801b354:	4299      	cmp	r1, r3
 801b356:	b510      	push	{r4, lr}
 801b358:	4604      	mov	r4, r0
 801b35a:	d001      	beq.n	801b360 <cleanup_stdio+0x10>
 801b35c:	f002 f83a 	bl	801d3d4 <_fflush_r>
 801b360:	68a1      	ldr	r1, [r4, #8]
 801b362:	4b09      	ldr	r3, [pc, #36]	@ (801b388 <cleanup_stdio+0x38>)
 801b364:	4299      	cmp	r1, r3
 801b366:	d002      	beq.n	801b36e <cleanup_stdio+0x1e>
 801b368:	4620      	mov	r0, r4
 801b36a:	f002 f833 	bl	801d3d4 <_fflush_r>
 801b36e:	68e1      	ldr	r1, [r4, #12]
 801b370:	4b06      	ldr	r3, [pc, #24]	@ (801b38c <cleanup_stdio+0x3c>)
 801b372:	4299      	cmp	r1, r3
 801b374:	d004      	beq.n	801b380 <cleanup_stdio+0x30>
 801b376:	4620      	mov	r0, r4
 801b378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b37c:	f002 b82a 	b.w	801d3d4 <_fflush_r>
 801b380:	bd10      	pop	{r4, pc}
 801b382:	bf00      	nop
 801b384:	200072e4 	.word	0x200072e4
 801b388:	2000734c 	.word	0x2000734c
 801b38c:	200073b4 	.word	0x200073b4

0801b390 <global_stdio_init.part.0>:
 801b390:	b510      	push	{r4, lr}
 801b392:	4b0b      	ldr	r3, [pc, #44]	@ (801b3c0 <global_stdio_init.part.0+0x30>)
 801b394:	4c0b      	ldr	r4, [pc, #44]	@ (801b3c4 <global_stdio_init.part.0+0x34>)
 801b396:	4a0c      	ldr	r2, [pc, #48]	@ (801b3c8 <global_stdio_init.part.0+0x38>)
 801b398:	601a      	str	r2, [r3, #0]
 801b39a:	4620      	mov	r0, r4
 801b39c:	2200      	movs	r2, #0
 801b39e:	2104      	movs	r1, #4
 801b3a0:	f7ff ff94 	bl	801b2cc <std>
 801b3a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801b3a8:	2201      	movs	r2, #1
 801b3aa:	2109      	movs	r1, #9
 801b3ac:	f7ff ff8e 	bl	801b2cc <std>
 801b3b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801b3b4:	2202      	movs	r2, #2
 801b3b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b3ba:	2112      	movs	r1, #18
 801b3bc:	f7ff bf86 	b.w	801b2cc <std>
 801b3c0:	2000741c 	.word	0x2000741c
 801b3c4:	200072e4 	.word	0x200072e4
 801b3c8:	0801b339 	.word	0x0801b339

0801b3cc <__sfp_lock_acquire>:
 801b3cc:	4801      	ldr	r0, [pc, #4]	@ (801b3d4 <__sfp_lock_acquire+0x8>)
 801b3ce:	f000 baac 	b.w	801b92a <__retarget_lock_acquire_recursive>
 801b3d2:	bf00      	nop
 801b3d4:	20007425 	.word	0x20007425

0801b3d8 <__sfp_lock_release>:
 801b3d8:	4801      	ldr	r0, [pc, #4]	@ (801b3e0 <__sfp_lock_release+0x8>)
 801b3da:	f000 baa7 	b.w	801b92c <__retarget_lock_release_recursive>
 801b3de:	bf00      	nop
 801b3e0:	20007425 	.word	0x20007425

0801b3e4 <__sinit>:
 801b3e4:	b510      	push	{r4, lr}
 801b3e6:	4604      	mov	r4, r0
 801b3e8:	f7ff fff0 	bl	801b3cc <__sfp_lock_acquire>
 801b3ec:	6a23      	ldr	r3, [r4, #32]
 801b3ee:	b11b      	cbz	r3, 801b3f8 <__sinit+0x14>
 801b3f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b3f4:	f7ff bff0 	b.w	801b3d8 <__sfp_lock_release>
 801b3f8:	4b04      	ldr	r3, [pc, #16]	@ (801b40c <__sinit+0x28>)
 801b3fa:	6223      	str	r3, [r4, #32]
 801b3fc:	4b04      	ldr	r3, [pc, #16]	@ (801b410 <__sinit+0x2c>)
 801b3fe:	681b      	ldr	r3, [r3, #0]
 801b400:	2b00      	cmp	r3, #0
 801b402:	d1f5      	bne.n	801b3f0 <__sinit+0xc>
 801b404:	f7ff ffc4 	bl	801b390 <global_stdio_init.part.0>
 801b408:	e7f2      	b.n	801b3f0 <__sinit+0xc>
 801b40a:	bf00      	nop
 801b40c:	0801b351 	.word	0x0801b351
 801b410:	2000741c 	.word	0x2000741c

0801b414 <fiprintf>:
 801b414:	b40e      	push	{r1, r2, r3}
 801b416:	b503      	push	{r0, r1, lr}
 801b418:	4601      	mov	r1, r0
 801b41a:	ab03      	add	r3, sp, #12
 801b41c:	4805      	ldr	r0, [pc, #20]	@ (801b434 <fiprintf+0x20>)
 801b41e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b422:	6800      	ldr	r0, [r0, #0]
 801b424:	9301      	str	r3, [sp, #4]
 801b426:	f001 fe39 	bl	801d09c <_vfiprintf_r>
 801b42a:	b002      	add	sp, #8
 801b42c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b430:	b003      	add	sp, #12
 801b432:	4770      	bx	lr
 801b434:	20000090 	.word	0x20000090

0801b438 <_fwalk_sglue>:
 801b438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b43c:	4607      	mov	r7, r0
 801b43e:	4688      	mov	r8, r1
 801b440:	4614      	mov	r4, r2
 801b442:	2600      	movs	r6, #0
 801b444:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b448:	f1b9 0901 	subs.w	r9, r9, #1
 801b44c:	d505      	bpl.n	801b45a <_fwalk_sglue+0x22>
 801b44e:	6824      	ldr	r4, [r4, #0]
 801b450:	2c00      	cmp	r4, #0
 801b452:	d1f7      	bne.n	801b444 <_fwalk_sglue+0xc>
 801b454:	4630      	mov	r0, r6
 801b456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b45a:	89ab      	ldrh	r3, [r5, #12]
 801b45c:	2b01      	cmp	r3, #1
 801b45e:	d907      	bls.n	801b470 <_fwalk_sglue+0x38>
 801b460:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b464:	3301      	adds	r3, #1
 801b466:	d003      	beq.n	801b470 <_fwalk_sglue+0x38>
 801b468:	4629      	mov	r1, r5
 801b46a:	4638      	mov	r0, r7
 801b46c:	47c0      	blx	r8
 801b46e:	4306      	orrs	r6, r0
 801b470:	3568      	adds	r5, #104	@ 0x68
 801b472:	e7e9      	b.n	801b448 <_fwalk_sglue+0x10>

0801b474 <iprintf>:
 801b474:	b40f      	push	{r0, r1, r2, r3}
 801b476:	b507      	push	{r0, r1, r2, lr}
 801b478:	4906      	ldr	r1, [pc, #24]	@ (801b494 <iprintf+0x20>)
 801b47a:	ab04      	add	r3, sp, #16
 801b47c:	6808      	ldr	r0, [r1, #0]
 801b47e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b482:	6881      	ldr	r1, [r0, #8]
 801b484:	9301      	str	r3, [sp, #4]
 801b486:	f001 fe09 	bl	801d09c <_vfiprintf_r>
 801b48a:	b003      	add	sp, #12
 801b48c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b490:	b004      	add	sp, #16
 801b492:	4770      	bx	lr
 801b494:	20000090 	.word	0x20000090

0801b498 <putchar>:
 801b498:	4b02      	ldr	r3, [pc, #8]	@ (801b4a4 <putchar+0xc>)
 801b49a:	4601      	mov	r1, r0
 801b49c:	6818      	ldr	r0, [r3, #0]
 801b49e:	6882      	ldr	r2, [r0, #8]
 801b4a0:	f002 b822 	b.w	801d4e8 <_putc_r>
 801b4a4:	20000090 	.word	0x20000090

0801b4a8 <_puts_r>:
 801b4a8:	6a03      	ldr	r3, [r0, #32]
 801b4aa:	b570      	push	{r4, r5, r6, lr}
 801b4ac:	6884      	ldr	r4, [r0, #8]
 801b4ae:	4605      	mov	r5, r0
 801b4b0:	460e      	mov	r6, r1
 801b4b2:	b90b      	cbnz	r3, 801b4b8 <_puts_r+0x10>
 801b4b4:	f7ff ff96 	bl	801b3e4 <__sinit>
 801b4b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b4ba:	07db      	lsls	r3, r3, #31
 801b4bc:	d405      	bmi.n	801b4ca <_puts_r+0x22>
 801b4be:	89a3      	ldrh	r3, [r4, #12]
 801b4c0:	0598      	lsls	r0, r3, #22
 801b4c2:	d402      	bmi.n	801b4ca <_puts_r+0x22>
 801b4c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b4c6:	f000 fa30 	bl	801b92a <__retarget_lock_acquire_recursive>
 801b4ca:	89a3      	ldrh	r3, [r4, #12]
 801b4cc:	0719      	lsls	r1, r3, #28
 801b4ce:	d502      	bpl.n	801b4d6 <_puts_r+0x2e>
 801b4d0:	6923      	ldr	r3, [r4, #16]
 801b4d2:	2b00      	cmp	r3, #0
 801b4d4:	d135      	bne.n	801b542 <_puts_r+0x9a>
 801b4d6:	4621      	mov	r1, r4
 801b4d8:	4628      	mov	r0, r5
 801b4da:	f000 f8e5 	bl	801b6a8 <__swsetup_r>
 801b4de:	b380      	cbz	r0, 801b542 <_puts_r+0x9a>
 801b4e0:	f04f 35ff 	mov.w	r5, #4294967295
 801b4e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b4e6:	07da      	lsls	r2, r3, #31
 801b4e8:	d405      	bmi.n	801b4f6 <_puts_r+0x4e>
 801b4ea:	89a3      	ldrh	r3, [r4, #12]
 801b4ec:	059b      	lsls	r3, r3, #22
 801b4ee:	d402      	bmi.n	801b4f6 <_puts_r+0x4e>
 801b4f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b4f2:	f000 fa1b 	bl	801b92c <__retarget_lock_release_recursive>
 801b4f6:	4628      	mov	r0, r5
 801b4f8:	bd70      	pop	{r4, r5, r6, pc}
 801b4fa:	2b00      	cmp	r3, #0
 801b4fc:	da04      	bge.n	801b508 <_puts_r+0x60>
 801b4fe:	69a2      	ldr	r2, [r4, #24]
 801b500:	429a      	cmp	r2, r3
 801b502:	dc17      	bgt.n	801b534 <_puts_r+0x8c>
 801b504:	290a      	cmp	r1, #10
 801b506:	d015      	beq.n	801b534 <_puts_r+0x8c>
 801b508:	6823      	ldr	r3, [r4, #0]
 801b50a:	1c5a      	adds	r2, r3, #1
 801b50c:	6022      	str	r2, [r4, #0]
 801b50e:	7019      	strb	r1, [r3, #0]
 801b510:	68a3      	ldr	r3, [r4, #8]
 801b512:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b516:	3b01      	subs	r3, #1
 801b518:	60a3      	str	r3, [r4, #8]
 801b51a:	2900      	cmp	r1, #0
 801b51c:	d1ed      	bne.n	801b4fa <_puts_r+0x52>
 801b51e:	2b00      	cmp	r3, #0
 801b520:	da11      	bge.n	801b546 <_puts_r+0x9e>
 801b522:	4622      	mov	r2, r4
 801b524:	210a      	movs	r1, #10
 801b526:	4628      	mov	r0, r5
 801b528:	f000 f87f 	bl	801b62a <__swbuf_r>
 801b52c:	3001      	adds	r0, #1
 801b52e:	d0d7      	beq.n	801b4e0 <_puts_r+0x38>
 801b530:	250a      	movs	r5, #10
 801b532:	e7d7      	b.n	801b4e4 <_puts_r+0x3c>
 801b534:	4622      	mov	r2, r4
 801b536:	4628      	mov	r0, r5
 801b538:	f000 f877 	bl	801b62a <__swbuf_r>
 801b53c:	3001      	adds	r0, #1
 801b53e:	d1e7      	bne.n	801b510 <_puts_r+0x68>
 801b540:	e7ce      	b.n	801b4e0 <_puts_r+0x38>
 801b542:	3e01      	subs	r6, #1
 801b544:	e7e4      	b.n	801b510 <_puts_r+0x68>
 801b546:	6823      	ldr	r3, [r4, #0]
 801b548:	1c5a      	adds	r2, r3, #1
 801b54a:	6022      	str	r2, [r4, #0]
 801b54c:	220a      	movs	r2, #10
 801b54e:	701a      	strb	r2, [r3, #0]
 801b550:	e7ee      	b.n	801b530 <_puts_r+0x88>
	...

0801b554 <puts>:
 801b554:	4b02      	ldr	r3, [pc, #8]	@ (801b560 <puts+0xc>)
 801b556:	4601      	mov	r1, r0
 801b558:	6818      	ldr	r0, [r3, #0]
 801b55a:	f7ff bfa5 	b.w	801b4a8 <_puts_r>
 801b55e:	bf00      	nop
 801b560:	20000090 	.word	0x20000090

0801b564 <siprintf>:
 801b564:	b40e      	push	{r1, r2, r3}
 801b566:	b500      	push	{lr}
 801b568:	b09c      	sub	sp, #112	@ 0x70
 801b56a:	ab1d      	add	r3, sp, #116	@ 0x74
 801b56c:	9002      	str	r0, [sp, #8]
 801b56e:	9006      	str	r0, [sp, #24]
 801b570:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801b574:	4809      	ldr	r0, [pc, #36]	@ (801b59c <siprintf+0x38>)
 801b576:	9107      	str	r1, [sp, #28]
 801b578:	9104      	str	r1, [sp, #16]
 801b57a:	4909      	ldr	r1, [pc, #36]	@ (801b5a0 <siprintf+0x3c>)
 801b57c:	f853 2b04 	ldr.w	r2, [r3], #4
 801b580:	9105      	str	r1, [sp, #20]
 801b582:	6800      	ldr	r0, [r0, #0]
 801b584:	9301      	str	r3, [sp, #4]
 801b586:	a902      	add	r1, sp, #8
 801b588:	f001 fc62 	bl	801ce50 <_svfiprintf_r>
 801b58c:	9b02      	ldr	r3, [sp, #8]
 801b58e:	2200      	movs	r2, #0
 801b590:	701a      	strb	r2, [r3, #0]
 801b592:	b01c      	add	sp, #112	@ 0x70
 801b594:	f85d eb04 	ldr.w	lr, [sp], #4
 801b598:	b003      	add	sp, #12
 801b59a:	4770      	bx	lr
 801b59c:	20000090 	.word	0x20000090
 801b5a0:	ffff0208 	.word	0xffff0208

0801b5a4 <__sread>:
 801b5a4:	b510      	push	{r4, lr}
 801b5a6:	460c      	mov	r4, r1
 801b5a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5ac:	f000 f95e 	bl	801b86c <_read_r>
 801b5b0:	2800      	cmp	r0, #0
 801b5b2:	bfab      	itete	ge
 801b5b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b5b6:	89a3      	ldrhlt	r3, [r4, #12]
 801b5b8:	181b      	addge	r3, r3, r0
 801b5ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b5be:	bfac      	ite	ge
 801b5c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b5c2:	81a3      	strhlt	r3, [r4, #12]
 801b5c4:	bd10      	pop	{r4, pc}

0801b5c6 <__swrite>:
 801b5c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b5ca:	461f      	mov	r7, r3
 801b5cc:	898b      	ldrh	r3, [r1, #12]
 801b5ce:	05db      	lsls	r3, r3, #23
 801b5d0:	4605      	mov	r5, r0
 801b5d2:	460c      	mov	r4, r1
 801b5d4:	4616      	mov	r6, r2
 801b5d6:	d505      	bpl.n	801b5e4 <__swrite+0x1e>
 801b5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5dc:	2302      	movs	r3, #2
 801b5de:	2200      	movs	r2, #0
 801b5e0:	f000 f932 	bl	801b848 <_lseek_r>
 801b5e4:	89a3      	ldrh	r3, [r4, #12]
 801b5e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b5ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b5ee:	81a3      	strh	r3, [r4, #12]
 801b5f0:	4632      	mov	r2, r6
 801b5f2:	463b      	mov	r3, r7
 801b5f4:	4628      	mov	r0, r5
 801b5f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b5fa:	f000 b959 	b.w	801b8b0 <_write_r>

0801b5fe <__sseek>:
 801b5fe:	b510      	push	{r4, lr}
 801b600:	460c      	mov	r4, r1
 801b602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b606:	f000 f91f 	bl	801b848 <_lseek_r>
 801b60a:	1c43      	adds	r3, r0, #1
 801b60c:	89a3      	ldrh	r3, [r4, #12]
 801b60e:	bf15      	itete	ne
 801b610:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b612:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b616:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b61a:	81a3      	strheq	r3, [r4, #12]
 801b61c:	bf18      	it	ne
 801b61e:	81a3      	strhne	r3, [r4, #12]
 801b620:	bd10      	pop	{r4, pc}

0801b622 <__sclose>:
 801b622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b626:	f000 b8ff 	b.w	801b828 <_close_r>

0801b62a <__swbuf_r>:
 801b62a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b62c:	460e      	mov	r6, r1
 801b62e:	4614      	mov	r4, r2
 801b630:	4605      	mov	r5, r0
 801b632:	b118      	cbz	r0, 801b63c <__swbuf_r+0x12>
 801b634:	6a03      	ldr	r3, [r0, #32]
 801b636:	b90b      	cbnz	r3, 801b63c <__swbuf_r+0x12>
 801b638:	f7ff fed4 	bl	801b3e4 <__sinit>
 801b63c:	69a3      	ldr	r3, [r4, #24]
 801b63e:	60a3      	str	r3, [r4, #8]
 801b640:	89a3      	ldrh	r3, [r4, #12]
 801b642:	071a      	lsls	r2, r3, #28
 801b644:	d501      	bpl.n	801b64a <__swbuf_r+0x20>
 801b646:	6923      	ldr	r3, [r4, #16]
 801b648:	b943      	cbnz	r3, 801b65c <__swbuf_r+0x32>
 801b64a:	4621      	mov	r1, r4
 801b64c:	4628      	mov	r0, r5
 801b64e:	f000 f82b 	bl	801b6a8 <__swsetup_r>
 801b652:	b118      	cbz	r0, 801b65c <__swbuf_r+0x32>
 801b654:	f04f 37ff 	mov.w	r7, #4294967295
 801b658:	4638      	mov	r0, r7
 801b65a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b65c:	6823      	ldr	r3, [r4, #0]
 801b65e:	6922      	ldr	r2, [r4, #16]
 801b660:	1a98      	subs	r0, r3, r2
 801b662:	6963      	ldr	r3, [r4, #20]
 801b664:	b2f6      	uxtb	r6, r6
 801b666:	4283      	cmp	r3, r0
 801b668:	4637      	mov	r7, r6
 801b66a:	dc05      	bgt.n	801b678 <__swbuf_r+0x4e>
 801b66c:	4621      	mov	r1, r4
 801b66e:	4628      	mov	r0, r5
 801b670:	f001 feb0 	bl	801d3d4 <_fflush_r>
 801b674:	2800      	cmp	r0, #0
 801b676:	d1ed      	bne.n	801b654 <__swbuf_r+0x2a>
 801b678:	68a3      	ldr	r3, [r4, #8]
 801b67a:	3b01      	subs	r3, #1
 801b67c:	60a3      	str	r3, [r4, #8]
 801b67e:	6823      	ldr	r3, [r4, #0]
 801b680:	1c5a      	adds	r2, r3, #1
 801b682:	6022      	str	r2, [r4, #0]
 801b684:	701e      	strb	r6, [r3, #0]
 801b686:	6962      	ldr	r2, [r4, #20]
 801b688:	1c43      	adds	r3, r0, #1
 801b68a:	429a      	cmp	r2, r3
 801b68c:	d004      	beq.n	801b698 <__swbuf_r+0x6e>
 801b68e:	89a3      	ldrh	r3, [r4, #12]
 801b690:	07db      	lsls	r3, r3, #31
 801b692:	d5e1      	bpl.n	801b658 <__swbuf_r+0x2e>
 801b694:	2e0a      	cmp	r6, #10
 801b696:	d1df      	bne.n	801b658 <__swbuf_r+0x2e>
 801b698:	4621      	mov	r1, r4
 801b69a:	4628      	mov	r0, r5
 801b69c:	f001 fe9a 	bl	801d3d4 <_fflush_r>
 801b6a0:	2800      	cmp	r0, #0
 801b6a2:	d0d9      	beq.n	801b658 <__swbuf_r+0x2e>
 801b6a4:	e7d6      	b.n	801b654 <__swbuf_r+0x2a>
	...

0801b6a8 <__swsetup_r>:
 801b6a8:	b538      	push	{r3, r4, r5, lr}
 801b6aa:	4b29      	ldr	r3, [pc, #164]	@ (801b750 <__swsetup_r+0xa8>)
 801b6ac:	4605      	mov	r5, r0
 801b6ae:	6818      	ldr	r0, [r3, #0]
 801b6b0:	460c      	mov	r4, r1
 801b6b2:	b118      	cbz	r0, 801b6bc <__swsetup_r+0x14>
 801b6b4:	6a03      	ldr	r3, [r0, #32]
 801b6b6:	b90b      	cbnz	r3, 801b6bc <__swsetup_r+0x14>
 801b6b8:	f7ff fe94 	bl	801b3e4 <__sinit>
 801b6bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b6c0:	0719      	lsls	r1, r3, #28
 801b6c2:	d422      	bmi.n	801b70a <__swsetup_r+0x62>
 801b6c4:	06da      	lsls	r2, r3, #27
 801b6c6:	d407      	bmi.n	801b6d8 <__swsetup_r+0x30>
 801b6c8:	2209      	movs	r2, #9
 801b6ca:	602a      	str	r2, [r5, #0]
 801b6cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b6d0:	81a3      	strh	r3, [r4, #12]
 801b6d2:	f04f 30ff 	mov.w	r0, #4294967295
 801b6d6:	e033      	b.n	801b740 <__swsetup_r+0x98>
 801b6d8:	0758      	lsls	r0, r3, #29
 801b6da:	d512      	bpl.n	801b702 <__swsetup_r+0x5a>
 801b6dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b6de:	b141      	cbz	r1, 801b6f2 <__swsetup_r+0x4a>
 801b6e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b6e4:	4299      	cmp	r1, r3
 801b6e6:	d002      	beq.n	801b6ee <__swsetup_r+0x46>
 801b6e8:	4628      	mov	r0, r5
 801b6ea:	f000 ff81 	bl	801c5f0 <_free_r>
 801b6ee:	2300      	movs	r3, #0
 801b6f0:	6363      	str	r3, [r4, #52]	@ 0x34
 801b6f2:	89a3      	ldrh	r3, [r4, #12]
 801b6f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b6f8:	81a3      	strh	r3, [r4, #12]
 801b6fa:	2300      	movs	r3, #0
 801b6fc:	6063      	str	r3, [r4, #4]
 801b6fe:	6923      	ldr	r3, [r4, #16]
 801b700:	6023      	str	r3, [r4, #0]
 801b702:	89a3      	ldrh	r3, [r4, #12]
 801b704:	f043 0308 	orr.w	r3, r3, #8
 801b708:	81a3      	strh	r3, [r4, #12]
 801b70a:	6923      	ldr	r3, [r4, #16]
 801b70c:	b94b      	cbnz	r3, 801b722 <__swsetup_r+0x7a>
 801b70e:	89a3      	ldrh	r3, [r4, #12]
 801b710:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b714:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b718:	d003      	beq.n	801b722 <__swsetup_r+0x7a>
 801b71a:	4621      	mov	r1, r4
 801b71c:	4628      	mov	r0, r5
 801b71e:	f001 fea7 	bl	801d470 <__smakebuf_r>
 801b722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b726:	f013 0201 	ands.w	r2, r3, #1
 801b72a:	d00a      	beq.n	801b742 <__swsetup_r+0x9a>
 801b72c:	2200      	movs	r2, #0
 801b72e:	60a2      	str	r2, [r4, #8]
 801b730:	6962      	ldr	r2, [r4, #20]
 801b732:	4252      	negs	r2, r2
 801b734:	61a2      	str	r2, [r4, #24]
 801b736:	6922      	ldr	r2, [r4, #16]
 801b738:	b942      	cbnz	r2, 801b74c <__swsetup_r+0xa4>
 801b73a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b73e:	d1c5      	bne.n	801b6cc <__swsetup_r+0x24>
 801b740:	bd38      	pop	{r3, r4, r5, pc}
 801b742:	0799      	lsls	r1, r3, #30
 801b744:	bf58      	it	pl
 801b746:	6962      	ldrpl	r2, [r4, #20]
 801b748:	60a2      	str	r2, [r4, #8]
 801b74a:	e7f4      	b.n	801b736 <__swsetup_r+0x8e>
 801b74c:	2000      	movs	r0, #0
 801b74e:	e7f7      	b.n	801b740 <__swsetup_r+0x98>
 801b750:	20000090 	.word	0x20000090

0801b754 <memcmp>:
 801b754:	b510      	push	{r4, lr}
 801b756:	3901      	subs	r1, #1
 801b758:	4402      	add	r2, r0
 801b75a:	4290      	cmp	r0, r2
 801b75c:	d101      	bne.n	801b762 <memcmp+0xe>
 801b75e:	2000      	movs	r0, #0
 801b760:	e005      	b.n	801b76e <memcmp+0x1a>
 801b762:	7803      	ldrb	r3, [r0, #0]
 801b764:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b768:	42a3      	cmp	r3, r4
 801b76a:	d001      	beq.n	801b770 <memcmp+0x1c>
 801b76c:	1b18      	subs	r0, r3, r4
 801b76e:	bd10      	pop	{r4, pc}
 801b770:	3001      	adds	r0, #1
 801b772:	e7f2      	b.n	801b75a <memcmp+0x6>

0801b774 <memmove>:
 801b774:	4288      	cmp	r0, r1
 801b776:	b510      	push	{r4, lr}
 801b778:	eb01 0402 	add.w	r4, r1, r2
 801b77c:	d902      	bls.n	801b784 <memmove+0x10>
 801b77e:	4284      	cmp	r4, r0
 801b780:	4623      	mov	r3, r4
 801b782:	d807      	bhi.n	801b794 <memmove+0x20>
 801b784:	1e43      	subs	r3, r0, #1
 801b786:	42a1      	cmp	r1, r4
 801b788:	d008      	beq.n	801b79c <memmove+0x28>
 801b78a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b78e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b792:	e7f8      	b.n	801b786 <memmove+0x12>
 801b794:	4402      	add	r2, r0
 801b796:	4601      	mov	r1, r0
 801b798:	428a      	cmp	r2, r1
 801b79a:	d100      	bne.n	801b79e <memmove+0x2a>
 801b79c:	bd10      	pop	{r4, pc}
 801b79e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b7a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b7a6:	e7f7      	b.n	801b798 <memmove+0x24>

0801b7a8 <memset>:
 801b7a8:	4402      	add	r2, r0
 801b7aa:	4603      	mov	r3, r0
 801b7ac:	4293      	cmp	r3, r2
 801b7ae:	d100      	bne.n	801b7b2 <memset+0xa>
 801b7b0:	4770      	bx	lr
 801b7b2:	f803 1b01 	strb.w	r1, [r3], #1
 801b7b6:	e7f9      	b.n	801b7ac <memset+0x4>

0801b7b8 <strncasecmp>:
 801b7b8:	b570      	push	{r4, r5, r6, lr}
 801b7ba:	4e0e      	ldr	r6, [pc, #56]	@ (801b7f4 <strncasecmp+0x3c>)
 801b7bc:	4605      	mov	r5, r0
 801b7be:	440a      	add	r2, r1
 801b7c0:	428a      	cmp	r2, r1
 801b7c2:	d101      	bne.n	801b7c8 <strncasecmp+0x10>
 801b7c4:	2000      	movs	r0, #0
 801b7c6:	e013      	b.n	801b7f0 <strncasecmp+0x38>
 801b7c8:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b7cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b7d0:	5cf0      	ldrb	r0, [r6, r3]
 801b7d2:	f000 0003 	and.w	r0, r0, #3
 801b7d6:	2801      	cmp	r0, #1
 801b7d8:	5d30      	ldrb	r0, [r6, r4]
 801b7da:	f000 0003 	and.w	r0, r0, #3
 801b7de:	bf08      	it	eq
 801b7e0:	3320      	addeq	r3, #32
 801b7e2:	2801      	cmp	r0, #1
 801b7e4:	bf08      	it	eq
 801b7e6:	3420      	addeq	r4, #32
 801b7e8:	1b18      	subs	r0, r3, r4
 801b7ea:	d101      	bne.n	801b7f0 <strncasecmp+0x38>
 801b7ec:	2c00      	cmp	r4, #0
 801b7ee:	d1e7      	bne.n	801b7c0 <strncasecmp+0x8>
 801b7f0:	bd70      	pop	{r4, r5, r6, pc}
 801b7f2:	bf00      	nop
 801b7f4:	08023b39 	.word	0x08023b39

0801b7f8 <strncpy>:
 801b7f8:	b510      	push	{r4, lr}
 801b7fa:	3901      	subs	r1, #1
 801b7fc:	4603      	mov	r3, r0
 801b7fe:	b132      	cbz	r2, 801b80e <strncpy+0x16>
 801b800:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b804:	f803 4b01 	strb.w	r4, [r3], #1
 801b808:	3a01      	subs	r2, #1
 801b80a:	2c00      	cmp	r4, #0
 801b80c:	d1f7      	bne.n	801b7fe <strncpy+0x6>
 801b80e:	441a      	add	r2, r3
 801b810:	2100      	movs	r1, #0
 801b812:	4293      	cmp	r3, r2
 801b814:	d100      	bne.n	801b818 <strncpy+0x20>
 801b816:	bd10      	pop	{r4, pc}
 801b818:	f803 1b01 	strb.w	r1, [r3], #1
 801b81c:	e7f9      	b.n	801b812 <strncpy+0x1a>
	...

0801b820 <_localeconv_r>:
 801b820:	4800      	ldr	r0, [pc, #0]	@ (801b824 <_localeconv_r+0x4>)
 801b822:	4770      	bx	lr
 801b824:	200001d0 	.word	0x200001d0

0801b828 <_close_r>:
 801b828:	b538      	push	{r3, r4, r5, lr}
 801b82a:	4d06      	ldr	r5, [pc, #24]	@ (801b844 <_close_r+0x1c>)
 801b82c:	2300      	movs	r3, #0
 801b82e:	4604      	mov	r4, r0
 801b830:	4608      	mov	r0, r1
 801b832:	602b      	str	r3, [r5, #0]
 801b834:	f7e7 f95e 	bl	8002af4 <_close>
 801b838:	1c43      	adds	r3, r0, #1
 801b83a:	d102      	bne.n	801b842 <_close_r+0x1a>
 801b83c:	682b      	ldr	r3, [r5, #0]
 801b83e:	b103      	cbz	r3, 801b842 <_close_r+0x1a>
 801b840:	6023      	str	r3, [r4, #0]
 801b842:	bd38      	pop	{r3, r4, r5, pc}
 801b844:	20007420 	.word	0x20007420

0801b848 <_lseek_r>:
 801b848:	b538      	push	{r3, r4, r5, lr}
 801b84a:	4d07      	ldr	r5, [pc, #28]	@ (801b868 <_lseek_r+0x20>)
 801b84c:	4604      	mov	r4, r0
 801b84e:	4608      	mov	r0, r1
 801b850:	4611      	mov	r1, r2
 801b852:	2200      	movs	r2, #0
 801b854:	602a      	str	r2, [r5, #0]
 801b856:	461a      	mov	r2, r3
 801b858:	f7e7 f973 	bl	8002b42 <_lseek>
 801b85c:	1c43      	adds	r3, r0, #1
 801b85e:	d102      	bne.n	801b866 <_lseek_r+0x1e>
 801b860:	682b      	ldr	r3, [r5, #0]
 801b862:	b103      	cbz	r3, 801b866 <_lseek_r+0x1e>
 801b864:	6023      	str	r3, [r4, #0]
 801b866:	bd38      	pop	{r3, r4, r5, pc}
 801b868:	20007420 	.word	0x20007420

0801b86c <_read_r>:
 801b86c:	b538      	push	{r3, r4, r5, lr}
 801b86e:	4d07      	ldr	r5, [pc, #28]	@ (801b88c <_read_r+0x20>)
 801b870:	4604      	mov	r4, r0
 801b872:	4608      	mov	r0, r1
 801b874:	4611      	mov	r1, r2
 801b876:	2200      	movs	r2, #0
 801b878:	602a      	str	r2, [r5, #0]
 801b87a:	461a      	mov	r2, r3
 801b87c:	f7e7 f901 	bl	8002a82 <_read>
 801b880:	1c43      	adds	r3, r0, #1
 801b882:	d102      	bne.n	801b88a <_read_r+0x1e>
 801b884:	682b      	ldr	r3, [r5, #0]
 801b886:	b103      	cbz	r3, 801b88a <_read_r+0x1e>
 801b888:	6023      	str	r3, [r4, #0]
 801b88a:	bd38      	pop	{r3, r4, r5, pc}
 801b88c:	20007420 	.word	0x20007420

0801b890 <_sbrk_r>:
 801b890:	b538      	push	{r3, r4, r5, lr}
 801b892:	4d06      	ldr	r5, [pc, #24]	@ (801b8ac <_sbrk_r+0x1c>)
 801b894:	2300      	movs	r3, #0
 801b896:	4604      	mov	r4, r0
 801b898:	4608      	mov	r0, r1
 801b89a:	602b      	str	r3, [r5, #0]
 801b89c:	f7e7 f95e 	bl	8002b5c <_sbrk>
 801b8a0:	1c43      	adds	r3, r0, #1
 801b8a2:	d102      	bne.n	801b8aa <_sbrk_r+0x1a>
 801b8a4:	682b      	ldr	r3, [r5, #0]
 801b8a6:	b103      	cbz	r3, 801b8aa <_sbrk_r+0x1a>
 801b8a8:	6023      	str	r3, [r4, #0]
 801b8aa:	bd38      	pop	{r3, r4, r5, pc}
 801b8ac:	20007420 	.word	0x20007420

0801b8b0 <_write_r>:
 801b8b0:	b538      	push	{r3, r4, r5, lr}
 801b8b2:	4d07      	ldr	r5, [pc, #28]	@ (801b8d0 <_write_r+0x20>)
 801b8b4:	4604      	mov	r4, r0
 801b8b6:	4608      	mov	r0, r1
 801b8b8:	4611      	mov	r1, r2
 801b8ba:	2200      	movs	r2, #0
 801b8bc:	602a      	str	r2, [r5, #0]
 801b8be:	461a      	mov	r2, r3
 801b8c0:	f7e7 f8fc 	bl	8002abc <_write>
 801b8c4:	1c43      	adds	r3, r0, #1
 801b8c6:	d102      	bne.n	801b8ce <_write_r+0x1e>
 801b8c8:	682b      	ldr	r3, [r5, #0]
 801b8ca:	b103      	cbz	r3, 801b8ce <_write_r+0x1e>
 801b8cc:	6023      	str	r3, [r4, #0]
 801b8ce:	bd38      	pop	{r3, r4, r5, pc}
 801b8d0:	20007420 	.word	0x20007420

0801b8d4 <__errno>:
 801b8d4:	4b01      	ldr	r3, [pc, #4]	@ (801b8dc <__errno+0x8>)
 801b8d6:	6818      	ldr	r0, [r3, #0]
 801b8d8:	4770      	bx	lr
 801b8da:	bf00      	nop
 801b8dc:	20000090 	.word	0x20000090

0801b8e0 <__libc_init_array>:
 801b8e0:	b570      	push	{r4, r5, r6, lr}
 801b8e2:	4d0d      	ldr	r5, [pc, #52]	@ (801b918 <__libc_init_array+0x38>)
 801b8e4:	4c0d      	ldr	r4, [pc, #52]	@ (801b91c <__libc_init_array+0x3c>)
 801b8e6:	1b64      	subs	r4, r4, r5
 801b8e8:	10a4      	asrs	r4, r4, #2
 801b8ea:	2600      	movs	r6, #0
 801b8ec:	42a6      	cmp	r6, r4
 801b8ee:	d109      	bne.n	801b904 <__libc_init_array+0x24>
 801b8f0:	4d0b      	ldr	r5, [pc, #44]	@ (801b920 <__libc_init_array+0x40>)
 801b8f2:	4c0c      	ldr	r4, [pc, #48]	@ (801b924 <__libc_init_array+0x44>)
 801b8f4:	f001 feb2 	bl	801d65c <_init>
 801b8f8:	1b64      	subs	r4, r4, r5
 801b8fa:	10a4      	asrs	r4, r4, #2
 801b8fc:	2600      	movs	r6, #0
 801b8fe:	42a6      	cmp	r6, r4
 801b900:	d105      	bne.n	801b90e <__libc_init_array+0x2e>
 801b902:	bd70      	pop	{r4, r5, r6, pc}
 801b904:	f855 3b04 	ldr.w	r3, [r5], #4
 801b908:	4798      	blx	r3
 801b90a:	3601      	adds	r6, #1
 801b90c:	e7ee      	b.n	801b8ec <__libc_init_array+0xc>
 801b90e:	f855 3b04 	ldr.w	r3, [r5], #4
 801b912:	4798      	blx	r3
 801b914:	3601      	adds	r6, #1
 801b916:	e7f2      	b.n	801b8fe <__libc_init_array+0x1e>
 801b918:	08023c5c 	.word	0x08023c5c
 801b91c:	08023c5c 	.word	0x08023c5c
 801b920:	08023c5c 	.word	0x08023c5c
 801b924:	08023c60 	.word	0x08023c60

0801b928 <__retarget_lock_init_recursive>:
 801b928:	4770      	bx	lr

0801b92a <__retarget_lock_acquire_recursive>:
 801b92a:	4770      	bx	lr

0801b92c <__retarget_lock_release_recursive>:
 801b92c:	4770      	bx	lr

0801b92e <memcpy>:
 801b92e:	440a      	add	r2, r1
 801b930:	4291      	cmp	r1, r2
 801b932:	f100 33ff 	add.w	r3, r0, #4294967295
 801b936:	d100      	bne.n	801b93a <memcpy+0xc>
 801b938:	4770      	bx	lr
 801b93a:	b510      	push	{r4, lr}
 801b93c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b940:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b944:	4291      	cmp	r1, r2
 801b946:	d1f9      	bne.n	801b93c <memcpy+0xe>
 801b948:	bd10      	pop	{r4, pc}

0801b94a <abort>:
 801b94a:	b508      	push	{r3, lr}
 801b94c:	2006      	movs	r0, #6
 801b94e:	f001 fe27 	bl	801d5a0 <raise>
 801b952:	2001      	movs	r0, #1
 801b954:	f7e7 f88a 	bl	8002a6c <_exit>

0801b958 <quorem>:
 801b958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b95c:	6903      	ldr	r3, [r0, #16]
 801b95e:	690c      	ldr	r4, [r1, #16]
 801b960:	42a3      	cmp	r3, r4
 801b962:	4607      	mov	r7, r0
 801b964:	db7e      	blt.n	801ba64 <quorem+0x10c>
 801b966:	3c01      	subs	r4, #1
 801b968:	f101 0814 	add.w	r8, r1, #20
 801b96c:	00a3      	lsls	r3, r4, #2
 801b96e:	f100 0514 	add.w	r5, r0, #20
 801b972:	9300      	str	r3, [sp, #0]
 801b974:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b978:	9301      	str	r3, [sp, #4]
 801b97a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801b97e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b982:	3301      	adds	r3, #1
 801b984:	429a      	cmp	r2, r3
 801b986:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801b98a:	fbb2 f6f3 	udiv	r6, r2, r3
 801b98e:	d32e      	bcc.n	801b9ee <quorem+0x96>
 801b990:	f04f 0a00 	mov.w	sl, #0
 801b994:	46c4      	mov	ip, r8
 801b996:	46ae      	mov	lr, r5
 801b998:	46d3      	mov	fp, sl
 801b99a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b99e:	b298      	uxth	r0, r3
 801b9a0:	fb06 a000 	mla	r0, r6, r0, sl
 801b9a4:	0c02      	lsrs	r2, r0, #16
 801b9a6:	0c1b      	lsrs	r3, r3, #16
 801b9a8:	fb06 2303 	mla	r3, r6, r3, r2
 801b9ac:	f8de 2000 	ldr.w	r2, [lr]
 801b9b0:	b280      	uxth	r0, r0
 801b9b2:	b292      	uxth	r2, r2
 801b9b4:	1a12      	subs	r2, r2, r0
 801b9b6:	445a      	add	r2, fp
 801b9b8:	f8de 0000 	ldr.w	r0, [lr]
 801b9bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b9c0:	b29b      	uxth	r3, r3
 801b9c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801b9c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801b9ca:	b292      	uxth	r2, r2
 801b9cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801b9d0:	45e1      	cmp	r9, ip
 801b9d2:	f84e 2b04 	str.w	r2, [lr], #4
 801b9d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801b9da:	d2de      	bcs.n	801b99a <quorem+0x42>
 801b9dc:	9b00      	ldr	r3, [sp, #0]
 801b9de:	58eb      	ldr	r3, [r5, r3]
 801b9e0:	b92b      	cbnz	r3, 801b9ee <quorem+0x96>
 801b9e2:	9b01      	ldr	r3, [sp, #4]
 801b9e4:	3b04      	subs	r3, #4
 801b9e6:	429d      	cmp	r5, r3
 801b9e8:	461a      	mov	r2, r3
 801b9ea:	d32f      	bcc.n	801ba4c <quorem+0xf4>
 801b9ec:	613c      	str	r4, [r7, #16]
 801b9ee:	4638      	mov	r0, r7
 801b9f0:	f001 f8c2 	bl	801cb78 <__mcmp>
 801b9f4:	2800      	cmp	r0, #0
 801b9f6:	db25      	blt.n	801ba44 <quorem+0xec>
 801b9f8:	4629      	mov	r1, r5
 801b9fa:	2000      	movs	r0, #0
 801b9fc:	f858 2b04 	ldr.w	r2, [r8], #4
 801ba00:	f8d1 c000 	ldr.w	ip, [r1]
 801ba04:	fa1f fe82 	uxth.w	lr, r2
 801ba08:	fa1f f38c 	uxth.w	r3, ip
 801ba0c:	eba3 030e 	sub.w	r3, r3, lr
 801ba10:	4403      	add	r3, r0
 801ba12:	0c12      	lsrs	r2, r2, #16
 801ba14:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801ba18:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801ba1c:	b29b      	uxth	r3, r3
 801ba1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ba22:	45c1      	cmp	r9, r8
 801ba24:	f841 3b04 	str.w	r3, [r1], #4
 801ba28:	ea4f 4022 	mov.w	r0, r2, asr #16
 801ba2c:	d2e6      	bcs.n	801b9fc <quorem+0xa4>
 801ba2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801ba32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801ba36:	b922      	cbnz	r2, 801ba42 <quorem+0xea>
 801ba38:	3b04      	subs	r3, #4
 801ba3a:	429d      	cmp	r5, r3
 801ba3c:	461a      	mov	r2, r3
 801ba3e:	d30b      	bcc.n	801ba58 <quorem+0x100>
 801ba40:	613c      	str	r4, [r7, #16]
 801ba42:	3601      	adds	r6, #1
 801ba44:	4630      	mov	r0, r6
 801ba46:	b003      	add	sp, #12
 801ba48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba4c:	6812      	ldr	r2, [r2, #0]
 801ba4e:	3b04      	subs	r3, #4
 801ba50:	2a00      	cmp	r2, #0
 801ba52:	d1cb      	bne.n	801b9ec <quorem+0x94>
 801ba54:	3c01      	subs	r4, #1
 801ba56:	e7c6      	b.n	801b9e6 <quorem+0x8e>
 801ba58:	6812      	ldr	r2, [r2, #0]
 801ba5a:	3b04      	subs	r3, #4
 801ba5c:	2a00      	cmp	r2, #0
 801ba5e:	d1ef      	bne.n	801ba40 <quorem+0xe8>
 801ba60:	3c01      	subs	r4, #1
 801ba62:	e7ea      	b.n	801ba3a <quorem+0xe2>
 801ba64:	2000      	movs	r0, #0
 801ba66:	e7ee      	b.n	801ba46 <quorem+0xee>

0801ba68 <_dtoa_r>:
 801ba68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba6c:	69c7      	ldr	r7, [r0, #28]
 801ba6e:	b099      	sub	sp, #100	@ 0x64
 801ba70:	ed8d 0b02 	vstr	d0, [sp, #8]
 801ba74:	ec55 4b10 	vmov	r4, r5, d0
 801ba78:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801ba7a:	9109      	str	r1, [sp, #36]	@ 0x24
 801ba7c:	4683      	mov	fp, r0
 801ba7e:	920e      	str	r2, [sp, #56]	@ 0x38
 801ba80:	9313      	str	r3, [sp, #76]	@ 0x4c
 801ba82:	b97f      	cbnz	r7, 801baa4 <_dtoa_r+0x3c>
 801ba84:	2010      	movs	r0, #16
 801ba86:	f7fe fed5 	bl	801a834 <malloc>
 801ba8a:	4602      	mov	r2, r0
 801ba8c:	f8cb 001c 	str.w	r0, [fp, #28]
 801ba90:	b920      	cbnz	r0, 801ba9c <_dtoa_r+0x34>
 801ba92:	4ba7      	ldr	r3, [pc, #668]	@ (801bd30 <_dtoa_r+0x2c8>)
 801ba94:	21ef      	movs	r1, #239	@ 0xef
 801ba96:	48a7      	ldr	r0, [pc, #668]	@ (801bd34 <_dtoa_r+0x2cc>)
 801ba98:	f7fe fe92 	bl	801a7c0 <__assert_func>
 801ba9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801baa0:	6007      	str	r7, [r0, #0]
 801baa2:	60c7      	str	r7, [r0, #12]
 801baa4:	f8db 301c 	ldr.w	r3, [fp, #28]
 801baa8:	6819      	ldr	r1, [r3, #0]
 801baaa:	b159      	cbz	r1, 801bac4 <_dtoa_r+0x5c>
 801baac:	685a      	ldr	r2, [r3, #4]
 801baae:	604a      	str	r2, [r1, #4]
 801bab0:	2301      	movs	r3, #1
 801bab2:	4093      	lsls	r3, r2
 801bab4:	608b      	str	r3, [r1, #8]
 801bab6:	4658      	mov	r0, fp
 801bab8:	f000 fe24 	bl	801c704 <_Bfree>
 801babc:	f8db 301c 	ldr.w	r3, [fp, #28]
 801bac0:	2200      	movs	r2, #0
 801bac2:	601a      	str	r2, [r3, #0]
 801bac4:	1e2b      	subs	r3, r5, #0
 801bac6:	bfb9      	ittee	lt
 801bac8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801bacc:	9303      	strlt	r3, [sp, #12]
 801bace:	2300      	movge	r3, #0
 801bad0:	6033      	strge	r3, [r6, #0]
 801bad2:	9f03      	ldr	r7, [sp, #12]
 801bad4:	4b98      	ldr	r3, [pc, #608]	@ (801bd38 <_dtoa_r+0x2d0>)
 801bad6:	bfbc      	itt	lt
 801bad8:	2201      	movlt	r2, #1
 801bada:	6032      	strlt	r2, [r6, #0]
 801badc:	43bb      	bics	r3, r7
 801bade:	d112      	bne.n	801bb06 <_dtoa_r+0x9e>
 801bae0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801bae2:	f242 730f 	movw	r3, #9999	@ 0x270f
 801bae6:	6013      	str	r3, [r2, #0]
 801bae8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801baec:	4323      	orrs	r3, r4
 801baee:	f000 854d 	beq.w	801c58c <_dtoa_r+0xb24>
 801baf2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801baf4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801bd4c <_dtoa_r+0x2e4>
 801baf8:	2b00      	cmp	r3, #0
 801bafa:	f000 854f 	beq.w	801c59c <_dtoa_r+0xb34>
 801bafe:	f10a 0303 	add.w	r3, sl, #3
 801bb02:	f000 bd49 	b.w	801c598 <_dtoa_r+0xb30>
 801bb06:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bb0a:	2200      	movs	r2, #0
 801bb0c:	ec51 0b17 	vmov	r0, r1, d7
 801bb10:	2300      	movs	r3, #0
 801bb12:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801bb16:	f7e4 fff7 	bl	8000b08 <__aeabi_dcmpeq>
 801bb1a:	4680      	mov	r8, r0
 801bb1c:	b158      	cbz	r0, 801bb36 <_dtoa_r+0xce>
 801bb1e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801bb20:	2301      	movs	r3, #1
 801bb22:	6013      	str	r3, [r2, #0]
 801bb24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801bb26:	b113      	cbz	r3, 801bb2e <_dtoa_r+0xc6>
 801bb28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801bb2a:	4b84      	ldr	r3, [pc, #528]	@ (801bd3c <_dtoa_r+0x2d4>)
 801bb2c:	6013      	str	r3, [r2, #0]
 801bb2e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 801bd50 <_dtoa_r+0x2e8>
 801bb32:	f000 bd33 	b.w	801c59c <_dtoa_r+0xb34>
 801bb36:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801bb3a:	aa16      	add	r2, sp, #88	@ 0x58
 801bb3c:	a917      	add	r1, sp, #92	@ 0x5c
 801bb3e:	4658      	mov	r0, fp
 801bb40:	f001 f8ca 	bl	801ccd8 <__d2b>
 801bb44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801bb48:	4681      	mov	r9, r0
 801bb4a:	2e00      	cmp	r6, #0
 801bb4c:	d077      	beq.n	801bc3e <_dtoa_r+0x1d6>
 801bb4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801bb50:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801bb54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bb58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bb5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801bb60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801bb64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801bb68:	4619      	mov	r1, r3
 801bb6a:	2200      	movs	r2, #0
 801bb6c:	4b74      	ldr	r3, [pc, #464]	@ (801bd40 <_dtoa_r+0x2d8>)
 801bb6e:	f7e4 fbab 	bl	80002c8 <__aeabi_dsub>
 801bb72:	a369      	add	r3, pc, #420	@ (adr r3, 801bd18 <_dtoa_r+0x2b0>)
 801bb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb78:	f7e4 fd5e 	bl	8000638 <__aeabi_dmul>
 801bb7c:	a368      	add	r3, pc, #416	@ (adr r3, 801bd20 <_dtoa_r+0x2b8>)
 801bb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb82:	f7e4 fba3 	bl	80002cc <__adddf3>
 801bb86:	4604      	mov	r4, r0
 801bb88:	4630      	mov	r0, r6
 801bb8a:	460d      	mov	r5, r1
 801bb8c:	f7e4 fcea 	bl	8000564 <__aeabi_i2d>
 801bb90:	a365      	add	r3, pc, #404	@ (adr r3, 801bd28 <_dtoa_r+0x2c0>)
 801bb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb96:	f7e4 fd4f 	bl	8000638 <__aeabi_dmul>
 801bb9a:	4602      	mov	r2, r0
 801bb9c:	460b      	mov	r3, r1
 801bb9e:	4620      	mov	r0, r4
 801bba0:	4629      	mov	r1, r5
 801bba2:	f7e4 fb93 	bl	80002cc <__adddf3>
 801bba6:	4604      	mov	r4, r0
 801bba8:	460d      	mov	r5, r1
 801bbaa:	f7e4 fff5 	bl	8000b98 <__aeabi_d2iz>
 801bbae:	2200      	movs	r2, #0
 801bbb0:	4607      	mov	r7, r0
 801bbb2:	2300      	movs	r3, #0
 801bbb4:	4620      	mov	r0, r4
 801bbb6:	4629      	mov	r1, r5
 801bbb8:	f7e4 ffb0 	bl	8000b1c <__aeabi_dcmplt>
 801bbbc:	b140      	cbz	r0, 801bbd0 <_dtoa_r+0x168>
 801bbbe:	4638      	mov	r0, r7
 801bbc0:	f7e4 fcd0 	bl	8000564 <__aeabi_i2d>
 801bbc4:	4622      	mov	r2, r4
 801bbc6:	462b      	mov	r3, r5
 801bbc8:	f7e4 ff9e 	bl	8000b08 <__aeabi_dcmpeq>
 801bbcc:	b900      	cbnz	r0, 801bbd0 <_dtoa_r+0x168>
 801bbce:	3f01      	subs	r7, #1
 801bbd0:	2f16      	cmp	r7, #22
 801bbd2:	d851      	bhi.n	801bc78 <_dtoa_r+0x210>
 801bbd4:	4b5b      	ldr	r3, [pc, #364]	@ (801bd44 <_dtoa_r+0x2dc>)
 801bbd6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801bbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bbe2:	f7e4 ff9b 	bl	8000b1c <__aeabi_dcmplt>
 801bbe6:	2800      	cmp	r0, #0
 801bbe8:	d048      	beq.n	801bc7c <_dtoa_r+0x214>
 801bbea:	3f01      	subs	r7, #1
 801bbec:	2300      	movs	r3, #0
 801bbee:	9312      	str	r3, [sp, #72]	@ 0x48
 801bbf0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801bbf2:	1b9b      	subs	r3, r3, r6
 801bbf4:	1e5a      	subs	r2, r3, #1
 801bbf6:	bf44      	itt	mi
 801bbf8:	f1c3 0801 	rsbmi	r8, r3, #1
 801bbfc:	2300      	movmi	r3, #0
 801bbfe:	9208      	str	r2, [sp, #32]
 801bc00:	bf54      	ite	pl
 801bc02:	f04f 0800 	movpl.w	r8, #0
 801bc06:	9308      	strmi	r3, [sp, #32]
 801bc08:	2f00      	cmp	r7, #0
 801bc0a:	db39      	blt.n	801bc80 <_dtoa_r+0x218>
 801bc0c:	9b08      	ldr	r3, [sp, #32]
 801bc0e:	970f      	str	r7, [sp, #60]	@ 0x3c
 801bc10:	443b      	add	r3, r7
 801bc12:	9308      	str	r3, [sp, #32]
 801bc14:	2300      	movs	r3, #0
 801bc16:	930a      	str	r3, [sp, #40]	@ 0x28
 801bc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bc1a:	2b09      	cmp	r3, #9
 801bc1c:	d864      	bhi.n	801bce8 <_dtoa_r+0x280>
 801bc1e:	2b05      	cmp	r3, #5
 801bc20:	bfc4      	itt	gt
 801bc22:	3b04      	subgt	r3, #4
 801bc24:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801bc26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bc28:	f1a3 0302 	sub.w	r3, r3, #2
 801bc2c:	bfcc      	ite	gt
 801bc2e:	2400      	movgt	r4, #0
 801bc30:	2401      	movle	r4, #1
 801bc32:	2b03      	cmp	r3, #3
 801bc34:	d863      	bhi.n	801bcfe <_dtoa_r+0x296>
 801bc36:	e8df f003 	tbb	[pc, r3]
 801bc3a:	372a      	.short	0x372a
 801bc3c:	5535      	.short	0x5535
 801bc3e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801bc42:	441e      	add	r6, r3
 801bc44:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801bc48:	2b20      	cmp	r3, #32
 801bc4a:	bfc1      	itttt	gt
 801bc4c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801bc50:	409f      	lslgt	r7, r3
 801bc52:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801bc56:	fa24 f303 	lsrgt.w	r3, r4, r3
 801bc5a:	bfd6      	itet	le
 801bc5c:	f1c3 0320 	rsble	r3, r3, #32
 801bc60:	ea47 0003 	orrgt.w	r0, r7, r3
 801bc64:	fa04 f003 	lslle.w	r0, r4, r3
 801bc68:	f7e4 fc6c 	bl	8000544 <__aeabi_ui2d>
 801bc6c:	2201      	movs	r2, #1
 801bc6e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801bc72:	3e01      	subs	r6, #1
 801bc74:	9214      	str	r2, [sp, #80]	@ 0x50
 801bc76:	e777      	b.n	801bb68 <_dtoa_r+0x100>
 801bc78:	2301      	movs	r3, #1
 801bc7a:	e7b8      	b.n	801bbee <_dtoa_r+0x186>
 801bc7c:	9012      	str	r0, [sp, #72]	@ 0x48
 801bc7e:	e7b7      	b.n	801bbf0 <_dtoa_r+0x188>
 801bc80:	427b      	negs	r3, r7
 801bc82:	930a      	str	r3, [sp, #40]	@ 0x28
 801bc84:	2300      	movs	r3, #0
 801bc86:	eba8 0807 	sub.w	r8, r8, r7
 801bc8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801bc8c:	e7c4      	b.n	801bc18 <_dtoa_r+0x1b0>
 801bc8e:	2300      	movs	r3, #0
 801bc90:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bc92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	dc35      	bgt.n	801bd04 <_dtoa_r+0x29c>
 801bc98:	2301      	movs	r3, #1
 801bc9a:	9300      	str	r3, [sp, #0]
 801bc9c:	9307      	str	r3, [sp, #28]
 801bc9e:	461a      	mov	r2, r3
 801bca0:	920e      	str	r2, [sp, #56]	@ 0x38
 801bca2:	e00b      	b.n	801bcbc <_dtoa_r+0x254>
 801bca4:	2301      	movs	r3, #1
 801bca6:	e7f3      	b.n	801bc90 <_dtoa_r+0x228>
 801bca8:	2300      	movs	r3, #0
 801bcaa:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bcac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bcae:	18fb      	adds	r3, r7, r3
 801bcb0:	9300      	str	r3, [sp, #0]
 801bcb2:	3301      	adds	r3, #1
 801bcb4:	2b01      	cmp	r3, #1
 801bcb6:	9307      	str	r3, [sp, #28]
 801bcb8:	bfb8      	it	lt
 801bcba:	2301      	movlt	r3, #1
 801bcbc:	f8db 001c 	ldr.w	r0, [fp, #28]
 801bcc0:	2100      	movs	r1, #0
 801bcc2:	2204      	movs	r2, #4
 801bcc4:	f102 0514 	add.w	r5, r2, #20
 801bcc8:	429d      	cmp	r5, r3
 801bcca:	d91f      	bls.n	801bd0c <_dtoa_r+0x2a4>
 801bccc:	6041      	str	r1, [r0, #4]
 801bcce:	4658      	mov	r0, fp
 801bcd0:	f000 fcd8 	bl	801c684 <_Balloc>
 801bcd4:	4682      	mov	sl, r0
 801bcd6:	2800      	cmp	r0, #0
 801bcd8:	d13c      	bne.n	801bd54 <_dtoa_r+0x2ec>
 801bcda:	4b1b      	ldr	r3, [pc, #108]	@ (801bd48 <_dtoa_r+0x2e0>)
 801bcdc:	4602      	mov	r2, r0
 801bcde:	f240 11af 	movw	r1, #431	@ 0x1af
 801bce2:	e6d8      	b.n	801ba96 <_dtoa_r+0x2e>
 801bce4:	2301      	movs	r3, #1
 801bce6:	e7e0      	b.n	801bcaa <_dtoa_r+0x242>
 801bce8:	2401      	movs	r4, #1
 801bcea:	2300      	movs	r3, #0
 801bcec:	9309      	str	r3, [sp, #36]	@ 0x24
 801bcee:	940b      	str	r4, [sp, #44]	@ 0x2c
 801bcf0:	f04f 33ff 	mov.w	r3, #4294967295
 801bcf4:	9300      	str	r3, [sp, #0]
 801bcf6:	9307      	str	r3, [sp, #28]
 801bcf8:	2200      	movs	r2, #0
 801bcfa:	2312      	movs	r3, #18
 801bcfc:	e7d0      	b.n	801bca0 <_dtoa_r+0x238>
 801bcfe:	2301      	movs	r3, #1
 801bd00:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bd02:	e7f5      	b.n	801bcf0 <_dtoa_r+0x288>
 801bd04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bd06:	9300      	str	r3, [sp, #0]
 801bd08:	9307      	str	r3, [sp, #28]
 801bd0a:	e7d7      	b.n	801bcbc <_dtoa_r+0x254>
 801bd0c:	3101      	adds	r1, #1
 801bd0e:	0052      	lsls	r2, r2, #1
 801bd10:	e7d8      	b.n	801bcc4 <_dtoa_r+0x25c>
 801bd12:	bf00      	nop
 801bd14:	f3af 8000 	nop.w
 801bd18:	636f4361 	.word	0x636f4361
 801bd1c:	3fd287a7 	.word	0x3fd287a7
 801bd20:	8b60c8b3 	.word	0x8b60c8b3
 801bd24:	3fc68a28 	.word	0x3fc68a28
 801bd28:	509f79fb 	.word	0x509f79fb
 801bd2c:	3fd34413 	.word	0x3fd34413
 801bd30:	0802395d 	.word	0x0802395d
 801bd34:	08023974 	.word	0x08023974
 801bd38:	7ff00000 	.word	0x7ff00000
 801bd3c:	0802392d 	.word	0x0802392d
 801bd40:	3ff80000 	.word	0x3ff80000
 801bd44:	08023a70 	.word	0x08023a70
 801bd48:	080239cc 	.word	0x080239cc
 801bd4c:	08023959 	.word	0x08023959
 801bd50:	0802392c 	.word	0x0802392c
 801bd54:	f8db 301c 	ldr.w	r3, [fp, #28]
 801bd58:	6018      	str	r0, [r3, #0]
 801bd5a:	9b07      	ldr	r3, [sp, #28]
 801bd5c:	2b0e      	cmp	r3, #14
 801bd5e:	f200 80a4 	bhi.w	801beaa <_dtoa_r+0x442>
 801bd62:	2c00      	cmp	r4, #0
 801bd64:	f000 80a1 	beq.w	801beaa <_dtoa_r+0x442>
 801bd68:	2f00      	cmp	r7, #0
 801bd6a:	dd33      	ble.n	801bdd4 <_dtoa_r+0x36c>
 801bd6c:	4bad      	ldr	r3, [pc, #692]	@ (801c024 <_dtoa_r+0x5bc>)
 801bd6e:	f007 020f 	and.w	r2, r7, #15
 801bd72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801bd76:	ed93 7b00 	vldr	d7, [r3]
 801bd7a:	05f8      	lsls	r0, r7, #23
 801bd7c:	ed8d 7b04 	vstr	d7, [sp, #16]
 801bd80:	ea4f 1427 	mov.w	r4, r7, asr #4
 801bd84:	d516      	bpl.n	801bdb4 <_dtoa_r+0x34c>
 801bd86:	4ba8      	ldr	r3, [pc, #672]	@ (801c028 <_dtoa_r+0x5c0>)
 801bd88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bd8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801bd90:	f7e4 fd7c 	bl	800088c <__aeabi_ddiv>
 801bd94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bd98:	f004 040f 	and.w	r4, r4, #15
 801bd9c:	2603      	movs	r6, #3
 801bd9e:	4da2      	ldr	r5, [pc, #648]	@ (801c028 <_dtoa_r+0x5c0>)
 801bda0:	b954      	cbnz	r4, 801bdb8 <_dtoa_r+0x350>
 801bda2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801bda6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bdaa:	f7e4 fd6f 	bl	800088c <__aeabi_ddiv>
 801bdae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bdb2:	e028      	b.n	801be06 <_dtoa_r+0x39e>
 801bdb4:	2602      	movs	r6, #2
 801bdb6:	e7f2      	b.n	801bd9e <_dtoa_r+0x336>
 801bdb8:	07e1      	lsls	r1, r4, #31
 801bdba:	d508      	bpl.n	801bdce <_dtoa_r+0x366>
 801bdbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801bdc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 801bdc4:	f7e4 fc38 	bl	8000638 <__aeabi_dmul>
 801bdc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801bdcc:	3601      	adds	r6, #1
 801bdce:	1064      	asrs	r4, r4, #1
 801bdd0:	3508      	adds	r5, #8
 801bdd2:	e7e5      	b.n	801bda0 <_dtoa_r+0x338>
 801bdd4:	f000 80d2 	beq.w	801bf7c <_dtoa_r+0x514>
 801bdd8:	427c      	negs	r4, r7
 801bdda:	4b92      	ldr	r3, [pc, #584]	@ (801c024 <_dtoa_r+0x5bc>)
 801bddc:	4d92      	ldr	r5, [pc, #584]	@ (801c028 <_dtoa_r+0x5c0>)
 801bdde:	f004 020f 	and.w	r2, r4, #15
 801bde2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801bde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bdea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bdee:	f7e4 fc23 	bl	8000638 <__aeabi_dmul>
 801bdf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bdf6:	1124      	asrs	r4, r4, #4
 801bdf8:	2300      	movs	r3, #0
 801bdfa:	2602      	movs	r6, #2
 801bdfc:	2c00      	cmp	r4, #0
 801bdfe:	f040 80b2 	bne.w	801bf66 <_dtoa_r+0x4fe>
 801be02:	2b00      	cmp	r3, #0
 801be04:	d1d3      	bne.n	801bdae <_dtoa_r+0x346>
 801be06:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801be08:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801be0c:	2b00      	cmp	r3, #0
 801be0e:	f000 80b7 	beq.w	801bf80 <_dtoa_r+0x518>
 801be12:	4b86      	ldr	r3, [pc, #536]	@ (801c02c <_dtoa_r+0x5c4>)
 801be14:	2200      	movs	r2, #0
 801be16:	4620      	mov	r0, r4
 801be18:	4629      	mov	r1, r5
 801be1a:	f7e4 fe7f 	bl	8000b1c <__aeabi_dcmplt>
 801be1e:	2800      	cmp	r0, #0
 801be20:	f000 80ae 	beq.w	801bf80 <_dtoa_r+0x518>
 801be24:	9b07      	ldr	r3, [sp, #28]
 801be26:	2b00      	cmp	r3, #0
 801be28:	f000 80aa 	beq.w	801bf80 <_dtoa_r+0x518>
 801be2c:	9b00      	ldr	r3, [sp, #0]
 801be2e:	2b00      	cmp	r3, #0
 801be30:	dd37      	ble.n	801bea2 <_dtoa_r+0x43a>
 801be32:	1e7b      	subs	r3, r7, #1
 801be34:	9304      	str	r3, [sp, #16]
 801be36:	4620      	mov	r0, r4
 801be38:	4b7d      	ldr	r3, [pc, #500]	@ (801c030 <_dtoa_r+0x5c8>)
 801be3a:	2200      	movs	r2, #0
 801be3c:	4629      	mov	r1, r5
 801be3e:	f7e4 fbfb 	bl	8000638 <__aeabi_dmul>
 801be42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801be46:	9c00      	ldr	r4, [sp, #0]
 801be48:	3601      	adds	r6, #1
 801be4a:	4630      	mov	r0, r6
 801be4c:	f7e4 fb8a 	bl	8000564 <__aeabi_i2d>
 801be50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801be54:	f7e4 fbf0 	bl	8000638 <__aeabi_dmul>
 801be58:	4b76      	ldr	r3, [pc, #472]	@ (801c034 <_dtoa_r+0x5cc>)
 801be5a:	2200      	movs	r2, #0
 801be5c:	f7e4 fa36 	bl	80002cc <__adddf3>
 801be60:	4605      	mov	r5, r0
 801be62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801be66:	2c00      	cmp	r4, #0
 801be68:	f040 808d 	bne.w	801bf86 <_dtoa_r+0x51e>
 801be6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801be70:	4b71      	ldr	r3, [pc, #452]	@ (801c038 <_dtoa_r+0x5d0>)
 801be72:	2200      	movs	r2, #0
 801be74:	f7e4 fa28 	bl	80002c8 <__aeabi_dsub>
 801be78:	4602      	mov	r2, r0
 801be7a:	460b      	mov	r3, r1
 801be7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801be80:	462a      	mov	r2, r5
 801be82:	4633      	mov	r3, r6
 801be84:	f7e4 fe68 	bl	8000b58 <__aeabi_dcmpgt>
 801be88:	2800      	cmp	r0, #0
 801be8a:	f040 828b 	bne.w	801c3a4 <_dtoa_r+0x93c>
 801be8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801be92:	462a      	mov	r2, r5
 801be94:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801be98:	f7e4 fe40 	bl	8000b1c <__aeabi_dcmplt>
 801be9c:	2800      	cmp	r0, #0
 801be9e:	f040 8128 	bne.w	801c0f2 <_dtoa_r+0x68a>
 801bea2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801bea6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801beaa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801beac:	2b00      	cmp	r3, #0
 801beae:	f2c0 815a 	blt.w	801c166 <_dtoa_r+0x6fe>
 801beb2:	2f0e      	cmp	r7, #14
 801beb4:	f300 8157 	bgt.w	801c166 <_dtoa_r+0x6fe>
 801beb8:	4b5a      	ldr	r3, [pc, #360]	@ (801c024 <_dtoa_r+0x5bc>)
 801beba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801bebe:	ed93 7b00 	vldr	d7, [r3]
 801bec2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bec4:	2b00      	cmp	r3, #0
 801bec6:	ed8d 7b00 	vstr	d7, [sp]
 801beca:	da03      	bge.n	801bed4 <_dtoa_r+0x46c>
 801becc:	9b07      	ldr	r3, [sp, #28]
 801bece:	2b00      	cmp	r3, #0
 801bed0:	f340 8101 	ble.w	801c0d6 <_dtoa_r+0x66e>
 801bed4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801bed8:	4656      	mov	r6, sl
 801beda:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bede:	4620      	mov	r0, r4
 801bee0:	4629      	mov	r1, r5
 801bee2:	f7e4 fcd3 	bl	800088c <__aeabi_ddiv>
 801bee6:	f7e4 fe57 	bl	8000b98 <__aeabi_d2iz>
 801beea:	4680      	mov	r8, r0
 801beec:	f7e4 fb3a 	bl	8000564 <__aeabi_i2d>
 801bef0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bef4:	f7e4 fba0 	bl	8000638 <__aeabi_dmul>
 801bef8:	4602      	mov	r2, r0
 801befa:	460b      	mov	r3, r1
 801befc:	4620      	mov	r0, r4
 801befe:	4629      	mov	r1, r5
 801bf00:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801bf04:	f7e4 f9e0 	bl	80002c8 <__aeabi_dsub>
 801bf08:	f806 4b01 	strb.w	r4, [r6], #1
 801bf0c:	9d07      	ldr	r5, [sp, #28]
 801bf0e:	eba6 040a 	sub.w	r4, r6, sl
 801bf12:	42a5      	cmp	r5, r4
 801bf14:	4602      	mov	r2, r0
 801bf16:	460b      	mov	r3, r1
 801bf18:	f040 8117 	bne.w	801c14a <_dtoa_r+0x6e2>
 801bf1c:	f7e4 f9d6 	bl	80002cc <__adddf3>
 801bf20:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bf24:	4604      	mov	r4, r0
 801bf26:	460d      	mov	r5, r1
 801bf28:	f7e4 fe16 	bl	8000b58 <__aeabi_dcmpgt>
 801bf2c:	2800      	cmp	r0, #0
 801bf2e:	f040 80f9 	bne.w	801c124 <_dtoa_r+0x6bc>
 801bf32:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bf36:	4620      	mov	r0, r4
 801bf38:	4629      	mov	r1, r5
 801bf3a:	f7e4 fde5 	bl	8000b08 <__aeabi_dcmpeq>
 801bf3e:	b118      	cbz	r0, 801bf48 <_dtoa_r+0x4e0>
 801bf40:	f018 0f01 	tst.w	r8, #1
 801bf44:	f040 80ee 	bne.w	801c124 <_dtoa_r+0x6bc>
 801bf48:	4649      	mov	r1, r9
 801bf4a:	4658      	mov	r0, fp
 801bf4c:	f000 fbda 	bl	801c704 <_Bfree>
 801bf50:	2300      	movs	r3, #0
 801bf52:	7033      	strb	r3, [r6, #0]
 801bf54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801bf56:	3701      	adds	r7, #1
 801bf58:	601f      	str	r7, [r3, #0]
 801bf5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801bf5c:	2b00      	cmp	r3, #0
 801bf5e:	f000 831d 	beq.w	801c59c <_dtoa_r+0xb34>
 801bf62:	601e      	str	r6, [r3, #0]
 801bf64:	e31a      	b.n	801c59c <_dtoa_r+0xb34>
 801bf66:	07e2      	lsls	r2, r4, #31
 801bf68:	d505      	bpl.n	801bf76 <_dtoa_r+0x50e>
 801bf6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801bf6e:	f7e4 fb63 	bl	8000638 <__aeabi_dmul>
 801bf72:	3601      	adds	r6, #1
 801bf74:	2301      	movs	r3, #1
 801bf76:	1064      	asrs	r4, r4, #1
 801bf78:	3508      	adds	r5, #8
 801bf7a:	e73f      	b.n	801bdfc <_dtoa_r+0x394>
 801bf7c:	2602      	movs	r6, #2
 801bf7e:	e742      	b.n	801be06 <_dtoa_r+0x39e>
 801bf80:	9c07      	ldr	r4, [sp, #28]
 801bf82:	9704      	str	r7, [sp, #16]
 801bf84:	e761      	b.n	801be4a <_dtoa_r+0x3e2>
 801bf86:	4b27      	ldr	r3, [pc, #156]	@ (801c024 <_dtoa_r+0x5bc>)
 801bf88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801bf8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bf8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801bf92:	4454      	add	r4, sl
 801bf94:	2900      	cmp	r1, #0
 801bf96:	d053      	beq.n	801c040 <_dtoa_r+0x5d8>
 801bf98:	4928      	ldr	r1, [pc, #160]	@ (801c03c <_dtoa_r+0x5d4>)
 801bf9a:	2000      	movs	r0, #0
 801bf9c:	f7e4 fc76 	bl	800088c <__aeabi_ddiv>
 801bfa0:	4633      	mov	r3, r6
 801bfa2:	462a      	mov	r2, r5
 801bfa4:	f7e4 f990 	bl	80002c8 <__aeabi_dsub>
 801bfa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bfac:	4656      	mov	r6, sl
 801bfae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bfb2:	f7e4 fdf1 	bl	8000b98 <__aeabi_d2iz>
 801bfb6:	4605      	mov	r5, r0
 801bfb8:	f7e4 fad4 	bl	8000564 <__aeabi_i2d>
 801bfbc:	4602      	mov	r2, r0
 801bfbe:	460b      	mov	r3, r1
 801bfc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bfc4:	f7e4 f980 	bl	80002c8 <__aeabi_dsub>
 801bfc8:	3530      	adds	r5, #48	@ 0x30
 801bfca:	4602      	mov	r2, r0
 801bfcc:	460b      	mov	r3, r1
 801bfce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bfd2:	f806 5b01 	strb.w	r5, [r6], #1
 801bfd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bfda:	f7e4 fd9f 	bl	8000b1c <__aeabi_dcmplt>
 801bfde:	2800      	cmp	r0, #0
 801bfe0:	d171      	bne.n	801c0c6 <_dtoa_r+0x65e>
 801bfe2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bfe6:	4911      	ldr	r1, [pc, #68]	@ (801c02c <_dtoa_r+0x5c4>)
 801bfe8:	2000      	movs	r0, #0
 801bfea:	f7e4 f96d 	bl	80002c8 <__aeabi_dsub>
 801bfee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bff2:	f7e4 fd93 	bl	8000b1c <__aeabi_dcmplt>
 801bff6:	2800      	cmp	r0, #0
 801bff8:	f040 8095 	bne.w	801c126 <_dtoa_r+0x6be>
 801bffc:	42a6      	cmp	r6, r4
 801bffe:	f43f af50 	beq.w	801bea2 <_dtoa_r+0x43a>
 801c002:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801c006:	4b0a      	ldr	r3, [pc, #40]	@ (801c030 <_dtoa_r+0x5c8>)
 801c008:	2200      	movs	r2, #0
 801c00a:	f7e4 fb15 	bl	8000638 <__aeabi_dmul>
 801c00e:	4b08      	ldr	r3, [pc, #32]	@ (801c030 <_dtoa_r+0x5c8>)
 801c010:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801c014:	2200      	movs	r2, #0
 801c016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c01a:	f7e4 fb0d 	bl	8000638 <__aeabi_dmul>
 801c01e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c022:	e7c4      	b.n	801bfae <_dtoa_r+0x546>
 801c024:	08023a70 	.word	0x08023a70
 801c028:	08023a48 	.word	0x08023a48
 801c02c:	3ff00000 	.word	0x3ff00000
 801c030:	40240000 	.word	0x40240000
 801c034:	401c0000 	.word	0x401c0000
 801c038:	40140000 	.word	0x40140000
 801c03c:	3fe00000 	.word	0x3fe00000
 801c040:	4631      	mov	r1, r6
 801c042:	4628      	mov	r0, r5
 801c044:	f7e4 faf8 	bl	8000638 <__aeabi_dmul>
 801c048:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801c04c:	9415      	str	r4, [sp, #84]	@ 0x54
 801c04e:	4656      	mov	r6, sl
 801c050:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c054:	f7e4 fda0 	bl	8000b98 <__aeabi_d2iz>
 801c058:	4605      	mov	r5, r0
 801c05a:	f7e4 fa83 	bl	8000564 <__aeabi_i2d>
 801c05e:	4602      	mov	r2, r0
 801c060:	460b      	mov	r3, r1
 801c062:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c066:	f7e4 f92f 	bl	80002c8 <__aeabi_dsub>
 801c06a:	3530      	adds	r5, #48	@ 0x30
 801c06c:	f806 5b01 	strb.w	r5, [r6], #1
 801c070:	4602      	mov	r2, r0
 801c072:	460b      	mov	r3, r1
 801c074:	42a6      	cmp	r6, r4
 801c076:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c07a:	f04f 0200 	mov.w	r2, #0
 801c07e:	d124      	bne.n	801c0ca <_dtoa_r+0x662>
 801c080:	4bac      	ldr	r3, [pc, #688]	@ (801c334 <_dtoa_r+0x8cc>)
 801c082:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801c086:	f7e4 f921 	bl	80002cc <__adddf3>
 801c08a:	4602      	mov	r2, r0
 801c08c:	460b      	mov	r3, r1
 801c08e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c092:	f7e4 fd61 	bl	8000b58 <__aeabi_dcmpgt>
 801c096:	2800      	cmp	r0, #0
 801c098:	d145      	bne.n	801c126 <_dtoa_r+0x6be>
 801c09a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801c09e:	49a5      	ldr	r1, [pc, #660]	@ (801c334 <_dtoa_r+0x8cc>)
 801c0a0:	2000      	movs	r0, #0
 801c0a2:	f7e4 f911 	bl	80002c8 <__aeabi_dsub>
 801c0a6:	4602      	mov	r2, r0
 801c0a8:	460b      	mov	r3, r1
 801c0aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c0ae:	f7e4 fd35 	bl	8000b1c <__aeabi_dcmplt>
 801c0b2:	2800      	cmp	r0, #0
 801c0b4:	f43f aef5 	beq.w	801bea2 <_dtoa_r+0x43a>
 801c0b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801c0ba:	1e73      	subs	r3, r6, #1
 801c0bc:	9315      	str	r3, [sp, #84]	@ 0x54
 801c0be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801c0c2:	2b30      	cmp	r3, #48	@ 0x30
 801c0c4:	d0f8      	beq.n	801c0b8 <_dtoa_r+0x650>
 801c0c6:	9f04      	ldr	r7, [sp, #16]
 801c0c8:	e73e      	b.n	801bf48 <_dtoa_r+0x4e0>
 801c0ca:	4b9b      	ldr	r3, [pc, #620]	@ (801c338 <_dtoa_r+0x8d0>)
 801c0cc:	f7e4 fab4 	bl	8000638 <__aeabi_dmul>
 801c0d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c0d4:	e7bc      	b.n	801c050 <_dtoa_r+0x5e8>
 801c0d6:	d10c      	bne.n	801c0f2 <_dtoa_r+0x68a>
 801c0d8:	4b98      	ldr	r3, [pc, #608]	@ (801c33c <_dtoa_r+0x8d4>)
 801c0da:	2200      	movs	r2, #0
 801c0dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c0e0:	f7e4 faaa 	bl	8000638 <__aeabi_dmul>
 801c0e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c0e8:	f7e4 fd2c 	bl	8000b44 <__aeabi_dcmpge>
 801c0ec:	2800      	cmp	r0, #0
 801c0ee:	f000 8157 	beq.w	801c3a0 <_dtoa_r+0x938>
 801c0f2:	2400      	movs	r4, #0
 801c0f4:	4625      	mov	r5, r4
 801c0f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c0f8:	43db      	mvns	r3, r3
 801c0fa:	9304      	str	r3, [sp, #16]
 801c0fc:	4656      	mov	r6, sl
 801c0fe:	2700      	movs	r7, #0
 801c100:	4621      	mov	r1, r4
 801c102:	4658      	mov	r0, fp
 801c104:	f000 fafe 	bl	801c704 <_Bfree>
 801c108:	2d00      	cmp	r5, #0
 801c10a:	d0dc      	beq.n	801c0c6 <_dtoa_r+0x65e>
 801c10c:	b12f      	cbz	r7, 801c11a <_dtoa_r+0x6b2>
 801c10e:	42af      	cmp	r7, r5
 801c110:	d003      	beq.n	801c11a <_dtoa_r+0x6b2>
 801c112:	4639      	mov	r1, r7
 801c114:	4658      	mov	r0, fp
 801c116:	f000 faf5 	bl	801c704 <_Bfree>
 801c11a:	4629      	mov	r1, r5
 801c11c:	4658      	mov	r0, fp
 801c11e:	f000 faf1 	bl	801c704 <_Bfree>
 801c122:	e7d0      	b.n	801c0c6 <_dtoa_r+0x65e>
 801c124:	9704      	str	r7, [sp, #16]
 801c126:	4633      	mov	r3, r6
 801c128:	461e      	mov	r6, r3
 801c12a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c12e:	2a39      	cmp	r2, #57	@ 0x39
 801c130:	d107      	bne.n	801c142 <_dtoa_r+0x6da>
 801c132:	459a      	cmp	sl, r3
 801c134:	d1f8      	bne.n	801c128 <_dtoa_r+0x6c0>
 801c136:	9a04      	ldr	r2, [sp, #16]
 801c138:	3201      	adds	r2, #1
 801c13a:	9204      	str	r2, [sp, #16]
 801c13c:	2230      	movs	r2, #48	@ 0x30
 801c13e:	f88a 2000 	strb.w	r2, [sl]
 801c142:	781a      	ldrb	r2, [r3, #0]
 801c144:	3201      	adds	r2, #1
 801c146:	701a      	strb	r2, [r3, #0]
 801c148:	e7bd      	b.n	801c0c6 <_dtoa_r+0x65e>
 801c14a:	4b7b      	ldr	r3, [pc, #492]	@ (801c338 <_dtoa_r+0x8d0>)
 801c14c:	2200      	movs	r2, #0
 801c14e:	f7e4 fa73 	bl	8000638 <__aeabi_dmul>
 801c152:	2200      	movs	r2, #0
 801c154:	2300      	movs	r3, #0
 801c156:	4604      	mov	r4, r0
 801c158:	460d      	mov	r5, r1
 801c15a:	f7e4 fcd5 	bl	8000b08 <__aeabi_dcmpeq>
 801c15e:	2800      	cmp	r0, #0
 801c160:	f43f aebb 	beq.w	801beda <_dtoa_r+0x472>
 801c164:	e6f0      	b.n	801bf48 <_dtoa_r+0x4e0>
 801c166:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801c168:	2a00      	cmp	r2, #0
 801c16a:	f000 80db 	beq.w	801c324 <_dtoa_r+0x8bc>
 801c16e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c170:	2a01      	cmp	r2, #1
 801c172:	f300 80bf 	bgt.w	801c2f4 <_dtoa_r+0x88c>
 801c176:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801c178:	2a00      	cmp	r2, #0
 801c17a:	f000 80b7 	beq.w	801c2ec <_dtoa_r+0x884>
 801c17e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801c182:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801c184:	4646      	mov	r6, r8
 801c186:	9a08      	ldr	r2, [sp, #32]
 801c188:	2101      	movs	r1, #1
 801c18a:	441a      	add	r2, r3
 801c18c:	4658      	mov	r0, fp
 801c18e:	4498      	add	r8, r3
 801c190:	9208      	str	r2, [sp, #32]
 801c192:	f000 fb6b 	bl	801c86c <__i2b>
 801c196:	4605      	mov	r5, r0
 801c198:	b15e      	cbz	r6, 801c1b2 <_dtoa_r+0x74a>
 801c19a:	9b08      	ldr	r3, [sp, #32]
 801c19c:	2b00      	cmp	r3, #0
 801c19e:	dd08      	ble.n	801c1b2 <_dtoa_r+0x74a>
 801c1a0:	42b3      	cmp	r3, r6
 801c1a2:	9a08      	ldr	r2, [sp, #32]
 801c1a4:	bfa8      	it	ge
 801c1a6:	4633      	movge	r3, r6
 801c1a8:	eba8 0803 	sub.w	r8, r8, r3
 801c1ac:	1af6      	subs	r6, r6, r3
 801c1ae:	1ad3      	subs	r3, r2, r3
 801c1b0:	9308      	str	r3, [sp, #32]
 801c1b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c1b4:	b1f3      	cbz	r3, 801c1f4 <_dtoa_r+0x78c>
 801c1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c1b8:	2b00      	cmp	r3, #0
 801c1ba:	f000 80b7 	beq.w	801c32c <_dtoa_r+0x8c4>
 801c1be:	b18c      	cbz	r4, 801c1e4 <_dtoa_r+0x77c>
 801c1c0:	4629      	mov	r1, r5
 801c1c2:	4622      	mov	r2, r4
 801c1c4:	4658      	mov	r0, fp
 801c1c6:	f000 fc11 	bl	801c9ec <__pow5mult>
 801c1ca:	464a      	mov	r2, r9
 801c1cc:	4601      	mov	r1, r0
 801c1ce:	4605      	mov	r5, r0
 801c1d0:	4658      	mov	r0, fp
 801c1d2:	f000 fb61 	bl	801c898 <__multiply>
 801c1d6:	4649      	mov	r1, r9
 801c1d8:	9004      	str	r0, [sp, #16]
 801c1da:	4658      	mov	r0, fp
 801c1dc:	f000 fa92 	bl	801c704 <_Bfree>
 801c1e0:	9b04      	ldr	r3, [sp, #16]
 801c1e2:	4699      	mov	r9, r3
 801c1e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c1e6:	1b1a      	subs	r2, r3, r4
 801c1e8:	d004      	beq.n	801c1f4 <_dtoa_r+0x78c>
 801c1ea:	4649      	mov	r1, r9
 801c1ec:	4658      	mov	r0, fp
 801c1ee:	f000 fbfd 	bl	801c9ec <__pow5mult>
 801c1f2:	4681      	mov	r9, r0
 801c1f4:	2101      	movs	r1, #1
 801c1f6:	4658      	mov	r0, fp
 801c1f8:	f000 fb38 	bl	801c86c <__i2b>
 801c1fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c1fe:	4604      	mov	r4, r0
 801c200:	2b00      	cmp	r3, #0
 801c202:	f000 81cf 	beq.w	801c5a4 <_dtoa_r+0xb3c>
 801c206:	461a      	mov	r2, r3
 801c208:	4601      	mov	r1, r0
 801c20a:	4658      	mov	r0, fp
 801c20c:	f000 fbee 	bl	801c9ec <__pow5mult>
 801c210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c212:	2b01      	cmp	r3, #1
 801c214:	4604      	mov	r4, r0
 801c216:	f300 8095 	bgt.w	801c344 <_dtoa_r+0x8dc>
 801c21a:	9b02      	ldr	r3, [sp, #8]
 801c21c:	2b00      	cmp	r3, #0
 801c21e:	f040 8087 	bne.w	801c330 <_dtoa_r+0x8c8>
 801c222:	9b03      	ldr	r3, [sp, #12]
 801c224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c228:	2b00      	cmp	r3, #0
 801c22a:	f040 8089 	bne.w	801c340 <_dtoa_r+0x8d8>
 801c22e:	9b03      	ldr	r3, [sp, #12]
 801c230:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c234:	0d1b      	lsrs	r3, r3, #20
 801c236:	051b      	lsls	r3, r3, #20
 801c238:	b12b      	cbz	r3, 801c246 <_dtoa_r+0x7de>
 801c23a:	9b08      	ldr	r3, [sp, #32]
 801c23c:	3301      	adds	r3, #1
 801c23e:	9308      	str	r3, [sp, #32]
 801c240:	f108 0801 	add.w	r8, r8, #1
 801c244:	2301      	movs	r3, #1
 801c246:	930a      	str	r3, [sp, #40]	@ 0x28
 801c248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c24a:	2b00      	cmp	r3, #0
 801c24c:	f000 81b0 	beq.w	801c5b0 <_dtoa_r+0xb48>
 801c250:	6923      	ldr	r3, [r4, #16]
 801c252:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801c256:	6918      	ldr	r0, [r3, #16]
 801c258:	f000 fabc 	bl	801c7d4 <__hi0bits>
 801c25c:	f1c0 0020 	rsb	r0, r0, #32
 801c260:	9b08      	ldr	r3, [sp, #32]
 801c262:	4418      	add	r0, r3
 801c264:	f010 001f 	ands.w	r0, r0, #31
 801c268:	d077      	beq.n	801c35a <_dtoa_r+0x8f2>
 801c26a:	f1c0 0320 	rsb	r3, r0, #32
 801c26e:	2b04      	cmp	r3, #4
 801c270:	dd6b      	ble.n	801c34a <_dtoa_r+0x8e2>
 801c272:	9b08      	ldr	r3, [sp, #32]
 801c274:	f1c0 001c 	rsb	r0, r0, #28
 801c278:	4403      	add	r3, r0
 801c27a:	4480      	add	r8, r0
 801c27c:	4406      	add	r6, r0
 801c27e:	9308      	str	r3, [sp, #32]
 801c280:	f1b8 0f00 	cmp.w	r8, #0
 801c284:	dd05      	ble.n	801c292 <_dtoa_r+0x82a>
 801c286:	4649      	mov	r1, r9
 801c288:	4642      	mov	r2, r8
 801c28a:	4658      	mov	r0, fp
 801c28c:	f000 fc08 	bl	801caa0 <__lshift>
 801c290:	4681      	mov	r9, r0
 801c292:	9b08      	ldr	r3, [sp, #32]
 801c294:	2b00      	cmp	r3, #0
 801c296:	dd05      	ble.n	801c2a4 <_dtoa_r+0x83c>
 801c298:	4621      	mov	r1, r4
 801c29a:	461a      	mov	r2, r3
 801c29c:	4658      	mov	r0, fp
 801c29e:	f000 fbff 	bl	801caa0 <__lshift>
 801c2a2:	4604      	mov	r4, r0
 801c2a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801c2a6:	2b00      	cmp	r3, #0
 801c2a8:	d059      	beq.n	801c35e <_dtoa_r+0x8f6>
 801c2aa:	4621      	mov	r1, r4
 801c2ac:	4648      	mov	r0, r9
 801c2ae:	f000 fc63 	bl	801cb78 <__mcmp>
 801c2b2:	2800      	cmp	r0, #0
 801c2b4:	da53      	bge.n	801c35e <_dtoa_r+0x8f6>
 801c2b6:	1e7b      	subs	r3, r7, #1
 801c2b8:	9304      	str	r3, [sp, #16]
 801c2ba:	4649      	mov	r1, r9
 801c2bc:	2300      	movs	r3, #0
 801c2be:	220a      	movs	r2, #10
 801c2c0:	4658      	mov	r0, fp
 801c2c2:	f000 fa41 	bl	801c748 <__multadd>
 801c2c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c2c8:	4681      	mov	r9, r0
 801c2ca:	2b00      	cmp	r3, #0
 801c2cc:	f000 8172 	beq.w	801c5b4 <_dtoa_r+0xb4c>
 801c2d0:	2300      	movs	r3, #0
 801c2d2:	4629      	mov	r1, r5
 801c2d4:	220a      	movs	r2, #10
 801c2d6:	4658      	mov	r0, fp
 801c2d8:	f000 fa36 	bl	801c748 <__multadd>
 801c2dc:	9b00      	ldr	r3, [sp, #0]
 801c2de:	2b00      	cmp	r3, #0
 801c2e0:	4605      	mov	r5, r0
 801c2e2:	dc67      	bgt.n	801c3b4 <_dtoa_r+0x94c>
 801c2e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c2e6:	2b02      	cmp	r3, #2
 801c2e8:	dc41      	bgt.n	801c36e <_dtoa_r+0x906>
 801c2ea:	e063      	b.n	801c3b4 <_dtoa_r+0x94c>
 801c2ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801c2ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801c2f2:	e746      	b.n	801c182 <_dtoa_r+0x71a>
 801c2f4:	9b07      	ldr	r3, [sp, #28]
 801c2f6:	1e5c      	subs	r4, r3, #1
 801c2f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c2fa:	42a3      	cmp	r3, r4
 801c2fc:	bfbf      	itttt	lt
 801c2fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801c300:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801c302:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801c304:	1ae3      	sublt	r3, r4, r3
 801c306:	bfb4      	ite	lt
 801c308:	18d2      	addlt	r2, r2, r3
 801c30a:	1b1c      	subge	r4, r3, r4
 801c30c:	9b07      	ldr	r3, [sp, #28]
 801c30e:	bfbc      	itt	lt
 801c310:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801c312:	2400      	movlt	r4, #0
 801c314:	2b00      	cmp	r3, #0
 801c316:	bfb5      	itete	lt
 801c318:	eba8 0603 	sublt.w	r6, r8, r3
 801c31c:	9b07      	ldrge	r3, [sp, #28]
 801c31e:	2300      	movlt	r3, #0
 801c320:	4646      	movge	r6, r8
 801c322:	e730      	b.n	801c186 <_dtoa_r+0x71e>
 801c324:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801c326:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801c328:	4646      	mov	r6, r8
 801c32a:	e735      	b.n	801c198 <_dtoa_r+0x730>
 801c32c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c32e:	e75c      	b.n	801c1ea <_dtoa_r+0x782>
 801c330:	2300      	movs	r3, #0
 801c332:	e788      	b.n	801c246 <_dtoa_r+0x7de>
 801c334:	3fe00000 	.word	0x3fe00000
 801c338:	40240000 	.word	0x40240000
 801c33c:	40140000 	.word	0x40140000
 801c340:	9b02      	ldr	r3, [sp, #8]
 801c342:	e780      	b.n	801c246 <_dtoa_r+0x7de>
 801c344:	2300      	movs	r3, #0
 801c346:	930a      	str	r3, [sp, #40]	@ 0x28
 801c348:	e782      	b.n	801c250 <_dtoa_r+0x7e8>
 801c34a:	d099      	beq.n	801c280 <_dtoa_r+0x818>
 801c34c:	9a08      	ldr	r2, [sp, #32]
 801c34e:	331c      	adds	r3, #28
 801c350:	441a      	add	r2, r3
 801c352:	4498      	add	r8, r3
 801c354:	441e      	add	r6, r3
 801c356:	9208      	str	r2, [sp, #32]
 801c358:	e792      	b.n	801c280 <_dtoa_r+0x818>
 801c35a:	4603      	mov	r3, r0
 801c35c:	e7f6      	b.n	801c34c <_dtoa_r+0x8e4>
 801c35e:	9b07      	ldr	r3, [sp, #28]
 801c360:	9704      	str	r7, [sp, #16]
 801c362:	2b00      	cmp	r3, #0
 801c364:	dc20      	bgt.n	801c3a8 <_dtoa_r+0x940>
 801c366:	9300      	str	r3, [sp, #0]
 801c368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c36a:	2b02      	cmp	r3, #2
 801c36c:	dd1e      	ble.n	801c3ac <_dtoa_r+0x944>
 801c36e:	9b00      	ldr	r3, [sp, #0]
 801c370:	2b00      	cmp	r3, #0
 801c372:	f47f aec0 	bne.w	801c0f6 <_dtoa_r+0x68e>
 801c376:	4621      	mov	r1, r4
 801c378:	2205      	movs	r2, #5
 801c37a:	4658      	mov	r0, fp
 801c37c:	f000 f9e4 	bl	801c748 <__multadd>
 801c380:	4601      	mov	r1, r0
 801c382:	4604      	mov	r4, r0
 801c384:	4648      	mov	r0, r9
 801c386:	f000 fbf7 	bl	801cb78 <__mcmp>
 801c38a:	2800      	cmp	r0, #0
 801c38c:	f77f aeb3 	ble.w	801c0f6 <_dtoa_r+0x68e>
 801c390:	4656      	mov	r6, sl
 801c392:	2331      	movs	r3, #49	@ 0x31
 801c394:	f806 3b01 	strb.w	r3, [r6], #1
 801c398:	9b04      	ldr	r3, [sp, #16]
 801c39a:	3301      	adds	r3, #1
 801c39c:	9304      	str	r3, [sp, #16]
 801c39e:	e6ae      	b.n	801c0fe <_dtoa_r+0x696>
 801c3a0:	9c07      	ldr	r4, [sp, #28]
 801c3a2:	9704      	str	r7, [sp, #16]
 801c3a4:	4625      	mov	r5, r4
 801c3a6:	e7f3      	b.n	801c390 <_dtoa_r+0x928>
 801c3a8:	9b07      	ldr	r3, [sp, #28]
 801c3aa:	9300      	str	r3, [sp, #0]
 801c3ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c3ae:	2b00      	cmp	r3, #0
 801c3b0:	f000 8104 	beq.w	801c5bc <_dtoa_r+0xb54>
 801c3b4:	2e00      	cmp	r6, #0
 801c3b6:	dd05      	ble.n	801c3c4 <_dtoa_r+0x95c>
 801c3b8:	4629      	mov	r1, r5
 801c3ba:	4632      	mov	r2, r6
 801c3bc:	4658      	mov	r0, fp
 801c3be:	f000 fb6f 	bl	801caa0 <__lshift>
 801c3c2:	4605      	mov	r5, r0
 801c3c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c3c6:	2b00      	cmp	r3, #0
 801c3c8:	d05a      	beq.n	801c480 <_dtoa_r+0xa18>
 801c3ca:	6869      	ldr	r1, [r5, #4]
 801c3cc:	4658      	mov	r0, fp
 801c3ce:	f000 f959 	bl	801c684 <_Balloc>
 801c3d2:	4606      	mov	r6, r0
 801c3d4:	b928      	cbnz	r0, 801c3e2 <_dtoa_r+0x97a>
 801c3d6:	4b84      	ldr	r3, [pc, #528]	@ (801c5e8 <_dtoa_r+0xb80>)
 801c3d8:	4602      	mov	r2, r0
 801c3da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801c3de:	f7ff bb5a 	b.w	801ba96 <_dtoa_r+0x2e>
 801c3e2:	692a      	ldr	r2, [r5, #16]
 801c3e4:	3202      	adds	r2, #2
 801c3e6:	0092      	lsls	r2, r2, #2
 801c3e8:	f105 010c 	add.w	r1, r5, #12
 801c3ec:	300c      	adds	r0, #12
 801c3ee:	f7ff fa9e 	bl	801b92e <memcpy>
 801c3f2:	2201      	movs	r2, #1
 801c3f4:	4631      	mov	r1, r6
 801c3f6:	4658      	mov	r0, fp
 801c3f8:	f000 fb52 	bl	801caa0 <__lshift>
 801c3fc:	f10a 0301 	add.w	r3, sl, #1
 801c400:	9307      	str	r3, [sp, #28]
 801c402:	9b00      	ldr	r3, [sp, #0]
 801c404:	4453      	add	r3, sl
 801c406:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c408:	9b02      	ldr	r3, [sp, #8]
 801c40a:	f003 0301 	and.w	r3, r3, #1
 801c40e:	462f      	mov	r7, r5
 801c410:	930a      	str	r3, [sp, #40]	@ 0x28
 801c412:	4605      	mov	r5, r0
 801c414:	9b07      	ldr	r3, [sp, #28]
 801c416:	4621      	mov	r1, r4
 801c418:	3b01      	subs	r3, #1
 801c41a:	4648      	mov	r0, r9
 801c41c:	9300      	str	r3, [sp, #0]
 801c41e:	f7ff fa9b 	bl	801b958 <quorem>
 801c422:	4639      	mov	r1, r7
 801c424:	9002      	str	r0, [sp, #8]
 801c426:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801c42a:	4648      	mov	r0, r9
 801c42c:	f000 fba4 	bl	801cb78 <__mcmp>
 801c430:	462a      	mov	r2, r5
 801c432:	9008      	str	r0, [sp, #32]
 801c434:	4621      	mov	r1, r4
 801c436:	4658      	mov	r0, fp
 801c438:	f000 fbba 	bl	801cbb0 <__mdiff>
 801c43c:	68c2      	ldr	r2, [r0, #12]
 801c43e:	4606      	mov	r6, r0
 801c440:	bb02      	cbnz	r2, 801c484 <_dtoa_r+0xa1c>
 801c442:	4601      	mov	r1, r0
 801c444:	4648      	mov	r0, r9
 801c446:	f000 fb97 	bl	801cb78 <__mcmp>
 801c44a:	4602      	mov	r2, r0
 801c44c:	4631      	mov	r1, r6
 801c44e:	4658      	mov	r0, fp
 801c450:	920e      	str	r2, [sp, #56]	@ 0x38
 801c452:	f000 f957 	bl	801c704 <_Bfree>
 801c456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c458:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c45a:	9e07      	ldr	r6, [sp, #28]
 801c45c:	ea43 0102 	orr.w	r1, r3, r2
 801c460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c462:	4319      	orrs	r1, r3
 801c464:	d110      	bne.n	801c488 <_dtoa_r+0xa20>
 801c466:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c46a:	d029      	beq.n	801c4c0 <_dtoa_r+0xa58>
 801c46c:	9b08      	ldr	r3, [sp, #32]
 801c46e:	2b00      	cmp	r3, #0
 801c470:	dd02      	ble.n	801c478 <_dtoa_r+0xa10>
 801c472:	9b02      	ldr	r3, [sp, #8]
 801c474:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801c478:	9b00      	ldr	r3, [sp, #0]
 801c47a:	f883 8000 	strb.w	r8, [r3]
 801c47e:	e63f      	b.n	801c100 <_dtoa_r+0x698>
 801c480:	4628      	mov	r0, r5
 801c482:	e7bb      	b.n	801c3fc <_dtoa_r+0x994>
 801c484:	2201      	movs	r2, #1
 801c486:	e7e1      	b.n	801c44c <_dtoa_r+0x9e4>
 801c488:	9b08      	ldr	r3, [sp, #32]
 801c48a:	2b00      	cmp	r3, #0
 801c48c:	db04      	blt.n	801c498 <_dtoa_r+0xa30>
 801c48e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c490:	430b      	orrs	r3, r1
 801c492:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c494:	430b      	orrs	r3, r1
 801c496:	d120      	bne.n	801c4da <_dtoa_r+0xa72>
 801c498:	2a00      	cmp	r2, #0
 801c49a:	dded      	ble.n	801c478 <_dtoa_r+0xa10>
 801c49c:	4649      	mov	r1, r9
 801c49e:	2201      	movs	r2, #1
 801c4a0:	4658      	mov	r0, fp
 801c4a2:	f000 fafd 	bl	801caa0 <__lshift>
 801c4a6:	4621      	mov	r1, r4
 801c4a8:	4681      	mov	r9, r0
 801c4aa:	f000 fb65 	bl	801cb78 <__mcmp>
 801c4ae:	2800      	cmp	r0, #0
 801c4b0:	dc03      	bgt.n	801c4ba <_dtoa_r+0xa52>
 801c4b2:	d1e1      	bne.n	801c478 <_dtoa_r+0xa10>
 801c4b4:	f018 0f01 	tst.w	r8, #1
 801c4b8:	d0de      	beq.n	801c478 <_dtoa_r+0xa10>
 801c4ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c4be:	d1d8      	bne.n	801c472 <_dtoa_r+0xa0a>
 801c4c0:	9a00      	ldr	r2, [sp, #0]
 801c4c2:	2339      	movs	r3, #57	@ 0x39
 801c4c4:	7013      	strb	r3, [r2, #0]
 801c4c6:	4633      	mov	r3, r6
 801c4c8:	461e      	mov	r6, r3
 801c4ca:	3b01      	subs	r3, #1
 801c4cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c4d0:	2a39      	cmp	r2, #57	@ 0x39
 801c4d2:	d052      	beq.n	801c57a <_dtoa_r+0xb12>
 801c4d4:	3201      	adds	r2, #1
 801c4d6:	701a      	strb	r2, [r3, #0]
 801c4d8:	e612      	b.n	801c100 <_dtoa_r+0x698>
 801c4da:	2a00      	cmp	r2, #0
 801c4dc:	dd07      	ble.n	801c4ee <_dtoa_r+0xa86>
 801c4de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c4e2:	d0ed      	beq.n	801c4c0 <_dtoa_r+0xa58>
 801c4e4:	9a00      	ldr	r2, [sp, #0]
 801c4e6:	f108 0301 	add.w	r3, r8, #1
 801c4ea:	7013      	strb	r3, [r2, #0]
 801c4ec:	e608      	b.n	801c100 <_dtoa_r+0x698>
 801c4ee:	9b07      	ldr	r3, [sp, #28]
 801c4f0:	9a07      	ldr	r2, [sp, #28]
 801c4f2:	f803 8c01 	strb.w	r8, [r3, #-1]
 801c4f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c4f8:	4293      	cmp	r3, r2
 801c4fa:	d028      	beq.n	801c54e <_dtoa_r+0xae6>
 801c4fc:	4649      	mov	r1, r9
 801c4fe:	2300      	movs	r3, #0
 801c500:	220a      	movs	r2, #10
 801c502:	4658      	mov	r0, fp
 801c504:	f000 f920 	bl	801c748 <__multadd>
 801c508:	42af      	cmp	r7, r5
 801c50a:	4681      	mov	r9, r0
 801c50c:	f04f 0300 	mov.w	r3, #0
 801c510:	f04f 020a 	mov.w	r2, #10
 801c514:	4639      	mov	r1, r7
 801c516:	4658      	mov	r0, fp
 801c518:	d107      	bne.n	801c52a <_dtoa_r+0xac2>
 801c51a:	f000 f915 	bl	801c748 <__multadd>
 801c51e:	4607      	mov	r7, r0
 801c520:	4605      	mov	r5, r0
 801c522:	9b07      	ldr	r3, [sp, #28]
 801c524:	3301      	adds	r3, #1
 801c526:	9307      	str	r3, [sp, #28]
 801c528:	e774      	b.n	801c414 <_dtoa_r+0x9ac>
 801c52a:	f000 f90d 	bl	801c748 <__multadd>
 801c52e:	4629      	mov	r1, r5
 801c530:	4607      	mov	r7, r0
 801c532:	2300      	movs	r3, #0
 801c534:	220a      	movs	r2, #10
 801c536:	4658      	mov	r0, fp
 801c538:	f000 f906 	bl	801c748 <__multadd>
 801c53c:	4605      	mov	r5, r0
 801c53e:	e7f0      	b.n	801c522 <_dtoa_r+0xaba>
 801c540:	9b00      	ldr	r3, [sp, #0]
 801c542:	2b00      	cmp	r3, #0
 801c544:	bfcc      	ite	gt
 801c546:	461e      	movgt	r6, r3
 801c548:	2601      	movle	r6, #1
 801c54a:	4456      	add	r6, sl
 801c54c:	2700      	movs	r7, #0
 801c54e:	4649      	mov	r1, r9
 801c550:	2201      	movs	r2, #1
 801c552:	4658      	mov	r0, fp
 801c554:	f000 faa4 	bl	801caa0 <__lshift>
 801c558:	4621      	mov	r1, r4
 801c55a:	4681      	mov	r9, r0
 801c55c:	f000 fb0c 	bl	801cb78 <__mcmp>
 801c560:	2800      	cmp	r0, #0
 801c562:	dcb0      	bgt.n	801c4c6 <_dtoa_r+0xa5e>
 801c564:	d102      	bne.n	801c56c <_dtoa_r+0xb04>
 801c566:	f018 0f01 	tst.w	r8, #1
 801c56a:	d1ac      	bne.n	801c4c6 <_dtoa_r+0xa5e>
 801c56c:	4633      	mov	r3, r6
 801c56e:	461e      	mov	r6, r3
 801c570:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c574:	2a30      	cmp	r2, #48	@ 0x30
 801c576:	d0fa      	beq.n	801c56e <_dtoa_r+0xb06>
 801c578:	e5c2      	b.n	801c100 <_dtoa_r+0x698>
 801c57a:	459a      	cmp	sl, r3
 801c57c:	d1a4      	bne.n	801c4c8 <_dtoa_r+0xa60>
 801c57e:	9b04      	ldr	r3, [sp, #16]
 801c580:	3301      	adds	r3, #1
 801c582:	9304      	str	r3, [sp, #16]
 801c584:	2331      	movs	r3, #49	@ 0x31
 801c586:	f88a 3000 	strb.w	r3, [sl]
 801c58a:	e5b9      	b.n	801c100 <_dtoa_r+0x698>
 801c58c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801c58e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801c5ec <_dtoa_r+0xb84>
 801c592:	b11b      	cbz	r3, 801c59c <_dtoa_r+0xb34>
 801c594:	f10a 0308 	add.w	r3, sl, #8
 801c598:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801c59a:	6013      	str	r3, [r2, #0]
 801c59c:	4650      	mov	r0, sl
 801c59e:	b019      	add	sp, #100	@ 0x64
 801c5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c5a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c5a6:	2b01      	cmp	r3, #1
 801c5a8:	f77f ae37 	ble.w	801c21a <_dtoa_r+0x7b2>
 801c5ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c5ae:	930a      	str	r3, [sp, #40]	@ 0x28
 801c5b0:	2001      	movs	r0, #1
 801c5b2:	e655      	b.n	801c260 <_dtoa_r+0x7f8>
 801c5b4:	9b00      	ldr	r3, [sp, #0]
 801c5b6:	2b00      	cmp	r3, #0
 801c5b8:	f77f aed6 	ble.w	801c368 <_dtoa_r+0x900>
 801c5bc:	4656      	mov	r6, sl
 801c5be:	4621      	mov	r1, r4
 801c5c0:	4648      	mov	r0, r9
 801c5c2:	f7ff f9c9 	bl	801b958 <quorem>
 801c5c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801c5ca:	f806 8b01 	strb.w	r8, [r6], #1
 801c5ce:	9b00      	ldr	r3, [sp, #0]
 801c5d0:	eba6 020a 	sub.w	r2, r6, sl
 801c5d4:	4293      	cmp	r3, r2
 801c5d6:	ddb3      	ble.n	801c540 <_dtoa_r+0xad8>
 801c5d8:	4649      	mov	r1, r9
 801c5da:	2300      	movs	r3, #0
 801c5dc:	220a      	movs	r2, #10
 801c5de:	4658      	mov	r0, fp
 801c5e0:	f000 f8b2 	bl	801c748 <__multadd>
 801c5e4:	4681      	mov	r9, r0
 801c5e6:	e7ea      	b.n	801c5be <_dtoa_r+0xb56>
 801c5e8:	080239cc 	.word	0x080239cc
 801c5ec:	08023950 	.word	0x08023950

0801c5f0 <_free_r>:
 801c5f0:	b538      	push	{r3, r4, r5, lr}
 801c5f2:	4605      	mov	r5, r0
 801c5f4:	2900      	cmp	r1, #0
 801c5f6:	d041      	beq.n	801c67c <_free_r+0x8c>
 801c5f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c5fc:	1f0c      	subs	r4, r1, #4
 801c5fe:	2b00      	cmp	r3, #0
 801c600:	bfb8      	it	lt
 801c602:	18e4      	addlt	r4, r4, r3
 801c604:	f7fe f9c8 	bl	801a998 <__malloc_lock>
 801c608:	4a1d      	ldr	r2, [pc, #116]	@ (801c680 <_free_r+0x90>)
 801c60a:	6813      	ldr	r3, [r2, #0]
 801c60c:	b933      	cbnz	r3, 801c61c <_free_r+0x2c>
 801c60e:	6063      	str	r3, [r4, #4]
 801c610:	6014      	str	r4, [r2, #0]
 801c612:	4628      	mov	r0, r5
 801c614:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c618:	f7fe b9c4 	b.w	801a9a4 <__malloc_unlock>
 801c61c:	42a3      	cmp	r3, r4
 801c61e:	d908      	bls.n	801c632 <_free_r+0x42>
 801c620:	6820      	ldr	r0, [r4, #0]
 801c622:	1821      	adds	r1, r4, r0
 801c624:	428b      	cmp	r3, r1
 801c626:	bf01      	itttt	eq
 801c628:	6819      	ldreq	r1, [r3, #0]
 801c62a:	685b      	ldreq	r3, [r3, #4]
 801c62c:	1809      	addeq	r1, r1, r0
 801c62e:	6021      	streq	r1, [r4, #0]
 801c630:	e7ed      	b.n	801c60e <_free_r+0x1e>
 801c632:	461a      	mov	r2, r3
 801c634:	685b      	ldr	r3, [r3, #4]
 801c636:	b10b      	cbz	r3, 801c63c <_free_r+0x4c>
 801c638:	42a3      	cmp	r3, r4
 801c63a:	d9fa      	bls.n	801c632 <_free_r+0x42>
 801c63c:	6811      	ldr	r1, [r2, #0]
 801c63e:	1850      	adds	r0, r2, r1
 801c640:	42a0      	cmp	r0, r4
 801c642:	d10b      	bne.n	801c65c <_free_r+0x6c>
 801c644:	6820      	ldr	r0, [r4, #0]
 801c646:	4401      	add	r1, r0
 801c648:	1850      	adds	r0, r2, r1
 801c64a:	4283      	cmp	r3, r0
 801c64c:	6011      	str	r1, [r2, #0]
 801c64e:	d1e0      	bne.n	801c612 <_free_r+0x22>
 801c650:	6818      	ldr	r0, [r3, #0]
 801c652:	685b      	ldr	r3, [r3, #4]
 801c654:	6053      	str	r3, [r2, #4]
 801c656:	4408      	add	r0, r1
 801c658:	6010      	str	r0, [r2, #0]
 801c65a:	e7da      	b.n	801c612 <_free_r+0x22>
 801c65c:	d902      	bls.n	801c664 <_free_r+0x74>
 801c65e:	230c      	movs	r3, #12
 801c660:	602b      	str	r3, [r5, #0]
 801c662:	e7d6      	b.n	801c612 <_free_r+0x22>
 801c664:	6820      	ldr	r0, [r4, #0]
 801c666:	1821      	adds	r1, r4, r0
 801c668:	428b      	cmp	r3, r1
 801c66a:	bf04      	itt	eq
 801c66c:	6819      	ldreq	r1, [r3, #0]
 801c66e:	685b      	ldreq	r3, [r3, #4]
 801c670:	6063      	str	r3, [r4, #4]
 801c672:	bf04      	itt	eq
 801c674:	1809      	addeq	r1, r1, r0
 801c676:	6021      	streq	r1, [r4, #0]
 801c678:	6054      	str	r4, [r2, #4]
 801c67a:	e7ca      	b.n	801c612 <_free_r+0x22>
 801c67c:	bd38      	pop	{r3, r4, r5, pc}
 801c67e:	bf00      	nop
 801c680:	200072e0 	.word	0x200072e0

0801c684 <_Balloc>:
 801c684:	b570      	push	{r4, r5, r6, lr}
 801c686:	69c6      	ldr	r6, [r0, #28]
 801c688:	4604      	mov	r4, r0
 801c68a:	460d      	mov	r5, r1
 801c68c:	b976      	cbnz	r6, 801c6ac <_Balloc+0x28>
 801c68e:	2010      	movs	r0, #16
 801c690:	f7fe f8d0 	bl	801a834 <malloc>
 801c694:	4602      	mov	r2, r0
 801c696:	61e0      	str	r0, [r4, #28]
 801c698:	b920      	cbnz	r0, 801c6a4 <_Balloc+0x20>
 801c69a:	4b18      	ldr	r3, [pc, #96]	@ (801c6fc <_Balloc+0x78>)
 801c69c:	4818      	ldr	r0, [pc, #96]	@ (801c700 <_Balloc+0x7c>)
 801c69e:	216b      	movs	r1, #107	@ 0x6b
 801c6a0:	f7fe f88e 	bl	801a7c0 <__assert_func>
 801c6a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c6a8:	6006      	str	r6, [r0, #0]
 801c6aa:	60c6      	str	r6, [r0, #12]
 801c6ac:	69e6      	ldr	r6, [r4, #28]
 801c6ae:	68f3      	ldr	r3, [r6, #12]
 801c6b0:	b183      	cbz	r3, 801c6d4 <_Balloc+0x50>
 801c6b2:	69e3      	ldr	r3, [r4, #28]
 801c6b4:	68db      	ldr	r3, [r3, #12]
 801c6b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801c6ba:	b9b8      	cbnz	r0, 801c6ec <_Balloc+0x68>
 801c6bc:	2101      	movs	r1, #1
 801c6be:	fa01 f605 	lsl.w	r6, r1, r5
 801c6c2:	1d72      	adds	r2, r6, #5
 801c6c4:	0092      	lsls	r2, r2, #2
 801c6c6:	4620      	mov	r0, r4
 801c6c8:	f7fe f8a0 	bl	801a80c <_calloc_r>
 801c6cc:	b160      	cbz	r0, 801c6e8 <_Balloc+0x64>
 801c6ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801c6d2:	e00e      	b.n	801c6f2 <_Balloc+0x6e>
 801c6d4:	2221      	movs	r2, #33	@ 0x21
 801c6d6:	2104      	movs	r1, #4
 801c6d8:	4620      	mov	r0, r4
 801c6da:	f7fe f897 	bl	801a80c <_calloc_r>
 801c6de:	69e3      	ldr	r3, [r4, #28]
 801c6e0:	60f0      	str	r0, [r6, #12]
 801c6e2:	68db      	ldr	r3, [r3, #12]
 801c6e4:	2b00      	cmp	r3, #0
 801c6e6:	d1e4      	bne.n	801c6b2 <_Balloc+0x2e>
 801c6e8:	2000      	movs	r0, #0
 801c6ea:	bd70      	pop	{r4, r5, r6, pc}
 801c6ec:	6802      	ldr	r2, [r0, #0]
 801c6ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c6f2:	2300      	movs	r3, #0
 801c6f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801c6f8:	e7f7      	b.n	801c6ea <_Balloc+0x66>
 801c6fa:	bf00      	nop
 801c6fc:	0802395d 	.word	0x0802395d
 801c700:	080239dd 	.word	0x080239dd

0801c704 <_Bfree>:
 801c704:	b570      	push	{r4, r5, r6, lr}
 801c706:	69c6      	ldr	r6, [r0, #28]
 801c708:	4605      	mov	r5, r0
 801c70a:	460c      	mov	r4, r1
 801c70c:	b976      	cbnz	r6, 801c72c <_Bfree+0x28>
 801c70e:	2010      	movs	r0, #16
 801c710:	f7fe f890 	bl	801a834 <malloc>
 801c714:	4602      	mov	r2, r0
 801c716:	61e8      	str	r0, [r5, #28]
 801c718:	b920      	cbnz	r0, 801c724 <_Bfree+0x20>
 801c71a:	4b09      	ldr	r3, [pc, #36]	@ (801c740 <_Bfree+0x3c>)
 801c71c:	4809      	ldr	r0, [pc, #36]	@ (801c744 <_Bfree+0x40>)
 801c71e:	218f      	movs	r1, #143	@ 0x8f
 801c720:	f7fe f84e 	bl	801a7c0 <__assert_func>
 801c724:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c728:	6006      	str	r6, [r0, #0]
 801c72a:	60c6      	str	r6, [r0, #12]
 801c72c:	b13c      	cbz	r4, 801c73e <_Bfree+0x3a>
 801c72e:	69eb      	ldr	r3, [r5, #28]
 801c730:	6862      	ldr	r2, [r4, #4]
 801c732:	68db      	ldr	r3, [r3, #12]
 801c734:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801c738:	6021      	str	r1, [r4, #0]
 801c73a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801c73e:	bd70      	pop	{r4, r5, r6, pc}
 801c740:	0802395d 	.word	0x0802395d
 801c744:	080239dd 	.word	0x080239dd

0801c748 <__multadd>:
 801c748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c74c:	690d      	ldr	r5, [r1, #16]
 801c74e:	4607      	mov	r7, r0
 801c750:	460c      	mov	r4, r1
 801c752:	461e      	mov	r6, r3
 801c754:	f101 0c14 	add.w	ip, r1, #20
 801c758:	2000      	movs	r0, #0
 801c75a:	f8dc 3000 	ldr.w	r3, [ip]
 801c75e:	b299      	uxth	r1, r3
 801c760:	fb02 6101 	mla	r1, r2, r1, r6
 801c764:	0c1e      	lsrs	r6, r3, #16
 801c766:	0c0b      	lsrs	r3, r1, #16
 801c768:	fb02 3306 	mla	r3, r2, r6, r3
 801c76c:	b289      	uxth	r1, r1
 801c76e:	3001      	adds	r0, #1
 801c770:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801c774:	4285      	cmp	r5, r0
 801c776:	f84c 1b04 	str.w	r1, [ip], #4
 801c77a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801c77e:	dcec      	bgt.n	801c75a <__multadd+0x12>
 801c780:	b30e      	cbz	r6, 801c7c6 <__multadd+0x7e>
 801c782:	68a3      	ldr	r3, [r4, #8]
 801c784:	42ab      	cmp	r3, r5
 801c786:	dc19      	bgt.n	801c7bc <__multadd+0x74>
 801c788:	6861      	ldr	r1, [r4, #4]
 801c78a:	4638      	mov	r0, r7
 801c78c:	3101      	adds	r1, #1
 801c78e:	f7ff ff79 	bl	801c684 <_Balloc>
 801c792:	4680      	mov	r8, r0
 801c794:	b928      	cbnz	r0, 801c7a2 <__multadd+0x5a>
 801c796:	4602      	mov	r2, r0
 801c798:	4b0c      	ldr	r3, [pc, #48]	@ (801c7cc <__multadd+0x84>)
 801c79a:	480d      	ldr	r0, [pc, #52]	@ (801c7d0 <__multadd+0x88>)
 801c79c:	21ba      	movs	r1, #186	@ 0xba
 801c79e:	f7fe f80f 	bl	801a7c0 <__assert_func>
 801c7a2:	6922      	ldr	r2, [r4, #16]
 801c7a4:	3202      	adds	r2, #2
 801c7a6:	f104 010c 	add.w	r1, r4, #12
 801c7aa:	0092      	lsls	r2, r2, #2
 801c7ac:	300c      	adds	r0, #12
 801c7ae:	f7ff f8be 	bl	801b92e <memcpy>
 801c7b2:	4621      	mov	r1, r4
 801c7b4:	4638      	mov	r0, r7
 801c7b6:	f7ff ffa5 	bl	801c704 <_Bfree>
 801c7ba:	4644      	mov	r4, r8
 801c7bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801c7c0:	3501      	adds	r5, #1
 801c7c2:	615e      	str	r6, [r3, #20]
 801c7c4:	6125      	str	r5, [r4, #16]
 801c7c6:	4620      	mov	r0, r4
 801c7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c7cc:	080239cc 	.word	0x080239cc
 801c7d0:	080239dd 	.word	0x080239dd

0801c7d4 <__hi0bits>:
 801c7d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801c7d8:	4603      	mov	r3, r0
 801c7da:	bf36      	itet	cc
 801c7dc:	0403      	lslcc	r3, r0, #16
 801c7de:	2000      	movcs	r0, #0
 801c7e0:	2010      	movcc	r0, #16
 801c7e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801c7e6:	bf3c      	itt	cc
 801c7e8:	021b      	lslcc	r3, r3, #8
 801c7ea:	3008      	addcc	r0, #8
 801c7ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c7f0:	bf3c      	itt	cc
 801c7f2:	011b      	lslcc	r3, r3, #4
 801c7f4:	3004      	addcc	r0, #4
 801c7f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c7fa:	bf3c      	itt	cc
 801c7fc:	009b      	lslcc	r3, r3, #2
 801c7fe:	3002      	addcc	r0, #2
 801c800:	2b00      	cmp	r3, #0
 801c802:	db05      	blt.n	801c810 <__hi0bits+0x3c>
 801c804:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801c808:	f100 0001 	add.w	r0, r0, #1
 801c80c:	bf08      	it	eq
 801c80e:	2020      	moveq	r0, #32
 801c810:	4770      	bx	lr

0801c812 <__lo0bits>:
 801c812:	6803      	ldr	r3, [r0, #0]
 801c814:	4602      	mov	r2, r0
 801c816:	f013 0007 	ands.w	r0, r3, #7
 801c81a:	d00b      	beq.n	801c834 <__lo0bits+0x22>
 801c81c:	07d9      	lsls	r1, r3, #31
 801c81e:	d421      	bmi.n	801c864 <__lo0bits+0x52>
 801c820:	0798      	lsls	r0, r3, #30
 801c822:	bf49      	itett	mi
 801c824:	085b      	lsrmi	r3, r3, #1
 801c826:	089b      	lsrpl	r3, r3, #2
 801c828:	2001      	movmi	r0, #1
 801c82a:	6013      	strmi	r3, [r2, #0]
 801c82c:	bf5c      	itt	pl
 801c82e:	6013      	strpl	r3, [r2, #0]
 801c830:	2002      	movpl	r0, #2
 801c832:	4770      	bx	lr
 801c834:	b299      	uxth	r1, r3
 801c836:	b909      	cbnz	r1, 801c83c <__lo0bits+0x2a>
 801c838:	0c1b      	lsrs	r3, r3, #16
 801c83a:	2010      	movs	r0, #16
 801c83c:	b2d9      	uxtb	r1, r3
 801c83e:	b909      	cbnz	r1, 801c844 <__lo0bits+0x32>
 801c840:	3008      	adds	r0, #8
 801c842:	0a1b      	lsrs	r3, r3, #8
 801c844:	0719      	lsls	r1, r3, #28
 801c846:	bf04      	itt	eq
 801c848:	091b      	lsreq	r3, r3, #4
 801c84a:	3004      	addeq	r0, #4
 801c84c:	0799      	lsls	r1, r3, #30
 801c84e:	bf04      	itt	eq
 801c850:	089b      	lsreq	r3, r3, #2
 801c852:	3002      	addeq	r0, #2
 801c854:	07d9      	lsls	r1, r3, #31
 801c856:	d403      	bmi.n	801c860 <__lo0bits+0x4e>
 801c858:	085b      	lsrs	r3, r3, #1
 801c85a:	f100 0001 	add.w	r0, r0, #1
 801c85e:	d003      	beq.n	801c868 <__lo0bits+0x56>
 801c860:	6013      	str	r3, [r2, #0]
 801c862:	4770      	bx	lr
 801c864:	2000      	movs	r0, #0
 801c866:	4770      	bx	lr
 801c868:	2020      	movs	r0, #32
 801c86a:	4770      	bx	lr

0801c86c <__i2b>:
 801c86c:	b510      	push	{r4, lr}
 801c86e:	460c      	mov	r4, r1
 801c870:	2101      	movs	r1, #1
 801c872:	f7ff ff07 	bl	801c684 <_Balloc>
 801c876:	4602      	mov	r2, r0
 801c878:	b928      	cbnz	r0, 801c886 <__i2b+0x1a>
 801c87a:	4b05      	ldr	r3, [pc, #20]	@ (801c890 <__i2b+0x24>)
 801c87c:	4805      	ldr	r0, [pc, #20]	@ (801c894 <__i2b+0x28>)
 801c87e:	f240 1145 	movw	r1, #325	@ 0x145
 801c882:	f7fd ff9d 	bl	801a7c0 <__assert_func>
 801c886:	2301      	movs	r3, #1
 801c888:	6144      	str	r4, [r0, #20]
 801c88a:	6103      	str	r3, [r0, #16]
 801c88c:	bd10      	pop	{r4, pc}
 801c88e:	bf00      	nop
 801c890:	080239cc 	.word	0x080239cc
 801c894:	080239dd 	.word	0x080239dd

0801c898 <__multiply>:
 801c898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c89c:	4614      	mov	r4, r2
 801c89e:	690a      	ldr	r2, [r1, #16]
 801c8a0:	6923      	ldr	r3, [r4, #16]
 801c8a2:	429a      	cmp	r2, r3
 801c8a4:	bfa8      	it	ge
 801c8a6:	4623      	movge	r3, r4
 801c8a8:	460f      	mov	r7, r1
 801c8aa:	bfa4      	itt	ge
 801c8ac:	460c      	movge	r4, r1
 801c8ae:	461f      	movge	r7, r3
 801c8b0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801c8b4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801c8b8:	68a3      	ldr	r3, [r4, #8]
 801c8ba:	6861      	ldr	r1, [r4, #4]
 801c8bc:	eb0a 0609 	add.w	r6, sl, r9
 801c8c0:	42b3      	cmp	r3, r6
 801c8c2:	b085      	sub	sp, #20
 801c8c4:	bfb8      	it	lt
 801c8c6:	3101      	addlt	r1, #1
 801c8c8:	f7ff fedc 	bl	801c684 <_Balloc>
 801c8cc:	b930      	cbnz	r0, 801c8dc <__multiply+0x44>
 801c8ce:	4602      	mov	r2, r0
 801c8d0:	4b44      	ldr	r3, [pc, #272]	@ (801c9e4 <__multiply+0x14c>)
 801c8d2:	4845      	ldr	r0, [pc, #276]	@ (801c9e8 <__multiply+0x150>)
 801c8d4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801c8d8:	f7fd ff72 	bl	801a7c0 <__assert_func>
 801c8dc:	f100 0514 	add.w	r5, r0, #20
 801c8e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801c8e4:	462b      	mov	r3, r5
 801c8e6:	2200      	movs	r2, #0
 801c8e8:	4543      	cmp	r3, r8
 801c8ea:	d321      	bcc.n	801c930 <__multiply+0x98>
 801c8ec:	f107 0114 	add.w	r1, r7, #20
 801c8f0:	f104 0214 	add.w	r2, r4, #20
 801c8f4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801c8f8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801c8fc:	9302      	str	r3, [sp, #8]
 801c8fe:	1b13      	subs	r3, r2, r4
 801c900:	3b15      	subs	r3, #21
 801c902:	f023 0303 	bic.w	r3, r3, #3
 801c906:	3304      	adds	r3, #4
 801c908:	f104 0715 	add.w	r7, r4, #21
 801c90c:	42ba      	cmp	r2, r7
 801c90e:	bf38      	it	cc
 801c910:	2304      	movcc	r3, #4
 801c912:	9301      	str	r3, [sp, #4]
 801c914:	9b02      	ldr	r3, [sp, #8]
 801c916:	9103      	str	r1, [sp, #12]
 801c918:	428b      	cmp	r3, r1
 801c91a:	d80c      	bhi.n	801c936 <__multiply+0x9e>
 801c91c:	2e00      	cmp	r6, #0
 801c91e:	dd03      	ble.n	801c928 <__multiply+0x90>
 801c920:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c924:	2b00      	cmp	r3, #0
 801c926:	d05b      	beq.n	801c9e0 <__multiply+0x148>
 801c928:	6106      	str	r6, [r0, #16]
 801c92a:	b005      	add	sp, #20
 801c92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c930:	f843 2b04 	str.w	r2, [r3], #4
 801c934:	e7d8      	b.n	801c8e8 <__multiply+0x50>
 801c936:	f8b1 a000 	ldrh.w	sl, [r1]
 801c93a:	f1ba 0f00 	cmp.w	sl, #0
 801c93e:	d024      	beq.n	801c98a <__multiply+0xf2>
 801c940:	f104 0e14 	add.w	lr, r4, #20
 801c944:	46a9      	mov	r9, r5
 801c946:	f04f 0c00 	mov.w	ip, #0
 801c94a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c94e:	f8d9 3000 	ldr.w	r3, [r9]
 801c952:	fa1f fb87 	uxth.w	fp, r7
 801c956:	b29b      	uxth	r3, r3
 801c958:	fb0a 330b 	mla	r3, sl, fp, r3
 801c95c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801c960:	f8d9 7000 	ldr.w	r7, [r9]
 801c964:	4463      	add	r3, ip
 801c966:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801c96a:	fb0a c70b 	mla	r7, sl, fp, ip
 801c96e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801c972:	b29b      	uxth	r3, r3
 801c974:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801c978:	4572      	cmp	r2, lr
 801c97a:	f849 3b04 	str.w	r3, [r9], #4
 801c97e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801c982:	d8e2      	bhi.n	801c94a <__multiply+0xb2>
 801c984:	9b01      	ldr	r3, [sp, #4]
 801c986:	f845 c003 	str.w	ip, [r5, r3]
 801c98a:	9b03      	ldr	r3, [sp, #12]
 801c98c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c990:	3104      	adds	r1, #4
 801c992:	f1b9 0f00 	cmp.w	r9, #0
 801c996:	d021      	beq.n	801c9dc <__multiply+0x144>
 801c998:	682b      	ldr	r3, [r5, #0]
 801c99a:	f104 0c14 	add.w	ip, r4, #20
 801c99e:	46ae      	mov	lr, r5
 801c9a0:	f04f 0a00 	mov.w	sl, #0
 801c9a4:	f8bc b000 	ldrh.w	fp, [ip]
 801c9a8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801c9ac:	fb09 770b 	mla	r7, r9, fp, r7
 801c9b0:	4457      	add	r7, sl
 801c9b2:	b29b      	uxth	r3, r3
 801c9b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801c9b8:	f84e 3b04 	str.w	r3, [lr], #4
 801c9bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c9c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c9c4:	f8be 3000 	ldrh.w	r3, [lr]
 801c9c8:	fb09 330a 	mla	r3, r9, sl, r3
 801c9cc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801c9d0:	4562      	cmp	r2, ip
 801c9d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c9d6:	d8e5      	bhi.n	801c9a4 <__multiply+0x10c>
 801c9d8:	9f01      	ldr	r7, [sp, #4]
 801c9da:	51eb      	str	r3, [r5, r7]
 801c9dc:	3504      	adds	r5, #4
 801c9de:	e799      	b.n	801c914 <__multiply+0x7c>
 801c9e0:	3e01      	subs	r6, #1
 801c9e2:	e79b      	b.n	801c91c <__multiply+0x84>
 801c9e4:	080239cc 	.word	0x080239cc
 801c9e8:	080239dd 	.word	0x080239dd

0801c9ec <__pow5mult>:
 801c9ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c9f0:	4615      	mov	r5, r2
 801c9f2:	f012 0203 	ands.w	r2, r2, #3
 801c9f6:	4607      	mov	r7, r0
 801c9f8:	460e      	mov	r6, r1
 801c9fa:	d007      	beq.n	801ca0c <__pow5mult+0x20>
 801c9fc:	4c25      	ldr	r4, [pc, #148]	@ (801ca94 <__pow5mult+0xa8>)
 801c9fe:	3a01      	subs	r2, #1
 801ca00:	2300      	movs	r3, #0
 801ca02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ca06:	f7ff fe9f 	bl	801c748 <__multadd>
 801ca0a:	4606      	mov	r6, r0
 801ca0c:	10ad      	asrs	r5, r5, #2
 801ca0e:	d03d      	beq.n	801ca8c <__pow5mult+0xa0>
 801ca10:	69fc      	ldr	r4, [r7, #28]
 801ca12:	b97c      	cbnz	r4, 801ca34 <__pow5mult+0x48>
 801ca14:	2010      	movs	r0, #16
 801ca16:	f7fd ff0d 	bl	801a834 <malloc>
 801ca1a:	4602      	mov	r2, r0
 801ca1c:	61f8      	str	r0, [r7, #28]
 801ca1e:	b928      	cbnz	r0, 801ca2c <__pow5mult+0x40>
 801ca20:	4b1d      	ldr	r3, [pc, #116]	@ (801ca98 <__pow5mult+0xac>)
 801ca22:	481e      	ldr	r0, [pc, #120]	@ (801ca9c <__pow5mult+0xb0>)
 801ca24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ca28:	f7fd feca 	bl	801a7c0 <__assert_func>
 801ca2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ca30:	6004      	str	r4, [r0, #0]
 801ca32:	60c4      	str	r4, [r0, #12]
 801ca34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ca38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ca3c:	b94c      	cbnz	r4, 801ca52 <__pow5mult+0x66>
 801ca3e:	f240 2171 	movw	r1, #625	@ 0x271
 801ca42:	4638      	mov	r0, r7
 801ca44:	f7ff ff12 	bl	801c86c <__i2b>
 801ca48:	2300      	movs	r3, #0
 801ca4a:	f8c8 0008 	str.w	r0, [r8, #8]
 801ca4e:	4604      	mov	r4, r0
 801ca50:	6003      	str	r3, [r0, #0]
 801ca52:	f04f 0900 	mov.w	r9, #0
 801ca56:	07eb      	lsls	r3, r5, #31
 801ca58:	d50a      	bpl.n	801ca70 <__pow5mult+0x84>
 801ca5a:	4631      	mov	r1, r6
 801ca5c:	4622      	mov	r2, r4
 801ca5e:	4638      	mov	r0, r7
 801ca60:	f7ff ff1a 	bl	801c898 <__multiply>
 801ca64:	4631      	mov	r1, r6
 801ca66:	4680      	mov	r8, r0
 801ca68:	4638      	mov	r0, r7
 801ca6a:	f7ff fe4b 	bl	801c704 <_Bfree>
 801ca6e:	4646      	mov	r6, r8
 801ca70:	106d      	asrs	r5, r5, #1
 801ca72:	d00b      	beq.n	801ca8c <__pow5mult+0xa0>
 801ca74:	6820      	ldr	r0, [r4, #0]
 801ca76:	b938      	cbnz	r0, 801ca88 <__pow5mult+0x9c>
 801ca78:	4622      	mov	r2, r4
 801ca7a:	4621      	mov	r1, r4
 801ca7c:	4638      	mov	r0, r7
 801ca7e:	f7ff ff0b 	bl	801c898 <__multiply>
 801ca82:	6020      	str	r0, [r4, #0]
 801ca84:	f8c0 9000 	str.w	r9, [r0]
 801ca88:	4604      	mov	r4, r0
 801ca8a:	e7e4      	b.n	801ca56 <__pow5mult+0x6a>
 801ca8c:	4630      	mov	r0, r6
 801ca8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ca92:	bf00      	nop
 801ca94:	08023a38 	.word	0x08023a38
 801ca98:	0802395d 	.word	0x0802395d
 801ca9c:	080239dd 	.word	0x080239dd

0801caa0 <__lshift>:
 801caa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801caa4:	460c      	mov	r4, r1
 801caa6:	6849      	ldr	r1, [r1, #4]
 801caa8:	6923      	ldr	r3, [r4, #16]
 801caaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801caae:	68a3      	ldr	r3, [r4, #8]
 801cab0:	4607      	mov	r7, r0
 801cab2:	4691      	mov	r9, r2
 801cab4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801cab8:	f108 0601 	add.w	r6, r8, #1
 801cabc:	42b3      	cmp	r3, r6
 801cabe:	db0b      	blt.n	801cad8 <__lshift+0x38>
 801cac0:	4638      	mov	r0, r7
 801cac2:	f7ff fddf 	bl	801c684 <_Balloc>
 801cac6:	4605      	mov	r5, r0
 801cac8:	b948      	cbnz	r0, 801cade <__lshift+0x3e>
 801caca:	4602      	mov	r2, r0
 801cacc:	4b28      	ldr	r3, [pc, #160]	@ (801cb70 <__lshift+0xd0>)
 801cace:	4829      	ldr	r0, [pc, #164]	@ (801cb74 <__lshift+0xd4>)
 801cad0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801cad4:	f7fd fe74 	bl	801a7c0 <__assert_func>
 801cad8:	3101      	adds	r1, #1
 801cada:	005b      	lsls	r3, r3, #1
 801cadc:	e7ee      	b.n	801cabc <__lshift+0x1c>
 801cade:	2300      	movs	r3, #0
 801cae0:	f100 0114 	add.w	r1, r0, #20
 801cae4:	f100 0210 	add.w	r2, r0, #16
 801cae8:	4618      	mov	r0, r3
 801caea:	4553      	cmp	r3, sl
 801caec:	db33      	blt.n	801cb56 <__lshift+0xb6>
 801caee:	6920      	ldr	r0, [r4, #16]
 801caf0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801caf4:	f104 0314 	add.w	r3, r4, #20
 801caf8:	f019 091f 	ands.w	r9, r9, #31
 801cafc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801cb00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801cb04:	d02b      	beq.n	801cb5e <__lshift+0xbe>
 801cb06:	f1c9 0e20 	rsb	lr, r9, #32
 801cb0a:	468a      	mov	sl, r1
 801cb0c:	2200      	movs	r2, #0
 801cb0e:	6818      	ldr	r0, [r3, #0]
 801cb10:	fa00 f009 	lsl.w	r0, r0, r9
 801cb14:	4310      	orrs	r0, r2
 801cb16:	f84a 0b04 	str.w	r0, [sl], #4
 801cb1a:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb1e:	459c      	cmp	ip, r3
 801cb20:	fa22 f20e 	lsr.w	r2, r2, lr
 801cb24:	d8f3      	bhi.n	801cb0e <__lshift+0x6e>
 801cb26:	ebac 0304 	sub.w	r3, ip, r4
 801cb2a:	3b15      	subs	r3, #21
 801cb2c:	f023 0303 	bic.w	r3, r3, #3
 801cb30:	3304      	adds	r3, #4
 801cb32:	f104 0015 	add.w	r0, r4, #21
 801cb36:	4584      	cmp	ip, r0
 801cb38:	bf38      	it	cc
 801cb3a:	2304      	movcc	r3, #4
 801cb3c:	50ca      	str	r2, [r1, r3]
 801cb3e:	b10a      	cbz	r2, 801cb44 <__lshift+0xa4>
 801cb40:	f108 0602 	add.w	r6, r8, #2
 801cb44:	3e01      	subs	r6, #1
 801cb46:	4638      	mov	r0, r7
 801cb48:	612e      	str	r6, [r5, #16]
 801cb4a:	4621      	mov	r1, r4
 801cb4c:	f7ff fdda 	bl	801c704 <_Bfree>
 801cb50:	4628      	mov	r0, r5
 801cb52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cb56:	f842 0f04 	str.w	r0, [r2, #4]!
 801cb5a:	3301      	adds	r3, #1
 801cb5c:	e7c5      	b.n	801caea <__lshift+0x4a>
 801cb5e:	3904      	subs	r1, #4
 801cb60:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb64:	f841 2f04 	str.w	r2, [r1, #4]!
 801cb68:	459c      	cmp	ip, r3
 801cb6a:	d8f9      	bhi.n	801cb60 <__lshift+0xc0>
 801cb6c:	e7ea      	b.n	801cb44 <__lshift+0xa4>
 801cb6e:	bf00      	nop
 801cb70:	080239cc 	.word	0x080239cc
 801cb74:	080239dd 	.word	0x080239dd

0801cb78 <__mcmp>:
 801cb78:	690a      	ldr	r2, [r1, #16]
 801cb7a:	4603      	mov	r3, r0
 801cb7c:	6900      	ldr	r0, [r0, #16]
 801cb7e:	1a80      	subs	r0, r0, r2
 801cb80:	b530      	push	{r4, r5, lr}
 801cb82:	d10e      	bne.n	801cba2 <__mcmp+0x2a>
 801cb84:	3314      	adds	r3, #20
 801cb86:	3114      	adds	r1, #20
 801cb88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801cb8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801cb90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801cb94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801cb98:	4295      	cmp	r5, r2
 801cb9a:	d003      	beq.n	801cba4 <__mcmp+0x2c>
 801cb9c:	d205      	bcs.n	801cbaa <__mcmp+0x32>
 801cb9e:	f04f 30ff 	mov.w	r0, #4294967295
 801cba2:	bd30      	pop	{r4, r5, pc}
 801cba4:	42a3      	cmp	r3, r4
 801cba6:	d3f3      	bcc.n	801cb90 <__mcmp+0x18>
 801cba8:	e7fb      	b.n	801cba2 <__mcmp+0x2a>
 801cbaa:	2001      	movs	r0, #1
 801cbac:	e7f9      	b.n	801cba2 <__mcmp+0x2a>
	...

0801cbb0 <__mdiff>:
 801cbb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbb4:	4689      	mov	r9, r1
 801cbb6:	4606      	mov	r6, r0
 801cbb8:	4611      	mov	r1, r2
 801cbba:	4648      	mov	r0, r9
 801cbbc:	4614      	mov	r4, r2
 801cbbe:	f7ff ffdb 	bl	801cb78 <__mcmp>
 801cbc2:	1e05      	subs	r5, r0, #0
 801cbc4:	d112      	bne.n	801cbec <__mdiff+0x3c>
 801cbc6:	4629      	mov	r1, r5
 801cbc8:	4630      	mov	r0, r6
 801cbca:	f7ff fd5b 	bl	801c684 <_Balloc>
 801cbce:	4602      	mov	r2, r0
 801cbd0:	b928      	cbnz	r0, 801cbde <__mdiff+0x2e>
 801cbd2:	4b3f      	ldr	r3, [pc, #252]	@ (801ccd0 <__mdiff+0x120>)
 801cbd4:	f240 2137 	movw	r1, #567	@ 0x237
 801cbd8:	483e      	ldr	r0, [pc, #248]	@ (801ccd4 <__mdiff+0x124>)
 801cbda:	f7fd fdf1 	bl	801a7c0 <__assert_func>
 801cbde:	2301      	movs	r3, #1
 801cbe0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801cbe4:	4610      	mov	r0, r2
 801cbe6:	b003      	add	sp, #12
 801cbe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cbec:	bfbc      	itt	lt
 801cbee:	464b      	movlt	r3, r9
 801cbf0:	46a1      	movlt	r9, r4
 801cbf2:	4630      	mov	r0, r6
 801cbf4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801cbf8:	bfba      	itte	lt
 801cbfa:	461c      	movlt	r4, r3
 801cbfc:	2501      	movlt	r5, #1
 801cbfe:	2500      	movge	r5, #0
 801cc00:	f7ff fd40 	bl	801c684 <_Balloc>
 801cc04:	4602      	mov	r2, r0
 801cc06:	b918      	cbnz	r0, 801cc10 <__mdiff+0x60>
 801cc08:	4b31      	ldr	r3, [pc, #196]	@ (801ccd0 <__mdiff+0x120>)
 801cc0a:	f240 2145 	movw	r1, #581	@ 0x245
 801cc0e:	e7e3      	b.n	801cbd8 <__mdiff+0x28>
 801cc10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801cc14:	6926      	ldr	r6, [r4, #16]
 801cc16:	60c5      	str	r5, [r0, #12]
 801cc18:	f109 0310 	add.w	r3, r9, #16
 801cc1c:	f109 0514 	add.w	r5, r9, #20
 801cc20:	f104 0e14 	add.w	lr, r4, #20
 801cc24:	f100 0b14 	add.w	fp, r0, #20
 801cc28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801cc2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801cc30:	9301      	str	r3, [sp, #4]
 801cc32:	46d9      	mov	r9, fp
 801cc34:	f04f 0c00 	mov.w	ip, #0
 801cc38:	9b01      	ldr	r3, [sp, #4]
 801cc3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801cc3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 801cc42:	9301      	str	r3, [sp, #4]
 801cc44:	fa1f f38a 	uxth.w	r3, sl
 801cc48:	4619      	mov	r1, r3
 801cc4a:	b283      	uxth	r3, r0
 801cc4c:	1acb      	subs	r3, r1, r3
 801cc4e:	0c00      	lsrs	r0, r0, #16
 801cc50:	4463      	add	r3, ip
 801cc52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801cc56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801cc5a:	b29b      	uxth	r3, r3
 801cc5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801cc60:	4576      	cmp	r6, lr
 801cc62:	f849 3b04 	str.w	r3, [r9], #4
 801cc66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801cc6a:	d8e5      	bhi.n	801cc38 <__mdiff+0x88>
 801cc6c:	1b33      	subs	r3, r6, r4
 801cc6e:	3b15      	subs	r3, #21
 801cc70:	f023 0303 	bic.w	r3, r3, #3
 801cc74:	3415      	adds	r4, #21
 801cc76:	3304      	adds	r3, #4
 801cc78:	42a6      	cmp	r6, r4
 801cc7a:	bf38      	it	cc
 801cc7c:	2304      	movcc	r3, #4
 801cc7e:	441d      	add	r5, r3
 801cc80:	445b      	add	r3, fp
 801cc82:	461e      	mov	r6, r3
 801cc84:	462c      	mov	r4, r5
 801cc86:	4544      	cmp	r4, r8
 801cc88:	d30e      	bcc.n	801cca8 <__mdiff+0xf8>
 801cc8a:	f108 0103 	add.w	r1, r8, #3
 801cc8e:	1b49      	subs	r1, r1, r5
 801cc90:	f021 0103 	bic.w	r1, r1, #3
 801cc94:	3d03      	subs	r5, #3
 801cc96:	45a8      	cmp	r8, r5
 801cc98:	bf38      	it	cc
 801cc9a:	2100      	movcc	r1, #0
 801cc9c:	440b      	add	r3, r1
 801cc9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801cca2:	b191      	cbz	r1, 801ccca <__mdiff+0x11a>
 801cca4:	6117      	str	r7, [r2, #16]
 801cca6:	e79d      	b.n	801cbe4 <__mdiff+0x34>
 801cca8:	f854 1b04 	ldr.w	r1, [r4], #4
 801ccac:	46e6      	mov	lr, ip
 801ccae:	0c08      	lsrs	r0, r1, #16
 801ccb0:	fa1c fc81 	uxtah	ip, ip, r1
 801ccb4:	4471      	add	r1, lr
 801ccb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801ccba:	b289      	uxth	r1, r1
 801ccbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801ccc0:	f846 1b04 	str.w	r1, [r6], #4
 801ccc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801ccc8:	e7dd      	b.n	801cc86 <__mdiff+0xd6>
 801ccca:	3f01      	subs	r7, #1
 801cccc:	e7e7      	b.n	801cc9e <__mdiff+0xee>
 801ccce:	bf00      	nop
 801ccd0:	080239cc 	.word	0x080239cc
 801ccd4:	080239dd 	.word	0x080239dd

0801ccd8 <__d2b>:
 801ccd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ccdc:	460f      	mov	r7, r1
 801ccde:	2101      	movs	r1, #1
 801cce0:	ec59 8b10 	vmov	r8, r9, d0
 801cce4:	4616      	mov	r6, r2
 801cce6:	f7ff fccd 	bl	801c684 <_Balloc>
 801ccea:	4604      	mov	r4, r0
 801ccec:	b930      	cbnz	r0, 801ccfc <__d2b+0x24>
 801ccee:	4602      	mov	r2, r0
 801ccf0:	4b23      	ldr	r3, [pc, #140]	@ (801cd80 <__d2b+0xa8>)
 801ccf2:	4824      	ldr	r0, [pc, #144]	@ (801cd84 <__d2b+0xac>)
 801ccf4:	f240 310f 	movw	r1, #783	@ 0x30f
 801ccf8:	f7fd fd62 	bl	801a7c0 <__assert_func>
 801ccfc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801cd00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801cd04:	b10d      	cbz	r5, 801cd0a <__d2b+0x32>
 801cd06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801cd0a:	9301      	str	r3, [sp, #4]
 801cd0c:	f1b8 0300 	subs.w	r3, r8, #0
 801cd10:	d023      	beq.n	801cd5a <__d2b+0x82>
 801cd12:	4668      	mov	r0, sp
 801cd14:	9300      	str	r3, [sp, #0]
 801cd16:	f7ff fd7c 	bl	801c812 <__lo0bits>
 801cd1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801cd1e:	b1d0      	cbz	r0, 801cd56 <__d2b+0x7e>
 801cd20:	f1c0 0320 	rsb	r3, r0, #32
 801cd24:	fa02 f303 	lsl.w	r3, r2, r3
 801cd28:	430b      	orrs	r3, r1
 801cd2a:	40c2      	lsrs	r2, r0
 801cd2c:	6163      	str	r3, [r4, #20]
 801cd2e:	9201      	str	r2, [sp, #4]
 801cd30:	9b01      	ldr	r3, [sp, #4]
 801cd32:	61a3      	str	r3, [r4, #24]
 801cd34:	2b00      	cmp	r3, #0
 801cd36:	bf0c      	ite	eq
 801cd38:	2201      	moveq	r2, #1
 801cd3a:	2202      	movne	r2, #2
 801cd3c:	6122      	str	r2, [r4, #16]
 801cd3e:	b1a5      	cbz	r5, 801cd6a <__d2b+0x92>
 801cd40:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801cd44:	4405      	add	r5, r0
 801cd46:	603d      	str	r5, [r7, #0]
 801cd48:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801cd4c:	6030      	str	r0, [r6, #0]
 801cd4e:	4620      	mov	r0, r4
 801cd50:	b003      	add	sp, #12
 801cd52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801cd56:	6161      	str	r1, [r4, #20]
 801cd58:	e7ea      	b.n	801cd30 <__d2b+0x58>
 801cd5a:	a801      	add	r0, sp, #4
 801cd5c:	f7ff fd59 	bl	801c812 <__lo0bits>
 801cd60:	9b01      	ldr	r3, [sp, #4]
 801cd62:	6163      	str	r3, [r4, #20]
 801cd64:	3020      	adds	r0, #32
 801cd66:	2201      	movs	r2, #1
 801cd68:	e7e8      	b.n	801cd3c <__d2b+0x64>
 801cd6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801cd6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801cd72:	6038      	str	r0, [r7, #0]
 801cd74:	6918      	ldr	r0, [r3, #16]
 801cd76:	f7ff fd2d 	bl	801c7d4 <__hi0bits>
 801cd7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801cd7e:	e7e5      	b.n	801cd4c <__d2b+0x74>
 801cd80:	080239cc 	.word	0x080239cc
 801cd84:	080239dd 	.word	0x080239dd

0801cd88 <_malloc_usable_size_r>:
 801cd88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cd8c:	1f18      	subs	r0, r3, #4
 801cd8e:	2b00      	cmp	r3, #0
 801cd90:	bfbc      	itt	lt
 801cd92:	580b      	ldrlt	r3, [r1, r0]
 801cd94:	18c0      	addlt	r0, r0, r3
 801cd96:	4770      	bx	lr

0801cd98 <__ssputs_r>:
 801cd98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cd9c:	688e      	ldr	r6, [r1, #8]
 801cd9e:	461f      	mov	r7, r3
 801cda0:	42be      	cmp	r6, r7
 801cda2:	680b      	ldr	r3, [r1, #0]
 801cda4:	4682      	mov	sl, r0
 801cda6:	460c      	mov	r4, r1
 801cda8:	4690      	mov	r8, r2
 801cdaa:	d82d      	bhi.n	801ce08 <__ssputs_r+0x70>
 801cdac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801cdb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801cdb4:	d026      	beq.n	801ce04 <__ssputs_r+0x6c>
 801cdb6:	6965      	ldr	r5, [r4, #20]
 801cdb8:	6909      	ldr	r1, [r1, #16]
 801cdba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801cdbe:	eba3 0901 	sub.w	r9, r3, r1
 801cdc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801cdc6:	1c7b      	adds	r3, r7, #1
 801cdc8:	444b      	add	r3, r9
 801cdca:	106d      	asrs	r5, r5, #1
 801cdcc:	429d      	cmp	r5, r3
 801cdce:	bf38      	it	cc
 801cdd0:	461d      	movcc	r5, r3
 801cdd2:	0553      	lsls	r3, r2, #21
 801cdd4:	d527      	bpl.n	801ce26 <__ssputs_r+0x8e>
 801cdd6:	4629      	mov	r1, r5
 801cdd8:	f7fd fd5e 	bl	801a898 <_malloc_r>
 801cddc:	4606      	mov	r6, r0
 801cdde:	b360      	cbz	r0, 801ce3a <__ssputs_r+0xa2>
 801cde0:	6921      	ldr	r1, [r4, #16]
 801cde2:	464a      	mov	r2, r9
 801cde4:	f7fe fda3 	bl	801b92e <memcpy>
 801cde8:	89a3      	ldrh	r3, [r4, #12]
 801cdea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801cdee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801cdf2:	81a3      	strh	r3, [r4, #12]
 801cdf4:	6126      	str	r6, [r4, #16]
 801cdf6:	6165      	str	r5, [r4, #20]
 801cdf8:	444e      	add	r6, r9
 801cdfa:	eba5 0509 	sub.w	r5, r5, r9
 801cdfe:	6026      	str	r6, [r4, #0]
 801ce00:	60a5      	str	r5, [r4, #8]
 801ce02:	463e      	mov	r6, r7
 801ce04:	42be      	cmp	r6, r7
 801ce06:	d900      	bls.n	801ce0a <__ssputs_r+0x72>
 801ce08:	463e      	mov	r6, r7
 801ce0a:	6820      	ldr	r0, [r4, #0]
 801ce0c:	4632      	mov	r2, r6
 801ce0e:	4641      	mov	r1, r8
 801ce10:	f7fe fcb0 	bl	801b774 <memmove>
 801ce14:	68a3      	ldr	r3, [r4, #8]
 801ce16:	1b9b      	subs	r3, r3, r6
 801ce18:	60a3      	str	r3, [r4, #8]
 801ce1a:	6823      	ldr	r3, [r4, #0]
 801ce1c:	4433      	add	r3, r6
 801ce1e:	6023      	str	r3, [r4, #0]
 801ce20:	2000      	movs	r0, #0
 801ce22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ce26:	462a      	mov	r2, r5
 801ce28:	f7fd fdca 	bl	801a9c0 <_realloc_r>
 801ce2c:	4606      	mov	r6, r0
 801ce2e:	2800      	cmp	r0, #0
 801ce30:	d1e0      	bne.n	801cdf4 <__ssputs_r+0x5c>
 801ce32:	6921      	ldr	r1, [r4, #16]
 801ce34:	4650      	mov	r0, sl
 801ce36:	f7ff fbdb 	bl	801c5f0 <_free_r>
 801ce3a:	230c      	movs	r3, #12
 801ce3c:	f8ca 3000 	str.w	r3, [sl]
 801ce40:	89a3      	ldrh	r3, [r4, #12]
 801ce42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ce46:	81a3      	strh	r3, [r4, #12]
 801ce48:	f04f 30ff 	mov.w	r0, #4294967295
 801ce4c:	e7e9      	b.n	801ce22 <__ssputs_r+0x8a>
	...

0801ce50 <_svfiprintf_r>:
 801ce50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ce54:	4698      	mov	r8, r3
 801ce56:	898b      	ldrh	r3, [r1, #12]
 801ce58:	061b      	lsls	r3, r3, #24
 801ce5a:	b09d      	sub	sp, #116	@ 0x74
 801ce5c:	4607      	mov	r7, r0
 801ce5e:	460d      	mov	r5, r1
 801ce60:	4614      	mov	r4, r2
 801ce62:	d510      	bpl.n	801ce86 <_svfiprintf_r+0x36>
 801ce64:	690b      	ldr	r3, [r1, #16]
 801ce66:	b973      	cbnz	r3, 801ce86 <_svfiprintf_r+0x36>
 801ce68:	2140      	movs	r1, #64	@ 0x40
 801ce6a:	f7fd fd15 	bl	801a898 <_malloc_r>
 801ce6e:	6028      	str	r0, [r5, #0]
 801ce70:	6128      	str	r0, [r5, #16]
 801ce72:	b930      	cbnz	r0, 801ce82 <_svfiprintf_r+0x32>
 801ce74:	230c      	movs	r3, #12
 801ce76:	603b      	str	r3, [r7, #0]
 801ce78:	f04f 30ff 	mov.w	r0, #4294967295
 801ce7c:	b01d      	add	sp, #116	@ 0x74
 801ce7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ce82:	2340      	movs	r3, #64	@ 0x40
 801ce84:	616b      	str	r3, [r5, #20]
 801ce86:	2300      	movs	r3, #0
 801ce88:	9309      	str	r3, [sp, #36]	@ 0x24
 801ce8a:	2320      	movs	r3, #32
 801ce8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ce90:	f8cd 800c 	str.w	r8, [sp, #12]
 801ce94:	2330      	movs	r3, #48	@ 0x30
 801ce96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d034 <_svfiprintf_r+0x1e4>
 801ce9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ce9e:	f04f 0901 	mov.w	r9, #1
 801cea2:	4623      	mov	r3, r4
 801cea4:	469a      	mov	sl, r3
 801cea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ceaa:	b10a      	cbz	r2, 801ceb0 <_svfiprintf_r+0x60>
 801ceac:	2a25      	cmp	r2, #37	@ 0x25
 801ceae:	d1f9      	bne.n	801cea4 <_svfiprintf_r+0x54>
 801ceb0:	ebba 0b04 	subs.w	fp, sl, r4
 801ceb4:	d00b      	beq.n	801cece <_svfiprintf_r+0x7e>
 801ceb6:	465b      	mov	r3, fp
 801ceb8:	4622      	mov	r2, r4
 801ceba:	4629      	mov	r1, r5
 801cebc:	4638      	mov	r0, r7
 801cebe:	f7ff ff6b 	bl	801cd98 <__ssputs_r>
 801cec2:	3001      	adds	r0, #1
 801cec4:	f000 80a7 	beq.w	801d016 <_svfiprintf_r+0x1c6>
 801cec8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ceca:	445a      	add	r2, fp
 801cecc:	9209      	str	r2, [sp, #36]	@ 0x24
 801cece:	f89a 3000 	ldrb.w	r3, [sl]
 801ced2:	2b00      	cmp	r3, #0
 801ced4:	f000 809f 	beq.w	801d016 <_svfiprintf_r+0x1c6>
 801ced8:	2300      	movs	r3, #0
 801ceda:	f04f 32ff 	mov.w	r2, #4294967295
 801cede:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cee2:	f10a 0a01 	add.w	sl, sl, #1
 801cee6:	9304      	str	r3, [sp, #16]
 801cee8:	9307      	str	r3, [sp, #28]
 801ceea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ceee:	931a      	str	r3, [sp, #104]	@ 0x68
 801cef0:	4654      	mov	r4, sl
 801cef2:	2205      	movs	r2, #5
 801cef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cef8:	484e      	ldr	r0, [pc, #312]	@ (801d034 <_svfiprintf_r+0x1e4>)
 801cefa:	f7e3 f989 	bl	8000210 <memchr>
 801cefe:	9a04      	ldr	r2, [sp, #16]
 801cf00:	b9d8      	cbnz	r0, 801cf3a <_svfiprintf_r+0xea>
 801cf02:	06d0      	lsls	r0, r2, #27
 801cf04:	bf44      	itt	mi
 801cf06:	2320      	movmi	r3, #32
 801cf08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cf0c:	0711      	lsls	r1, r2, #28
 801cf0e:	bf44      	itt	mi
 801cf10:	232b      	movmi	r3, #43	@ 0x2b
 801cf12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cf16:	f89a 3000 	ldrb.w	r3, [sl]
 801cf1a:	2b2a      	cmp	r3, #42	@ 0x2a
 801cf1c:	d015      	beq.n	801cf4a <_svfiprintf_r+0xfa>
 801cf1e:	9a07      	ldr	r2, [sp, #28]
 801cf20:	4654      	mov	r4, sl
 801cf22:	2000      	movs	r0, #0
 801cf24:	f04f 0c0a 	mov.w	ip, #10
 801cf28:	4621      	mov	r1, r4
 801cf2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cf2e:	3b30      	subs	r3, #48	@ 0x30
 801cf30:	2b09      	cmp	r3, #9
 801cf32:	d94b      	bls.n	801cfcc <_svfiprintf_r+0x17c>
 801cf34:	b1b0      	cbz	r0, 801cf64 <_svfiprintf_r+0x114>
 801cf36:	9207      	str	r2, [sp, #28]
 801cf38:	e014      	b.n	801cf64 <_svfiprintf_r+0x114>
 801cf3a:	eba0 0308 	sub.w	r3, r0, r8
 801cf3e:	fa09 f303 	lsl.w	r3, r9, r3
 801cf42:	4313      	orrs	r3, r2
 801cf44:	9304      	str	r3, [sp, #16]
 801cf46:	46a2      	mov	sl, r4
 801cf48:	e7d2      	b.n	801cef0 <_svfiprintf_r+0xa0>
 801cf4a:	9b03      	ldr	r3, [sp, #12]
 801cf4c:	1d19      	adds	r1, r3, #4
 801cf4e:	681b      	ldr	r3, [r3, #0]
 801cf50:	9103      	str	r1, [sp, #12]
 801cf52:	2b00      	cmp	r3, #0
 801cf54:	bfbb      	ittet	lt
 801cf56:	425b      	neglt	r3, r3
 801cf58:	f042 0202 	orrlt.w	r2, r2, #2
 801cf5c:	9307      	strge	r3, [sp, #28]
 801cf5e:	9307      	strlt	r3, [sp, #28]
 801cf60:	bfb8      	it	lt
 801cf62:	9204      	strlt	r2, [sp, #16]
 801cf64:	7823      	ldrb	r3, [r4, #0]
 801cf66:	2b2e      	cmp	r3, #46	@ 0x2e
 801cf68:	d10a      	bne.n	801cf80 <_svfiprintf_r+0x130>
 801cf6a:	7863      	ldrb	r3, [r4, #1]
 801cf6c:	2b2a      	cmp	r3, #42	@ 0x2a
 801cf6e:	d132      	bne.n	801cfd6 <_svfiprintf_r+0x186>
 801cf70:	9b03      	ldr	r3, [sp, #12]
 801cf72:	1d1a      	adds	r2, r3, #4
 801cf74:	681b      	ldr	r3, [r3, #0]
 801cf76:	9203      	str	r2, [sp, #12]
 801cf78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cf7c:	3402      	adds	r4, #2
 801cf7e:	9305      	str	r3, [sp, #20]
 801cf80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d044 <_svfiprintf_r+0x1f4>
 801cf84:	7821      	ldrb	r1, [r4, #0]
 801cf86:	2203      	movs	r2, #3
 801cf88:	4650      	mov	r0, sl
 801cf8a:	f7e3 f941 	bl	8000210 <memchr>
 801cf8e:	b138      	cbz	r0, 801cfa0 <_svfiprintf_r+0x150>
 801cf90:	9b04      	ldr	r3, [sp, #16]
 801cf92:	eba0 000a 	sub.w	r0, r0, sl
 801cf96:	2240      	movs	r2, #64	@ 0x40
 801cf98:	4082      	lsls	r2, r0
 801cf9a:	4313      	orrs	r3, r2
 801cf9c:	3401      	adds	r4, #1
 801cf9e:	9304      	str	r3, [sp, #16]
 801cfa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cfa4:	4824      	ldr	r0, [pc, #144]	@ (801d038 <_svfiprintf_r+0x1e8>)
 801cfa6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801cfaa:	2206      	movs	r2, #6
 801cfac:	f7e3 f930 	bl	8000210 <memchr>
 801cfb0:	2800      	cmp	r0, #0
 801cfb2:	d036      	beq.n	801d022 <_svfiprintf_r+0x1d2>
 801cfb4:	4b21      	ldr	r3, [pc, #132]	@ (801d03c <_svfiprintf_r+0x1ec>)
 801cfb6:	bb1b      	cbnz	r3, 801d000 <_svfiprintf_r+0x1b0>
 801cfb8:	9b03      	ldr	r3, [sp, #12]
 801cfba:	3307      	adds	r3, #7
 801cfbc:	f023 0307 	bic.w	r3, r3, #7
 801cfc0:	3308      	adds	r3, #8
 801cfc2:	9303      	str	r3, [sp, #12]
 801cfc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cfc6:	4433      	add	r3, r6
 801cfc8:	9309      	str	r3, [sp, #36]	@ 0x24
 801cfca:	e76a      	b.n	801cea2 <_svfiprintf_r+0x52>
 801cfcc:	fb0c 3202 	mla	r2, ip, r2, r3
 801cfd0:	460c      	mov	r4, r1
 801cfd2:	2001      	movs	r0, #1
 801cfd4:	e7a8      	b.n	801cf28 <_svfiprintf_r+0xd8>
 801cfd6:	2300      	movs	r3, #0
 801cfd8:	3401      	adds	r4, #1
 801cfda:	9305      	str	r3, [sp, #20]
 801cfdc:	4619      	mov	r1, r3
 801cfde:	f04f 0c0a 	mov.w	ip, #10
 801cfe2:	4620      	mov	r0, r4
 801cfe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cfe8:	3a30      	subs	r2, #48	@ 0x30
 801cfea:	2a09      	cmp	r2, #9
 801cfec:	d903      	bls.n	801cff6 <_svfiprintf_r+0x1a6>
 801cfee:	2b00      	cmp	r3, #0
 801cff0:	d0c6      	beq.n	801cf80 <_svfiprintf_r+0x130>
 801cff2:	9105      	str	r1, [sp, #20]
 801cff4:	e7c4      	b.n	801cf80 <_svfiprintf_r+0x130>
 801cff6:	fb0c 2101 	mla	r1, ip, r1, r2
 801cffa:	4604      	mov	r4, r0
 801cffc:	2301      	movs	r3, #1
 801cffe:	e7f0      	b.n	801cfe2 <_svfiprintf_r+0x192>
 801d000:	ab03      	add	r3, sp, #12
 801d002:	9300      	str	r3, [sp, #0]
 801d004:	462a      	mov	r2, r5
 801d006:	4b0e      	ldr	r3, [pc, #56]	@ (801d040 <_svfiprintf_r+0x1f0>)
 801d008:	a904      	add	r1, sp, #16
 801d00a:	4638      	mov	r0, r7
 801d00c:	f7fd fda6 	bl	801ab5c <_printf_float>
 801d010:	1c42      	adds	r2, r0, #1
 801d012:	4606      	mov	r6, r0
 801d014:	d1d6      	bne.n	801cfc4 <_svfiprintf_r+0x174>
 801d016:	89ab      	ldrh	r3, [r5, #12]
 801d018:	065b      	lsls	r3, r3, #25
 801d01a:	f53f af2d 	bmi.w	801ce78 <_svfiprintf_r+0x28>
 801d01e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d020:	e72c      	b.n	801ce7c <_svfiprintf_r+0x2c>
 801d022:	ab03      	add	r3, sp, #12
 801d024:	9300      	str	r3, [sp, #0]
 801d026:	462a      	mov	r2, r5
 801d028:	4b05      	ldr	r3, [pc, #20]	@ (801d040 <_svfiprintf_r+0x1f0>)
 801d02a:	a904      	add	r1, sp, #16
 801d02c:	4638      	mov	r0, r7
 801d02e:	f7fe f82d 	bl	801b08c <_printf_i>
 801d032:	e7ed      	b.n	801d010 <_svfiprintf_r+0x1c0>
 801d034:	08023c39 	.word	0x08023c39
 801d038:	08023c43 	.word	0x08023c43
 801d03c:	0801ab5d 	.word	0x0801ab5d
 801d040:	0801cd99 	.word	0x0801cd99
 801d044:	08023c3f 	.word	0x08023c3f

0801d048 <__sfputc_r>:
 801d048:	6893      	ldr	r3, [r2, #8]
 801d04a:	3b01      	subs	r3, #1
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	b410      	push	{r4}
 801d050:	6093      	str	r3, [r2, #8]
 801d052:	da08      	bge.n	801d066 <__sfputc_r+0x1e>
 801d054:	6994      	ldr	r4, [r2, #24]
 801d056:	42a3      	cmp	r3, r4
 801d058:	db01      	blt.n	801d05e <__sfputc_r+0x16>
 801d05a:	290a      	cmp	r1, #10
 801d05c:	d103      	bne.n	801d066 <__sfputc_r+0x1e>
 801d05e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d062:	f7fe bae2 	b.w	801b62a <__swbuf_r>
 801d066:	6813      	ldr	r3, [r2, #0]
 801d068:	1c58      	adds	r0, r3, #1
 801d06a:	6010      	str	r0, [r2, #0]
 801d06c:	7019      	strb	r1, [r3, #0]
 801d06e:	4608      	mov	r0, r1
 801d070:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d074:	4770      	bx	lr

0801d076 <__sfputs_r>:
 801d076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d078:	4606      	mov	r6, r0
 801d07a:	460f      	mov	r7, r1
 801d07c:	4614      	mov	r4, r2
 801d07e:	18d5      	adds	r5, r2, r3
 801d080:	42ac      	cmp	r4, r5
 801d082:	d101      	bne.n	801d088 <__sfputs_r+0x12>
 801d084:	2000      	movs	r0, #0
 801d086:	e007      	b.n	801d098 <__sfputs_r+0x22>
 801d088:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d08c:	463a      	mov	r2, r7
 801d08e:	4630      	mov	r0, r6
 801d090:	f7ff ffda 	bl	801d048 <__sfputc_r>
 801d094:	1c43      	adds	r3, r0, #1
 801d096:	d1f3      	bne.n	801d080 <__sfputs_r+0xa>
 801d098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d09c <_vfiprintf_r>:
 801d09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d0a0:	460d      	mov	r5, r1
 801d0a2:	b09d      	sub	sp, #116	@ 0x74
 801d0a4:	4614      	mov	r4, r2
 801d0a6:	4698      	mov	r8, r3
 801d0a8:	4606      	mov	r6, r0
 801d0aa:	b118      	cbz	r0, 801d0b4 <_vfiprintf_r+0x18>
 801d0ac:	6a03      	ldr	r3, [r0, #32]
 801d0ae:	b90b      	cbnz	r3, 801d0b4 <_vfiprintf_r+0x18>
 801d0b0:	f7fe f998 	bl	801b3e4 <__sinit>
 801d0b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d0b6:	07d9      	lsls	r1, r3, #31
 801d0b8:	d405      	bmi.n	801d0c6 <_vfiprintf_r+0x2a>
 801d0ba:	89ab      	ldrh	r3, [r5, #12]
 801d0bc:	059a      	lsls	r2, r3, #22
 801d0be:	d402      	bmi.n	801d0c6 <_vfiprintf_r+0x2a>
 801d0c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d0c2:	f7fe fc32 	bl	801b92a <__retarget_lock_acquire_recursive>
 801d0c6:	89ab      	ldrh	r3, [r5, #12]
 801d0c8:	071b      	lsls	r3, r3, #28
 801d0ca:	d501      	bpl.n	801d0d0 <_vfiprintf_r+0x34>
 801d0cc:	692b      	ldr	r3, [r5, #16]
 801d0ce:	b99b      	cbnz	r3, 801d0f8 <_vfiprintf_r+0x5c>
 801d0d0:	4629      	mov	r1, r5
 801d0d2:	4630      	mov	r0, r6
 801d0d4:	f7fe fae8 	bl	801b6a8 <__swsetup_r>
 801d0d8:	b170      	cbz	r0, 801d0f8 <_vfiprintf_r+0x5c>
 801d0da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d0dc:	07dc      	lsls	r4, r3, #31
 801d0de:	d504      	bpl.n	801d0ea <_vfiprintf_r+0x4e>
 801d0e0:	f04f 30ff 	mov.w	r0, #4294967295
 801d0e4:	b01d      	add	sp, #116	@ 0x74
 801d0e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d0ea:	89ab      	ldrh	r3, [r5, #12]
 801d0ec:	0598      	lsls	r0, r3, #22
 801d0ee:	d4f7      	bmi.n	801d0e0 <_vfiprintf_r+0x44>
 801d0f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d0f2:	f7fe fc1b 	bl	801b92c <__retarget_lock_release_recursive>
 801d0f6:	e7f3      	b.n	801d0e0 <_vfiprintf_r+0x44>
 801d0f8:	2300      	movs	r3, #0
 801d0fa:	9309      	str	r3, [sp, #36]	@ 0x24
 801d0fc:	2320      	movs	r3, #32
 801d0fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d102:	f8cd 800c 	str.w	r8, [sp, #12]
 801d106:	2330      	movs	r3, #48	@ 0x30
 801d108:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d2b8 <_vfiprintf_r+0x21c>
 801d10c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d110:	f04f 0901 	mov.w	r9, #1
 801d114:	4623      	mov	r3, r4
 801d116:	469a      	mov	sl, r3
 801d118:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d11c:	b10a      	cbz	r2, 801d122 <_vfiprintf_r+0x86>
 801d11e:	2a25      	cmp	r2, #37	@ 0x25
 801d120:	d1f9      	bne.n	801d116 <_vfiprintf_r+0x7a>
 801d122:	ebba 0b04 	subs.w	fp, sl, r4
 801d126:	d00b      	beq.n	801d140 <_vfiprintf_r+0xa4>
 801d128:	465b      	mov	r3, fp
 801d12a:	4622      	mov	r2, r4
 801d12c:	4629      	mov	r1, r5
 801d12e:	4630      	mov	r0, r6
 801d130:	f7ff ffa1 	bl	801d076 <__sfputs_r>
 801d134:	3001      	adds	r0, #1
 801d136:	f000 80a7 	beq.w	801d288 <_vfiprintf_r+0x1ec>
 801d13a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d13c:	445a      	add	r2, fp
 801d13e:	9209      	str	r2, [sp, #36]	@ 0x24
 801d140:	f89a 3000 	ldrb.w	r3, [sl]
 801d144:	2b00      	cmp	r3, #0
 801d146:	f000 809f 	beq.w	801d288 <_vfiprintf_r+0x1ec>
 801d14a:	2300      	movs	r3, #0
 801d14c:	f04f 32ff 	mov.w	r2, #4294967295
 801d150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d154:	f10a 0a01 	add.w	sl, sl, #1
 801d158:	9304      	str	r3, [sp, #16]
 801d15a:	9307      	str	r3, [sp, #28]
 801d15c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d160:	931a      	str	r3, [sp, #104]	@ 0x68
 801d162:	4654      	mov	r4, sl
 801d164:	2205      	movs	r2, #5
 801d166:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d16a:	4853      	ldr	r0, [pc, #332]	@ (801d2b8 <_vfiprintf_r+0x21c>)
 801d16c:	f7e3 f850 	bl	8000210 <memchr>
 801d170:	9a04      	ldr	r2, [sp, #16]
 801d172:	b9d8      	cbnz	r0, 801d1ac <_vfiprintf_r+0x110>
 801d174:	06d1      	lsls	r1, r2, #27
 801d176:	bf44      	itt	mi
 801d178:	2320      	movmi	r3, #32
 801d17a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d17e:	0713      	lsls	r3, r2, #28
 801d180:	bf44      	itt	mi
 801d182:	232b      	movmi	r3, #43	@ 0x2b
 801d184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d188:	f89a 3000 	ldrb.w	r3, [sl]
 801d18c:	2b2a      	cmp	r3, #42	@ 0x2a
 801d18e:	d015      	beq.n	801d1bc <_vfiprintf_r+0x120>
 801d190:	9a07      	ldr	r2, [sp, #28]
 801d192:	4654      	mov	r4, sl
 801d194:	2000      	movs	r0, #0
 801d196:	f04f 0c0a 	mov.w	ip, #10
 801d19a:	4621      	mov	r1, r4
 801d19c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d1a0:	3b30      	subs	r3, #48	@ 0x30
 801d1a2:	2b09      	cmp	r3, #9
 801d1a4:	d94b      	bls.n	801d23e <_vfiprintf_r+0x1a2>
 801d1a6:	b1b0      	cbz	r0, 801d1d6 <_vfiprintf_r+0x13a>
 801d1a8:	9207      	str	r2, [sp, #28]
 801d1aa:	e014      	b.n	801d1d6 <_vfiprintf_r+0x13a>
 801d1ac:	eba0 0308 	sub.w	r3, r0, r8
 801d1b0:	fa09 f303 	lsl.w	r3, r9, r3
 801d1b4:	4313      	orrs	r3, r2
 801d1b6:	9304      	str	r3, [sp, #16]
 801d1b8:	46a2      	mov	sl, r4
 801d1ba:	e7d2      	b.n	801d162 <_vfiprintf_r+0xc6>
 801d1bc:	9b03      	ldr	r3, [sp, #12]
 801d1be:	1d19      	adds	r1, r3, #4
 801d1c0:	681b      	ldr	r3, [r3, #0]
 801d1c2:	9103      	str	r1, [sp, #12]
 801d1c4:	2b00      	cmp	r3, #0
 801d1c6:	bfbb      	ittet	lt
 801d1c8:	425b      	neglt	r3, r3
 801d1ca:	f042 0202 	orrlt.w	r2, r2, #2
 801d1ce:	9307      	strge	r3, [sp, #28]
 801d1d0:	9307      	strlt	r3, [sp, #28]
 801d1d2:	bfb8      	it	lt
 801d1d4:	9204      	strlt	r2, [sp, #16]
 801d1d6:	7823      	ldrb	r3, [r4, #0]
 801d1d8:	2b2e      	cmp	r3, #46	@ 0x2e
 801d1da:	d10a      	bne.n	801d1f2 <_vfiprintf_r+0x156>
 801d1dc:	7863      	ldrb	r3, [r4, #1]
 801d1de:	2b2a      	cmp	r3, #42	@ 0x2a
 801d1e0:	d132      	bne.n	801d248 <_vfiprintf_r+0x1ac>
 801d1e2:	9b03      	ldr	r3, [sp, #12]
 801d1e4:	1d1a      	adds	r2, r3, #4
 801d1e6:	681b      	ldr	r3, [r3, #0]
 801d1e8:	9203      	str	r2, [sp, #12]
 801d1ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d1ee:	3402      	adds	r4, #2
 801d1f0:	9305      	str	r3, [sp, #20]
 801d1f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d2c8 <_vfiprintf_r+0x22c>
 801d1f6:	7821      	ldrb	r1, [r4, #0]
 801d1f8:	2203      	movs	r2, #3
 801d1fa:	4650      	mov	r0, sl
 801d1fc:	f7e3 f808 	bl	8000210 <memchr>
 801d200:	b138      	cbz	r0, 801d212 <_vfiprintf_r+0x176>
 801d202:	9b04      	ldr	r3, [sp, #16]
 801d204:	eba0 000a 	sub.w	r0, r0, sl
 801d208:	2240      	movs	r2, #64	@ 0x40
 801d20a:	4082      	lsls	r2, r0
 801d20c:	4313      	orrs	r3, r2
 801d20e:	3401      	adds	r4, #1
 801d210:	9304      	str	r3, [sp, #16]
 801d212:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d216:	4829      	ldr	r0, [pc, #164]	@ (801d2bc <_vfiprintf_r+0x220>)
 801d218:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d21c:	2206      	movs	r2, #6
 801d21e:	f7e2 fff7 	bl	8000210 <memchr>
 801d222:	2800      	cmp	r0, #0
 801d224:	d03f      	beq.n	801d2a6 <_vfiprintf_r+0x20a>
 801d226:	4b26      	ldr	r3, [pc, #152]	@ (801d2c0 <_vfiprintf_r+0x224>)
 801d228:	bb1b      	cbnz	r3, 801d272 <_vfiprintf_r+0x1d6>
 801d22a:	9b03      	ldr	r3, [sp, #12]
 801d22c:	3307      	adds	r3, #7
 801d22e:	f023 0307 	bic.w	r3, r3, #7
 801d232:	3308      	adds	r3, #8
 801d234:	9303      	str	r3, [sp, #12]
 801d236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d238:	443b      	add	r3, r7
 801d23a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d23c:	e76a      	b.n	801d114 <_vfiprintf_r+0x78>
 801d23e:	fb0c 3202 	mla	r2, ip, r2, r3
 801d242:	460c      	mov	r4, r1
 801d244:	2001      	movs	r0, #1
 801d246:	e7a8      	b.n	801d19a <_vfiprintf_r+0xfe>
 801d248:	2300      	movs	r3, #0
 801d24a:	3401      	adds	r4, #1
 801d24c:	9305      	str	r3, [sp, #20]
 801d24e:	4619      	mov	r1, r3
 801d250:	f04f 0c0a 	mov.w	ip, #10
 801d254:	4620      	mov	r0, r4
 801d256:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d25a:	3a30      	subs	r2, #48	@ 0x30
 801d25c:	2a09      	cmp	r2, #9
 801d25e:	d903      	bls.n	801d268 <_vfiprintf_r+0x1cc>
 801d260:	2b00      	cmp	r3, #0
 801d262:	d0c6      	beq.n	801d1f2 <_vfiprintf_r+0x156>
 801d264:	9105      	str	r1, [sp, #20]
 801d266:	e7c4      	b.n	801d1f2 <_vfiprintf_r+0x156>
 801d268:	fb0c 2101 	mla	r1, ip, r1, r2
 801d26c:	4604      	mov	r4, r0
 801d26e:	2301      	movs	r3, #1
 801d270:	e7f0      	b.n	801d254 <_vfiprintf_r+0x1b8>
 801d272:	ab03      	add	r3, sp, #12
 801d274:	9300      	str	r3, [sp, #0]
 801d276:	462a      	mov	r2, r5
 801d278:	4b12      	ldr	r3, [pc, #72]	@ (801d2c4 <_vfiprintf_r+0x228>)
 801d27a:	a904      	add	r1, sp, #16
 801d27c:	4630      	mov	r0, r6
 801d27e:	f7fd fc6d 	bl	801ab5c <_printf_float>
 801d282:	4607      	mov	r7, r0
 801d284:	1c78      	adds	r0, r7, #1
 801d286:	d1d6      	bne.n	801d236 <_vfiprintf_r+0x19a>
 801d288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d28a:	07d9      	lsls	r1, r3, #31
 801d28c:	d405      	bmi.n	801d29a <_vfiprintf_r+0x1fe>
 801d28e:	89ab      	ldrh	r3, [r5, #12]
 801d290:	059a      	lsls	r2, r3, #22
 801d292:	d402      	bmi.n	801d29a <_vfiprintf_r+0x1fe>
 801d294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d296:	f7fe fb49 	bl	801b92c <__retarget_lock_release_recursive>
 801d29a:	89ab      	ldrh	r3, [r5, #12]
 801d29c:	065b      	lsls	r3, r3, #25
 801d29e:	f53f af1f 	bmi.w	801d0e0 <_vfiprintf_r+0x44>
 801d2a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d2a4:	e71e      	b.n	801d0e4 <_vfiprintf_r+0x48>
 801d2a6:	ab03      	add	r3, sp, #12
 801d2a8:	9300      	str	r3, [sp, #0]
 801d2aa:	462a      	mov	r2, r5
 801d2ac:	4b05      	ldr	r3, [pc, #20]	@ (801d2c4 <_vfiprintf_r+0x228>)
 801d2ae:	a904      	add	r1, sp, #16
 801d2b0:	4630      	mov	r0, r6
 801d2b2:	f7fd feeb 	bl	801b08c <_printf_i>
 801d2b6:	e7e4      	b.n	801d282 <_vfiprintf_r+0x1e6>
 801d2b8:	08023c39 	.word	0x08023c39
 801d2bc:	08023c43 	.word	0x08023c43
 801d2c0:	0801ab5d 	.word	0x0801ab5d
 801d2c4:	0801d077 	.word	0x0801d077
 801d2c8:	08023c3f 	.word	0x08023c3f

0801d2cc <__sflush_r>:
 801d2cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d2d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d2d4:	0716      	lsls	r6, r2, #28
 801d2d6:	4605      	mov	r5, r0
 801d2d8:	460c      	mov	r4, r1
 801d2da:	d454      	bmi.n	801d386 <__sflush_r+0xba>
 801d2dc:	684b      	ldr	r3, [r1, #4]
 801d2de:	2b00      	cmp	r3, #0
 801d2e0:	dc02      	bgt.n	801d2e8 <__sflush_r+0x1c>
 801d2e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d2e4:	2b00      	cmp	r3, #0
 801d2e6:	dd48      	ble.n	801d37a <__sflush_r+0xae>
 801d2e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d2ea:	2e00      	cmp	r6, #0
 801d2ec:	d045      	beq.n	801d37a <__sflush_r+0xae>
 801d2ee:	2300      	movs	r3, #0
 801d2f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d2f4:	682f      	ldr	r7, [r5, #0]
 801d2f6:	6a21      	ldr	r1, [r4, #32]
 801d2f8:	602b      	str	r3, [r5, #0]
 801d2fa:	d030      	beq.n	801d35e <__sflush_r+0x92>
 801d2fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d2fe:	89a3      	ldrh	r3, [r4, #12]
 801d300:	0759      	lsls	r1, r3, #29
 801d302:	d505      	bpl.n	801d310 <__sflush_r+0x44>
 801d304:	6863      	ldr	r3, [r4, #4]
 801d306:	1ad2      	subs	r2, r2, r3
 801d308:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d30a:	b10b      	cbz	r3, 801d310 <__sflush_r+0x44>
 801d30c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d30e:	1ad2      	subs	r2, r2, r3
 801d310:	2300      	movs	r3, #0
 801d312:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d314:	6a21      	ldr	r1, [r4, #32]
 801d316:	4628      	mov	r0, r5
 801d318:	47b0      	blx	r6
 801d31a:	1c43      	adds	r3, r0, #1
 801d31c:	89a3      	ldrh	r3, [r4, #12]
 801d31e:	d106      	bne.n	801d32e <__sflush_r+0x62>
 801d320:	6829      	ldr	r1, [r5, #0]
 801d322:	291d      	cmp	r1, #29
 801d324:	d82b      	bhi.n	801d37e <__sflush_r+0xb2>
 801d326:	4a2a      	ldr	r2, [pc, #168]	@ (801d3d0 <__sflush_r+0x104>)
 801d328:	410a      	asrs	r2, r1
 801d32a:	07d6      	lsls	r6, r2, #31
 801d32c:	d427      	bmi.n	801d37e <__sflush_r+0xb2>
 801d32e:	2200      	movs	r2, #0
 801d330:	6062      	str	r2, [r4, #4]
 801d332:	04d9      	lsls	r1, r3, #19
 801d334:	6922      	ldr	r2, [r4, #16]
 801d336:	6022      	str	r2, [r4, #0]
 801d338:	d504      	bpl.n	801d344 <__sflush_r+0x78>
 801d33a:	1c42      	adds	r2, r0, #1
 801d33c:	d101      	bne.n	801d342 <__sflush_r+0x76>
 801d33e:	682b      	ldr	r3, [r5, #0]
 801d340:	b903      	cbnz	r3, 801d344 <__sflush_r+0x78>
 801d342:	6560      	str	r0, [r4, #84]	@ 0x54
 801d344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d346:	602f      	str	r7, [r5, #0]
 801d348:	b1b9      	cbz	r1, 801d37a <__sflush_r+0xae>
 801d34a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d34e:	4299      	cmp	r1, r3
 801d350:	d002      	beq.n	801d358 <__sflush_r+0x8c>
 801d352:	4628      	mov	r0, r5
 801d354:	f7ff f94c 	bl	801c5f0 <_free_r>
 801d358:	2300      	movs	r3, #0
 801d35a:	6363      	str	r3, [r4, #52]	@ 0x34
 801d35c:	e00d      	b.n	801d37a <__sflush_r+0xae>
 801d35e:	2301      	movs	r3, #1
 801d360:	4628      	mov	r0, r5
 801d362:	47b0      	blx	r6
 801d364:	4602      	mov	r2, r0
 801d366:	1c50      	adds	r0, r2, #1
 801d368:	d1c9      	bne.n	801d2fe <__sflush_r+0x32>
 801d36a:	682b      	ldr	r3, [r5, #0]
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d0c6      	beq.n	801d2fe <__sflush_r+0x32>
 801d370:	2b1d      	cmp	r3, #29
 801d372:	d001      	beq.n	801d378 <__sflush_r+0xac>
 801d374:	2b16      	cmp	r3, #22
 801d376:	d11e      	bne.n	801d3b6 <__sflush_r+0xea>
 801d378:	602f      	str	r7, [r5, #0]
 801d37a:	2000      	movs	r0, #0
 801d37c:	e022      	b.n	801d3c4 <__sflush_r+0xf8>
 801d37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d382:	b21b      	sxth	r3, r3
 801d384:	e01b      	b.n	801d3be <__sflush_r+0xf2>
 801d386:	690f      	ldr	r7, [r1, #16]
 801d388:	2f00      	cmp	r7, #0
 801d38a:	d0f6      	beq.n	801d37a <__sflush_r+0xae>
 801d38c:	0793      	lsls	r3, r2, #30
 801d38e:	680e      	ldr	r6, [r1, #0]
 801d390:	bf08      	it	eq
 801d392:	694b      	ldreq	r3, [r1, #20]
 801d394:	600f      	str	r7, [r1, #0]
 801d396:	bf18      	it	ne
 801d398:	2300      	movne	r3, #0
 801d39a:	eba6 0807 	sub.w	r8, r6, r7
 801d39e:	608b      	str	r3, [r1, #8]
 801d3a0:	f1b8 0f00 	cmp.w	r8, #0
 801d3a4:	dde9      	ble.n	801d37a <__sflush_r+0xae>
 801d3a6:	6a21      	ldr	r1, [r4, #32]
 801d3a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d3aa:	4643      	mov	r3, r8
 801d3ac:	463a      	mov	r2, r7
 801d3ae:	4628      	mov	r0, r5
 801d3b0:	47b0      	blx	r6
 801d3b2:	2800      	cmp	r0, #0
 801d3b4:	dc08      	bgt.n	801d3c8 <__sflush_r+0xfc>
 801d3b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d3ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d3be:	81a3      	strh	r3, [r4, #12]
 801d3c0:	f04f 30ff 	mov.w	r0, #4294967295
 801d3c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d3c8:	4407      	add	r7, r0
 801d3ca:	eba8 0800 	sub.w	r8, r8, r0
 801d3ce:	e7e7      	b.n	801d3a0 <__sflush_r+0xd4>
 801d3d0:	dfbffffe 	.word	0xdfbffffe

0801d3d4 <_fflush_r>:
 801d3d4:	b538      	push	{r3, r4, r5, lr}
 801d3d6:	690b      	ldr	r3, [r1, #16]
 801d3d8:	4605      	mov	r5, r0
 801d3da:	460c      	mov	r4, r1
 801d3dc:	b913      	cbnz	r3, 801d3e4 <_fflush_r+0x10>
 801d3de:	2500      	movs	r5, #0
 801d3e0:	4628      	mov	r0, r5
 801d3e2:	bd38      	pop	{r3, r4, r5, pc}
 801d3e4:	b118      	cbz	r0, 801d3ee <_fflush_r+0x1a>
 801d3e6:	6a03      	ldr	r3, [r0, #32]
 801d3e8:	b90b      	cbnz	r3, 801d3ee <_fflush_r+0x1a>
 801d3ea:	f7fd fffb 	bl	801b3e4 <__sinit>
 801d3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d3f2:	2b00      	cmp	r3, #0
 801d3f4:	d0f3      	beq.n	801d3de <_fflush_r+0xa>
 801d3f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d3f8:	07d0      	lsls	r0, r2, #31
 801d3fa:	d404      	bmi.n	801d406 <_fflush_r+0x32>
 801d3fc:	0599      	lsls	r1, r3, #22
 801d3fe:	d402      	bmi.n	801d406 <_fflush_r+0x32>
 801d400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d402:	f7fe fa92 	bl	801b92a <__retarget_lock_acquire_recursive>
 801d406:	4628      	mov	r0, r5
 801d408:	4621      	mov	r1, r4
 801d40a:	f7ff ff5f 	bl	801d2cc <__sflush_r>
 801d40e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d410:	07da      	lsls	r2, r3, #31
 801d412:	4605      	mov	r5, r0
 801d414:	d4e4      	bmi.n	801d3e0 <_fflush_r+0xc>
 801d416:	89a3      	ldrh	r3, [r4, #12]
 801d418:	059b      	lsls	r3, r3, #22
 801d41a:	d4e1      	bmi.n	801d3e0 <_fflush_r+0xc>
 801d41c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d41e:	f7fe fa85 	bl	801b92c <__retarget_lock_release_recursive>
 801d422:	e7dd      	b.n	801d3e0 <_fflush_r+0xc>

0801d424 <__swhatbuf_r>:
 801d424:	b570      	push	{r4, r5, r6, lr}
 801d426:	460c      	mov	r4, r1
 801d428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d42c:	2900      	cmp	r1, #0
 801d42e:	b096      	sub	sp, #88	@ 0x58
 801d430:	4615      	mov	r5, r2
 801d432:	461e      	mov	r6, r3
 801d434:	da0d      	bge.n	801d452 <__swhatbuf_r+0x2e>
 801d436:	89a3      	ldrh	r3, [r4, #12]
 801d438:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d43c:	f04f 0100 	mov.w	r1, #0
 801d440:	bf14      	ite	ne
 801d442:	2340      	movne	r3, #64	@ 0x40
 801d444:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d448:	2000      	movs	r0, #0
 801d44a:	6031      	str	r1, [r6, #0]
 801d44c:	602b      	str	r3, [r5, #0]
 801d44e:	b016      	add	sp, #88	@ 0x58
 801d450:	bd70      	pop	{r4, r5, r6, pc}
 801d452:	466a      	mov	r2, sp
 801d454:	f000 f8ac 	bl	801d5b0 <_fstat_r>
 801d458:	2800      	cmp	r0, #0
 801d45a:	dbec      	blt.n	801d436 <__swhatbuf_r+0x12>
 801d45c:	9901      	ldr	r1, [sp, #4]
 801d45e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d462:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d466:	4259      	negs	r1, r3
 801d468:	4159      	adcs	r1, r3
 801d46a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d46e:	e7eb      	b.n	801d448 <__swhatbuf_r+0x24>

0801d470 <__smakebuf_r>:
 801d470:	898b      	ldrh	r3, [r1, #12]
 801d472:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d474:	079d      	lsls	r5, r3, #30
 801d476:	4606      	mov	r6, r0
 801d478:	460c      	mov	r4, r1
 801d47a:	d507      	bpl.n	801d48c <__smakebuf_r+0x1c>
 801d47c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d480:	6023      	str	r3, [r4, #0]
 801d482:	6123      	str	r3, [r4, #16]
 801d484:	2301      	movs	r3, #1
 801d486:	6163      	str	r3, [r4, #20]
 801d488:	b003      	add	sp, #12
 801d48a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d48c:	ab01      	add	r3, sp, #4
 801d48e:	466a      	mov	r2, sp
 801d490:	f7ff ffc8 	bl	801d424 <__swhatbuf_r>
 801d494:	9f00      	ldr	r7, [sp, #0]
 801d496:	4605      	mov	r5, r0
 801d498:	4639      	mov	r1, r7
 801d49a:	4630      	mov	r0, r6
 801d49c:	f7fd f9fc 	bl	801a898 <_malloc_r>
 801d4a0:	b948      	cbnz	r0, 801d4b6 <__smakebuf_r+0x46>
 801d4a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d4a6:	059a      	lsls	r2, r3, #22
 801d4a8:	d4ee      	bmi.n	801d488 <__smakebuf_r+0x18>
 801d4aa:	f023 0303 	bic.w	r3, r3, #3
 801d4ae:	f043 0302 	orr.w	r3, r3, #2
 801d4b2:	81a3      	strh	r3, [r4, #12]
 801d4b4:	e7e2      	b.n	801d47c <__smakebuf_r+0xc>
 801d4b6:	89a3      	ldrh	r3, [r4, #12]
 801d4b8:	6020      	str	r0, [r4, #0]
 801d4ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d4be:	81a3      	strh	r3, [r4, #12]
 801d4c0:	9b01      	ldr	r3, [sp, #4]
 801d4c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d4c6:	b15b      	cbz	r3, 801d4e0 <__smakebuf_r+0x70>
 801d4c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d4cc:	4630      	mov	r0, r6
 801d4ce:	f000 f881 	bl	801d5d4 <_isatty_r>
 801d4d2:	b128      	cbz	r0, 801d4e0 <__smakebuf_r+0x70>
 801d4d4:	89a3      	ldrh	r3, [r4, #12]
 801d4d6:	f023 0303 	bic.w	r3, r3, #3
 801d4da:	f043 0301 	orr.w	r3, r3, #1
 801d4de:	81a3      	strh	r3, [r4, #12]
 801d4e0:	89a3      	ldrh	r3, [r4, #12]
 801d4e2:	431d      	orrs	r5, r3
 801d4e4:	81a5      	strh	r5, [r4, #12]
 801d4e6:	e7cf      	b.n	801d488 <__smakebuf_r+0x18>

0801d4e8 <_putc_r>:
 801d4e8:	b570      	push	{r4, r5, r6, lr}
 801d4ea:	460d      	mov	r5, r1
 801d4ec:	4614      	mov	r4, r2
 801d4ee:	4606      	mov	r6, r0
 801d4f0:	b118      	cbz	r0, 801d4fa <_putc_r+0x12>
 801d4f2:	6a03      	ldr	r3, [r0, #32]
 801d4f4:	b90b      	cbnz	r3, 801d4fa <_putc_r+0x12>
 801d4f6:	f7fd ff75 	bl	801b3e4 <__sinit>
 801d4fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d4fc:	07d8      	lsls	r0, r3, #31
 801d4fe:	d405      	bmi.n	801d50c <_putc_r+0x24>
 801d500:	89a3      	ldrh	r3, [r4, #12]
 801d502:	0599      	lsls	r1, r3, #22
 801d504:	d402      	bmi.n	801d50c <_putc_r+0x24>
 801d506:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d508:	f7fe fa0f 	bl	801b92a <__retarget_lock_acquire_recursive>
 801d50c:	68a3      	ldr	r3, [r4, #8]
 801d50e:	3b01      	subs	r3, #1
 801d510:	2b00      	cmp	r3, #0
 801d512:	60a3      	str	r3, [r4, #8]
 801d514:	da05      	bge.n	801d522 <_putc_r+0x3a>
 801d516:	69a2      	ldr	r2, [r4, #24]
 801d518:	4293      	cmp	r3, r2
 801d51a:	db12      	blt.n	801d542 <_putc_r+0x5a>
 801d51c:	b2eb      	uxtb	r3, r5
 801d51e:	2b0a      	cmp	r3, #10
 801d520:	d00f      	beq.n	801d542 <_putc_r+0x5a>
 801d522:	6823      	ldr	r3, [r4, #0]
 801d524:	1c5a      	adds	r2, r3, #1
 801d526:	6022      	str	r2, [r4, #0]
 801d528:	701d      	strb	r5, [r3, #0]
 801d52a:	b2ed      	uxtb	r5, r5
 801d52c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d52e:	07da      	lsls	r2, r3, #31
 801d530:	d405      	bmi.n	801d53e <_putc_r+0x56>
 801d532:	89a3      	ldrh	r3, [r4, #12]
 801d534:	059b      	lsls	r3, r3, #22
 801d536:	d402      	bmi.n	801d53e <_putc_r+0x56>
 801d538:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d53a:	f7fe f9f7 	bl	801b92c <__retarget_lock_release_recursive>
 801d53e:	4628      	mov	r0, r5
 801d540:	bd70      	pop	{r4, r5, r6, pc}
 801d542:	4629      	mov	r1, r5
 801d544:	4622      	mov	r2, r4
 801d546:	4630      	mov	r0, r6
 801d548:	f7fe f86f 	bl	801b62a <__swbuf_r>
 801d54c:	4605      	mov	r5, r0
 801d54e:	e7ed      	b.n	801d52c <_putc_r+0x44>

0801d550 <_raise_r>:
 801d550:	291f      	cmp	r1, #31
 801d552:	b538      	push	{r3, r4, r5, lr}
 801d554:	4605      	mov	r5, r0
 801d556:	460c      	mov	r4, r1
 801d558:	d904      	bls.n	801d564 <_raise_r+0x14>
 801d55a:	2316      	movs	r3, #22
 801d55c:	6003      	str	r3, [r0, #0]
 801d55e:	f04f 30ff 	mov.w	r0, #4294967295
 801d562:	bd38      	pop	{r3, r4, r5, pc}
 801d564:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801d566:	b112      	cbz	r2, 801d56e <_raise_r+0x1e>
 801d568:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d56c:	b94b      	cbnz	r3, 801d582 <_raise_r+0x32>
 801d56e:	4628      	mov	r0, r5
 801d570:	f000 f852 	bl	801d618 <_getpid_r>
 801d574:	4622      	mov	r2, r4
 801d576:	4601      	mov	r1, r0
 801d578:	4628      	mov	r0, r5
 801d57a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d57e:	f000 b839 	b.w	801d5f4 <_kill_r>
 801d582:	2b01      	cmp	r3, #1
 801d584:	d00a      	beq.n	801d59c <_raise_r+0x4c>
 801d586:	1c59      	adds	r1, r3, #1
 801d588:	d103      	bne.n	801d592 <_raise_r+0x42>
 801d58a:	2316      	movs	r3, #22
 801d58c:	6003      	str	r3, [r0, #0]
 801d58e:	2001      	movs	r0, #1
 801d590:	e7e7      	b.n	801d562 <_raise_r+0x12>
 801d592:	2100      	movs	r1, #0
 801d594:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801d598:	4620      	mov	r0, r4
 801d59a:	4798      	blx	r3
 801d59c:	2000      	movs	r0, #0
 801d59e:	e7e0      	b.n	801d562 <_raise_r+0x12>

0801d5a0 <raise>:
 801d5a0:	4b02      	ldr	r3, [pc, #8]	@ (801d5ac <raise+0xc>)
 801d5a2:	4601      	mov	r1, r0
 801d5a4:	6818      	ldr	r0, [r3, #0]
 801d5a6:	f7ff bfd3 	b.w	801d550 <_raise_r>
 801d5aa:	bf00      	nop
 801d5ac:	20000090 	.word	0x20000090

0801d5b0 <_fstat_r>:
 801d5b0:	b538      	push	{r3, r4, r5, lr}
 801d5b2:	4d07      	ldr	r5, [pc, #28]	@ (801d5d0 <_fstat_r+0x20>)
 801d5b4:	2300      	movs	r3, #0
 801d5b6:	4604      	mov	r4, r0
 801d5b8:	4608      	mov	r0, r1
 801d5ba:	4611      	mov	r1, r2
 801d5bc:	602b      	str	r3, [r5, #0]
 801d5be:	f7e5 faa5 	bl	8002b0c <_fstat>
 801d5c2:	1c43      	adds	r3, r0, #1
 801d5c4:	d102      	bne.n	801d5cc <_fstat_r+0x1c>
 801d5c6:	682b      	ldr	r3, [r5, #0]
 801d5c8:	b103      	cbz	r3, 801d5cc <_fstat_r+0x1c>
 801d5ca:	6023      	str	r3, [r4, #0]
 801d5cc:	bd38      	pop	{r3, r4, r5, pc}
 801d5ce:	bf00      	nop
 801d5d0:	20007420 	.word	0x20007420

0801d5d4 <_isatty_r>:
 801d5d4:	b538      	push	{r3, r4, r5, lr}
 801d5d6:	4d06      	ldr	r5, [pc, #24]	@ (801d5f0 <_isatty_r+0x1c>)
 801d5d8:	2300      	movs	r3, #0
 801d5da:	4604      	mov	r4, r0
 801d5dc:	4608      	mov	r0, r1
 801d5de:	602b      	str	r3, [r5, #0]
 801d5e0:	f7e5 faa4 	bl	8002b2c <_isatty>
 801d5e4:	1c43      	adds	r3, r0, #1
 801d5e6:	d102      	bne.n	801d5ee <_isatty_r+0x1a>
 801d5e8:	682b      	ldr	r3, [r5, #0]
 801d5ea:	b103      	cbz	r3, 801d5ee <_isatty_r+0x1a>
 801d5ec:	6023      	str	r3, [r4, #0]
 801d5ee:	bd38      	pop	{r3, r4, r5, pc}
 801d5f0:	20007420 	.word	0x20007420

0801d5f4 <_kill_r>:
 801d5f4:	b538      	push	{r3, r4, r5, lr}
 801d5f6:	4d07      	ldr	r5, [pc, #28]	@ (801d614 <_kill_r+0x20>)
 801d5f8:	2300      	movs	r3, #0
 801d5fa:	4604      	mov	r4, r0
 801d5fc:	4608      	mov	r0, r1
 801d5fe:	4611      	mov	r1, r2
 801d600:	602b      	str	r3, [r5, #0]
 801d602:	f7e5 fa23 	bl	8002a4c <_kill>
 801d606:	1c43      	adds	r3, r0, #1
 801d608:	d102      	bne.n	801d610 <_kill_r+0x1c>
 801d60a:	682b      	ldr	r3, [r5, #0]
 801d60c:	b103      	cbz	r3, 801d610 <_kill_r+0x1c>
 801d60e:	6023      	str	r3, [r4, #0]
 801d610:	bd38      	pop	{r3, r4, r5, pc}
 801d612:	bf00      	nop
 801d614:	20007420 	.word	0x20007420

0801d618 <_getpid_r>:
 801d618:	f7e5 ba10 	b.w	8002a3c <_getpid>

0801d61c <__ascii_mbtowc>:
 801d61c:	b082      	sub	sp, #8
 801d61e:	b901      	cbnz	r1, 801d622 <__ascii_mbtowc+0x6>
 801d620:	a901      	add	r1, sp, #4
 801d622:	b142      	cbz	r2, 801d636 <__ascii_mbtowc+0x1a>
 801d624:	b14b      	cbz	r3, 801d63a <__ascii_mbtowc+0x1e>
 801d626:	7813      	ldrb	r3, [r2, #0]
 801d628:	600b      	str	r3, [r1, #0]
 801d62a:	7812      	ldrb	r2, [r2, #0]
 801d62c:	1e10      	subs	r0, r2, #0
 801d62e:	bf18      	it	ne
 801d630:	2001      	movne	r0, #1
 801d632:	b002      	add	sp, #8
 801d634:	4770      	bx	lr
 801d636:	4610      	mov	r0, r2
 801d638:	e7fb      	b.n	801d632 <__ascii_mbtowc+0x16>
 801d63a:	f06f 0001 	mvn.w	r0, #1
 801d63e:	e7f8      	b.n	801d632 <__ascii_mbtowc+0x16>

0801d640 <__ascii_wctomb>:
 801d640:	4603      	mov	r3, r0
 801d642:	4608      	mov	r0, r1
 801d644:	b141      	cbz	r1, 801d658 <__ascii_wctomb+0x18>
 801d646:	2aff      	cmp	r2, #255	@ 0xff
 801d648:	d904      	bls.n	801d654 <__ascii_wctomb+0x14>
 801d64a:	228a      	movs	r2, #138	@ 0x8a
 801d64c:	601a      	str	r2, [r3, #0]
 801d64e:	f04f 30ff 	mov.w	r0, #4294967295
 801d652:	4770      	bx	lr
 801d654:	700a      	strb	r2, [r1, #0]
 801d656:	2001      	movs	r0, #1
 801d658:	4770      	bx	lr
	...

0801d65c <_init>:
 801d65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d65e:	bf00      	nop
 801d660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d662:	bc08      	pop	{r3}
 801d664:	469e      	mov	lr, r3
 801d666:	4770      	bx	lr

0801d668 <_fini>:
 801d668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d66a:	bf00      	nop
 801d66c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d66e:	bc08      	pop	{r3}
 801d670:	469e      	mov	lr, r3
 801d672:	4770      	bx	lr
