{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693077281041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693077281041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 26 20:14:40 2023 " "Processing started: Sat Aug 26 20:14:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693077281041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693077281041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693077281042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693077281768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693077281768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock-logic " "Found design unit 1: DigitalClock-logic" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693077297140 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693077297140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693077297140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-decode " "Found design unit 1: seven_seg-decode" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693077297143 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693077297143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693077297143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693077297210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incMinute DigitalClock.vhd(20) " "Verilog HDL or VHDL warning at DigitalClock.vhd(20): object \"incMinute\" assigned a value but never read" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693077297212 "|DigitalClock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incHour DigitalClock.vhd(20) " "Verilog HDL or VHDL warning at DigitalClock.vhd(20): object \"incHour\" assigned a value but never read" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693077297213 "|DigitalClock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_blinker DigitalClock.vhd(22) " "Verilog HDL or VHDL warning at DigitalClock.vhd(22): object \"s_blinker\" assigned a value but never read" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693077297213 "|DigitalClock"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "point DigitalClock.vhd(37) " "VHDL Variable Declaration warning at DigitalClock.vhd(37): used initial value expression for variable \"point\" because variable was never assigned a value" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1693077297213 "|DigitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:hour_tens_seg " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:hour_tens_seg\"" {  } { { "DigitalClock.vhd" "hour_tens_seg" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693077297215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[0\] GND " "Pin \"HEX_5\[0\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[1\] GND " "Pin \"HEX_5\[1\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[2\] GND " "Pin \"HEX_5\[2\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[3\] GND " "Pin \"HEX_5\[3\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[4\] VCC " "Pin \"HEX_5\[4\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[5\] VCC " "Pin \"HEX_5\[5\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[6\] GND " "Pin \"HEX_5\[6\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[0\] VCC " "Pin \"HEX_4\[0\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[1\] GND " "Pin \"HEX_4\[1\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[2\] GND " "Pin \"HEX_4\[2\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[3\] VCC " "Pin \"HEX_4\[3\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[4\] VCC " "Pin \"HEX_4\[4\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[5\] GND " "Pin \"HEX_4\[5\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[6\] GND " "Pin \"HEX_4\[6\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[0\] VCC " "Pin \"HEX_3\[0\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[1\] VCC " "Pin \"HEX_3\[1\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[2\] VCC " "Pin \"HEX_3\[2\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[3\] VCC " "Pin \"HEX_3\[3\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[4\] GND " "Pin \"HEX_3\[4\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[5\] GND " "Pin \"HEX_3\[5\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[6\] VCC " "Pin \"HEX_3\[6\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[0\] GND " "Pin \"HEX_2\[0\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[1\] GND " "Pin \"HEX_2\[1\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[2\] GND " "Pin \"HEX_2\[2\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[3\] GND " "Pin \"HEX_2\[3\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[4\] GND " "Pin \"HEX_2\[4\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[5\] GND " "Pin \"HEX_2\[5\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[6\] VCC " "Pin \"HEX_2\[6\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[0\] VCC " "Pin \"HEX_1\[0\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[1\] GND " "Pin \"HEX_1\[1\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[2\] GND " "Pin \"HEX_1\[2\]\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[3\] VCC " "Pin \"HEX_1\[3\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[4\] VCC " "Pin \"HEX_1\[4\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[5\] VCC " "Pin \"HEX_1\[5\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[6\] VCC " "Pin \"HEX_1\[6\]\" is stuck at VCC" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693077297811 "|DigitalClock|HEX_1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693077297811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693077298001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693077298001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_0 " "No output dependent on input pin \"KEY_0\"" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693077298053 "|DigitalClock|KEY_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_1 " "No output dependent on input pin \"KEY_1\"" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693077298053 "|DigitalClock|KEY_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_9 " "No output dependent on input pin \"SW_9\"" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693077298053 "|DigitalClock|SW_9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_FPGA " "No output dependent on input pin \"CLK_FPGA\"" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693077298053 "|DigitalClock|CLK_FPGA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693077298053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693077298053 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693077298053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693077298053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693077298077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 26 20:14:58 2023 " "Processing ended: Sat Aug 26 20:14:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693077298077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693077298077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693077298077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693077298077 ""}
