#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018f8cedbbe0 .scope module, "testbed" "testbed" 2 2;
 .timescale 0 0;
v0000018f8cf24920_0 .var "CLK", 0 0;
v0000018f8cf242e0_0 .var "READREG1", 2 0;
v0000018f8cf247e0_0 .var "READREG2", 2 0;
v0000018f8cf23fc0_0 .net "REGOUT1", 7 0, L_0000018f8cf29820;  1 drivers
v0000018f8cf24880_0 .net "REGOUT2", 7 0, L_0000018f8cf294a0;  1 drivers
v0000018f8cf24560_0 .var "RESET", 0 0;
v0000018f8cf24380_0 .var "WRITEDATA", 7 0;
v0000018f8cf24600_0 .var "WRITEENABLE", 0 0;
v0000018f8cf24b00_0 .var "WRITEREG", 2 0;
S_0000018f8cedb680 .scope module, "reg_t" "Register" 2 11, 2 89 0, S_0000018f8cedbbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000018f8cf29820/d .functor BUFZ 8, L_0000018f8cf24c40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000018f8cf29820 .delay 8 (2,2,2) L_0000018f8cf29820/d;
L_0000018f8cf294a0/d .functor BUFZ 8, L_0000018f8cf24d80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000018f8cf294a0 .delay 8 (2,2,2) L_0000018f8cf294a0/d;
v0000018f8cedb810_0 .net "CLK", 0 0, v0000018f8cf24920_0;  1 drivers
v0000018f8cf19860_0 .net "IN", 7 0, v0000018f8cf24380_0;  1 drivers
v0000018f8cf19900_0 .net "INADDRESS", 2 0, v0000018f8cf24b00_0;  1 drivers
v0000018f8cf199a0_0 .net "OUT1", 7 0, L_0000018f8cf29820;  alias, 1 drivers
v0000018f8cf19a40_0 .net "OUT1ADDRESS", 2 0, v0000018f8cf242e0_0;  1 drivers
v0000018f8cf19ae0_0 .net "OUT2", 7 0, L_0000018f8cf294a0;  alias, 1 drivers
v0000018f8cf19b80_0 .net "OUT2ADDRESS", 2 0, v0000018f8cf247e0_0;  1 drivers
v0000018f8cf23cf0 .array "REGISTER", 0 7, 7 0;
v0000018f8cf23d90_0 .net "RESET", 0 0, v0000018f8cf24560_0;  1 drivers
v0000018f8cf23e30_0 .net "WRITE", 0 0, v0000018f8cf24600_0;  1 drivers
v0000018f8cf249c0_0 .net *"_ivl_0", 7 0, L_0000018f8cf24c40;  1 drivers
v0000018f8cf24ce0_0 .net *"_ivl_10", 4 0, L_0000018f8cf246a0;  1 drivers
L_0000018f8cf81080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f8cf24060_0 .net *"_ivl_13", 1 0, L_0000018f8cf81080;  1 drivers
v0000018f8cf24100_0 .net *"_ivl_2", 4 0, L_0000018f8cf23f20;  1 drivers
L_0000018f8cf81038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f8cf241a0_0 .net *"_ivl_5", 1 0, L_0000018f8cf81038;  1 drivers
v0000018f8cf24240_0 .net *"_ivl_8", 7 0, L_0000018f8cf24d80;  1 drivers
v0000018f8cf24a60_0 .var/i "i", 31 0;
E_0000018f8cf15870 .event posedge, v0000018f8cedb810_0;
L_0000018f8cf24c40 .array/port v0000018f8cf23cf0, L_0000018f8cf23f20;
L_0000018f8cf23f20 .concat [ 3 2 0 0], v0000018f8cf242e0_0, L_0000018f8cf81038;
L_0000018f8cf24d80 .array/port v0000018f8cf23cf0, L_0000018f8cf246a0;
L_0000018f8cf246a0 .concat [ 3 2 0 0], v0000018f8cf247e0_0, L_0000018f8cf81080;
    .scope S_0000018f8cedb680;
T_0 ;
    %wait E_0000018f8cf15870;
    %load/vec4 v0000018f8cf23d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f8cf24a60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000018f8cf24a60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000018f8cf24a60_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000018f8cf23cf0, 0, 4;
    %load/vec4 v0000018f8cf24a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f8cf24a60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018f8cf23e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000018f8cf19860_0;
    %load/vec4 v0000018f8cf19900_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000018f8cf23cf0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018f8cedbbe0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24920_0, 0, 1;
    %vpi_call 2 20 "$dumpfile", "wavedata_Register.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018f8cedbbe0 {0 0 0};
    %vpi_call 2 22 "$monitor", "TIME = %g  OUT1 = %d, OUT2 = %d", $time, v0000018f8cf23fc0_0, v0000018f8cf24880_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018f8cf242e0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018f8cf247e0_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24560_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018f8cf24b00_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0000018f8cf24380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018f8cf242e0_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018f8cf24b00_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000018f8cf24380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018f8cf242e0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018f8cf24b00_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000018f8cf24380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000018f8cf24380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018f8cf24b00_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000018f8cf24380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f8cf24600_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018f8cedbbe0;
T_2 ;
    %delay 4, 0;
    %load/vec4 v0000018f8cf24920_0;
    %inv;
    %store/vec4 v0000018f8cf24920_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Register.v";
