/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef _MIPI_TOP_0_REG_H_INCLUDED_
#define _MIPI_TOP_0_REG_H_INCLUDED_

#define MIPI_TOP_PHY_reg                       0x98144000

#define MIPI0_APHY_REG0                        0x000
#define MIPI0_APHY_REG0_hs_cm_shift              (8)
#define MIPI0_APHY_REG0_hs_cm_mask               (0x700)
#define MIPI0_APHY_REG0_hs_cm(data)              (0x700&((data)<<8))
#define MIPI0_APHY_REG0_hs_cm_src(data)          ((0x700&(data))>>8)
#define MIPI0_APHY_REG0_get_hs_cm(data)          ((0x700&(data))>>8)
//this->default: MIPI0_APHY_REG0_hs_cm           0x4
#define MIPI0_APHY_REG0_r50_cal_rg_shift              (0)
#define MIPI0_APHY_REG0_r50_cal_rg_mask               (0x3f)
#define MIPI0_APHY_REG0_r50_cal_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG0_r50_cal_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG0_get_r50_cal_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG0_r50_cal_rg           0x2e

#define MIPI0_APHY_REG1                        0x004
#define MIPI0_APHY_REG1_en_skw_shift              (7)
#define MIPI0_APHY_REG1_en_skw_mask               (0x80)
#define MIPI0_APHY_REG1_en_skw(data)              (0x80&((data)<<7))
#define MIPI0_APHY_REG1_en_skw_src(data)          ((0x80&(data))>>7)
#define MIPI0_APHY_REG1_get_en_skw(data)          ((0x80&(data))>>7)
//this->default: MIPI0_APHY_REG1_en_skw           0x1

#define MIPI0_APHY_REG2                        0x008
#define MIPI0_APHY_REG2_lgth_d0_shift              (4)
#define MIPI0_APHY_REG2_lgth_d0_mask               (0x70)
#define MIPI0_APHY_REG2_lgth_d0(data)              (0x70&((data)<<4))
#define MIPI0_APHY_REG2_lgth_d0_src(data)          ((0x70&(data))>>4)
#define MIPI0_APHY_REG2_get_lgth_d0(data)          ((0x70&(data))>>4)
//this->default: MIPI0_APHY_REG2_lgth_d0           0x4
#define MIPI0_APHY_REG2_pdbh_k_shift              (3)
#define MIPI0_APHY_REG2_pdbh_k_mask               (0x8)
#define MIPI0_APHY_REG2_pdbh_k(data)              (0x8&((data)<<3))
#define MIPI0_APHY_REG2_pdbh_k_src(data)          ((0x8&(data))>>3)
#define MIPI0_APHY_REG2_get_pdbh_k(data)          ((0x8&(data))>>3)
//this->default: MIPI0_APHY_REG2_pdbh_k           0x1
#define MIPI0_APHY_REG2_pwdb_osk_shift              (2)
#define MIPI0_APHY_REG2_pwdb_osk_mask               (0x4)
#define MIPI0_APHY_REG2_pwdb_osk(data)              (0x4&((data)<<2))
#define MIPI0_APHY_REG2_pwdb_osk_src(data)          ((0x4&(data))>>2)
#define MIPI0_APHY_REG2_get_pwdb_osk(data)          ((0x4&(data))>>2)
//this->default: MIPI0_APHY_REG2_pwdb_osk           0x1

#define MIPI0_APHY_REG3                        0x00c
#define MIPI0_APHY_REG3_hsamp0_rl_rg_shift              (0)
#define MIPI0_APHY_REG3_hsamp0_rl_rg_mask               (0x3f)
#define MIPI0_APHY_REG3_hsamp0_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG3_hsamp0_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG3_get_hsamp0_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG3_hsamp0_rl_rg           0x0

#define MIPI0_APHY_REG4                        0x010
#define MIPI0_APHY_REG4_hsamp1_rl_rg_shift              (0)
#define MIPI0_APHY_REG4_hsamp1_rl_rg_mask               (0x3f)
#define MIPI0_APHY_REG4_hsamp1_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG4_hsamp1_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG4_get_hsamp1_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG4_hsamp1_rl_rg           0x0

#define MIPI0_APHY_REG5                        0x014
#define MIPI0_APHY_REG5_hsamp2_rl_rg_shift              (0)
#define MIPI0_APHY_REG5_hsamp2_rl_rg_mask               (0x3f)
#define MIPI0_APHY_REG5_hsamp2_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG5_hsamp2_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG5_get_hsamp2_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG5_hsamp2_rl_rg           0x0

#define MIPI0_APHY_REG6                        0x018
#define MIPI0_APHY_REG6_hsamp3_rl_rg_shift              (0)
#define MIPI0_APHY_REG6_hsamp3_rl_rg_mask               (0x3f)
#define MIPI0_APHY_REG6_hsamp3_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG6_hsamp3_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG6_get_hsamp3_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG6_hsamp3_rl_rg           0x0

#define MIPI0_APHY_REG7                        0x01c
#define MIPI0_APHY_REG7_sdata0_skw_rg_shift              (8)
#define MIPI0_APHY_REG7_sdata0_skw_rg_mask               (0x3f00)
#define MIPI0_APHY_REG7_sdata0_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG7_sdata0_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG7_get_sdata0_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG7_sdata0_skw_rg           0x0
#define MIPI0_APHY_REG7_sdata1_skw_rg_shift              (0)
#define MIPI0_APHY_REG7_sdata1_skw_rg_mask               (0x3f)
#define MIPI0_APHY_REG7_sdata1_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG7_sdata1_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG7_get_sdata1_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG7_sdata1_skw_rg           0x0

#define MIPI0_APHY_REG8                        0x020
#define MIPI0_APHY_REG8_sdata2_skw_rg_shift              (8)
#define MIPI0_APHY_REG8_sdata2_skw_rg_mask               (0x3f00)
#define MIPI0_APHY_REG8_sdata2_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG8_sdata2_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG8_get_sdata2_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG8_sdata2_skw_rg           0x0
#define MIPI0_APHY_REG8_sdata3_skw_rg_shift              (0)
#define MIPI0_APHY_REG8_sdata3_skw_rg_mask               (0x3f)
#define MIPI0_APHY_REG8_sdata3_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG8_sdata3_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG8_get_sdata3_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG8_sdata3_skw_rg           0x0

#define MIPI0_APHY_REG9                        0x024
#define MIPI0_APHY_REG9_sclk0_skw_rg_shift              (8)
#define MIPI0_APHY_REG9_sclk0_skw_rg_mask               (0x3f00)
#define MIPI0_APHY_REG9_sclk0_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG9_sclk0_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG9_get_sclk0_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG9_sclk0_skw_rg           0x0
#define MIPI0_APHY_REG9_sclk1_skw_rg_shift              (0)
#define MIPI0_APHY_REG9_sclk1_skw_rg_mask               (0x3f)
#define MIPI0_APHY_REG9_sclk1_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG9_sclk1_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG9_get_sclk1_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG9_sclk1_skw_rg           0x0

#define MIPI0_APHY_REG10                        0x028
#define MIPI0_APHY_REG10_sclk2_skw_rg_shift              (8)
#define MIPI0_APHY_REG10_sclk2_skw_rg_mask               (0x3f00)
#define MIPI0_APHY_REG10_sclk2_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG10_sclk2_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG10_get_sclk2_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG10_sclk2_skw_rg           0x0
#define MIPI0_APHY_REG10_sclk3_skw_rg_shift              (0)
#define MIPI0_APHY_REG10_sclk3_skw_rg_mask               (0x3f)
#define MIPI0_APHY_REG10_sclk3_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG10_sclk3_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG10_get_sclk3_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG10_sclk3_skw_rg           0x0

#define MIPI0_APHY_REG11                        0x02c
#define MIPI0_APHY_REG11_hsampck_rl_rg_shift              (0)
#define MIPI0_APHY_REG11_hsampck_rl_rg_mask               (0xf)
#define MIPI0_APHY_REG11_hsampck_rl_rg(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG11_hsampck_rl_rg_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG11_get_hsampck_rl_rg(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG11_hsampck_rl_rg           0x0

#define MIPI0_APHY_REG12                        0x030
#define MIPI0_APHY_REG12_offset_ok_shift              (0)
#define MIPI0_APHY_REG12_offset_ok_mask               (0x1f)
#define MIPI0_APHY_REG12_offset_ok(data)              (0x1f&((data)<<0))
#define MIPI0_APHY_REG12_offset_ok_src(data)          ((0x1f&(data))>>0)
#define MIPI0_APHY_REG12_get_offset_ok(data)          ((0x1f&(data))>>0)
//this->default: MIPI0_APHY_REG12_offset_ok           0x0

#define MIPI0_APHY_REG13                        0x034
#define MIPI0_APHY_REG13_offset_range_ckk_shift              (24)
#define MIPI0_APHY_REG13_offset_range_ckk_mask               (0x3000000)
#define MIPI0_APHY_REG13_offset_range_ckk(data)              (0x3000000&((data)<<24))
#define MIPI0_APHY_REG13_offset_range_ckk_src(data)          ((0x3000000&(data))>>24)
#define MIPI0_APHY_REG13_get_offset_range_ckk(data)          ((0x3000000&(data))>>24)
//this->default: MIPI0_APHY_REG13_offset_range_ckk           0x2
#define MIPI0_APHY_REG13_offset_range_lane3_shift            (22)
#define MIPI0_APHY_REG13_offset_range_lane3_mask             (0x00C00000)
#define MIPI0_APHY_REG13_offset_range_lane3(data)            (0x00C00000&((data)<<22))
#define MIPI0_APHY_REG13_offset_range_lane3_src(data)        ((0x00C00000&(data))>>22)
#define MIPI0_APHY_REG13_get_offset_range_lane3(data)        ((0x00C00000&(data))>>22)
//this->default: MIPI0_APHY_REG13_offset_range_lane3
#define MIPI0_APHY_REG13_offset_range_lane2_shift            (20)
#define MIPI0_APHY_REG13_offset_range_lane2_mask             (0x00300000)
#define MIPI0_APHY_REG13_offset_range_lane2(data)            (0x00300000&((data)<<20))
#define MIPI0_APHY_REG13_offset_range_lane2_src(data)        ((0x00300000&(data))>>20)
#define MIPI0_APHY_REG13_get_offset_range_lane2(data)        ((0x00300000&(data))>>20)
//this->default: MIPI0_APHY_REG13_offset_range_lane2
#define MIPI0_APHY_REG13_offset_range_lane1_shift            (18)
#define MIPI0_APHY_REG13_offset_range_lane1_mask             (0x000C0000)
#define MIPI0_APHY_REG13_offset_range_lane1(data)            (0x000C0000&((data)<<18))
#define MIPI0_APHY_REG13_offset_range_lane1_src(data)        ((0x000C0000&(data))>>18)
#define MIPI0_APHY_REG13_get_offset_range_lane1(data)        ((0x000C0000&(data))>>18)
//this->default: MIPI0_APHY_REG13_offset_range_lane1
#define MIPI0_APHY_REG13_offset_range_lane0_shift            (16)
#define MIPI0_APHY_REG13_offset_range_lane0_mask             (0x00030000)
#define MIPI0_APHY_REG13_offset_range_lane0(data)            (0x00030000&((data)<<16))
#define MIPI0_APHY_REG13_offset_range_lane0_src(data)        ((0x00030000&(data))>>16)
#define MIPI0_APHY_REG13_get_offset_range_lane0(data)        ((0x00030000&(data))>>16)
//this->default: MIPI0_APHY_REG13_offset_range_lane0
#define MIPI0_APHY_REG13_offset_enk_shift              (8)
#define MIPI0_APHY_REG13_offset_enk_mask               (0x100)
#define MIPI0_APHY_REG13_offset_enk(data)              (0x100&((data)<<8))
#define MIPI0_APHY_REG13_offset_enk_src(data)          ((0x100&(data))>>8)
#define MIPI0_APHY_REG13_get_offset_enk(data)          ((0x100&(data))>>8)
//this->default: MIPI0_APHY_REG13_offset_enk           0x1
#define MIPI0_APHY_REG13_offset_autok_shift              (0)
#define MIPI0_APHY_REG13_offset_autok_mask               (0x1)
#define MIPI0_APHY_REG13_offset_autok(data)              (0x1&((data)<<0))
#define MIPI0_APHY_REG13_offset_autok_src(data)          ((0x1&(data))>>0)
#define MIPI0_APHY_REG13_get_offset_autok(data)          ((0x1&(data))>>0)
//this->default: MIPI0_APHY_REG13_offset_autok           0x1

#define MIPI0_APHY_REG14                        0x038
#define MIPI0_APHY_REG14_lpamp_ref_shift              (0)
#define MIPI0_APHY_REG14_lpamp_ref_mask               (0xf)
#define MIPI0_APHY_REG14_lpamp_ref(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG14_lpamp_ref_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG14_get_lpamp_ref(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG14_lpamp_ref           0x8

#define MIPI0_APHY_REG15                        0x03c
#define MIPI0_APHY_REG15_sel0_pwdb_demux_shift              (2)
#define MIPI0_APHY_REG15_sel0_pwdb_demux_mask               (0xc)
#define MIPI0_APHY_REG15_sel0_pwdb_demux(data)              (0xc&((data)<<2))
#define MIPI0_APHY_REG15_sel0_pwdb_demux_src(data)          ((0xc&(data))>>2)
#define MIPI0_APHY_REG15_get_sel0_pwdb_demux(data)          ((0xc&(data))>>2)
//this->default: MIPI0_APHY_REG15_sel0_pwdb_demux           0x1
#define MIPI0_APHY_REG15_sel_div_rg_shift              (0)
#define MIPI0_APHY_REG15_sel_div_rg_mask               (0x3)
#define MIPI0_APHY_REG15_sel_div_rg(data)              (0x3&((data)<<0))
#define MIPI0_APHY_REG15_sel_div_rg_src(data)          ((0x3&(data))>>0)
#define MIPI0_APHY_REG15_get_sel_div_rg(data)          ((0x3&(data))>>0)
//this->default: MIPI0_APHY_REG15_sel_div_rg           0x1

#define MIPI0_APHY_REG16                        0x040
#define MIPI0_APHY_REG16_hsamp3_rl_2rg_shift              (0)
#define MIPI0_APHY_REG16_hsamp3_rl_2rg_mask               (0xf)
#define MIPI0_APHY_REG16_hsamp3_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG16_hsamp3_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG16_get_hsamp3_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG16_hsamp3_rl_2rg           0x0

#define MIPI0_APHY_REG17                        0x044
#define MIPI0_APHY_REG17_hsamp2_rl_2rg_shift              (0)
#define MIPI0_APHY_REG17_hsamp2_rl_2rg_mask               (0xf)
#define MIPI0_APHY_REG17_hsamp2_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG17_hsamp2_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG17_get_hsamp2_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG17_hsamp2_rl_2rg           0x0

#define MIPI0_APHY_REG18                        0x048
#define MIPI0_APHY_REG18_hsamp1_rl_2rg_shift              (0)
#define MIPI0_APHY_REG18_hsamp1_rl_2rg_mask               (0xf)
#define MIPI0_APHY_REG18_hsamp1_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG18_hsamp1_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG18_get_hsamp1_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG18_hsamp1_rl_2rg           0x0

#define MIPI0_APHY_REG19                        0x04c
#define MIPI0_APHY_REG19_hsamp0_rl_2rg_shift              (0)
#define MIPI0_APHY_REG19_hsamp0_rl_2rg_mask               (0xf)
#define MIPI0_APHY_REG19_hsamp0_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG19_hsamp0_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG19_get_hsamp0_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG19_hsamp0_rl_2rg           0x0

#define MIPI0_APHY_REG20                        0x050
#define MIPI0_APHY_REG20_hsampck_rl_2rg_shift              (0)
#define MIPI0_APHY_REG20_hsampck_rl_2rg_mask               (0xf)
#define MIPI0_APHY_REG20_hsampck_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG20_hsampck_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG20_get_hsampck_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG20_hsampck_rl_2rg           0x0

#define MIPI0_APHY_REG27                        0x054
#define MIPI0_APHY_REG27_rt_pow1_shift              (0)
#define MIPI0_APHY_REG27_rt_pow1_mask               (0x1)
#define MIPI0_APHY_REG27_rt_pow1(data)              (0x1&((data)<<0))
#define MIPI0_APHY_REG27_rt_pow1_src(data)          ((0x1&(data))>>0)
#define MIPI0_APHY_REG27_get_rt_pow1(data)          ((0x1&(data))>>0)
//this->default: MIPI0_APHY_REG27_rt_pow1           0x0

#define MIPI0_APHY_REG28                        0x058
#define MIPI0_APHY_REG28_force_hs_shift              (0)
#define MIPI0_APHY_REG28_force_hs_mask               (0x1)
#define MIPI0_APHY_REG28_force_hs(data)              (0x1&((data)<<0))
#define MIPI0_APHY_REG28_force_hs_src(data)          ((0x1&(data))>>0)
#define MIPI0_APHY_REG28_get_force_hs(data)          ((0x1&(data))>>0)
//this->default: MIPI0_APHY_REG28_force_hs           0x0

#define MIPI0_APHY_REG29                        0x05c
#define MIPI0_APHY_REG29_reg_manual3_mode_shift              (24)
#define MIPI0_APHY_REG29_reg_manual3_mode_mask               (0x1000000)
#define MIPI0_APHY_REG29_reg_manual3_mode(data)              (0x1000000&((data)<<24))
#define MIPI0_APHY_REG29_reg_manual3_mode_src(data)          ((0x1000000&(data))>>24)
#define MIPI0_APHY_REG29_get_reg_manual3_mode(data)          ((0x1000000&(data))>>24)
//this->default: MIPI0_APHY_REG29_reg_manual3_mode           0x0
#define MIPI0_APHY_REG29_reg_manual2_mode_shift              (16)
#define MIPI0_APHY_REG29_reg_manual2_mode_mask               (0x10000)
#define MIPI0_APHY_REG29_reg_manual2_mode(data)              (0x10000&((data)<<16))
#define MIPI0_APHY_REG29_reg_manual2_mode_src(data)          ((0x10000&(data))>>16)
#define MIPI0_APHY_REG29_get_reg_manual2_mode(data)          ((0x10000&(data))>>16)
//this->default: MIPI0_APHY_REG29_reg_manual2_mode           0x0
#define MIPI0_APHY_REG29_reg_manual1_mode_shift              (8)
#define MIPI0_APHY_REG29_reg_manual1_mode_mask               (0x100)
#define MIPI0_APHY_REG29_reg_manual1_mode(data)              (0x100&((data)<<8))
#define MIPI0_APHY_REG29_reg_manual1_mode_src(data)          ((0x100&(data))>>8)
#define MIPI0_APHY_REG29_get_reg_manual1_mode(data)          ((0x100&(data))>>8)
//this->default: MIPI0_APHY_REG29_reg_manual1_mode           0x0
#define MIPI0_APHY_REG29_reg_manual0_mode_shift              (0)
#define MIPI0_APHY_REG29_reg_manual0_mode_mask               (0x1)
#define MIPI0_APHY_REG29_reg_manual0_mode(data)              (0x1&((data)<<0))
#define MIPI0_APHY_REG29_reg_manual0_mode_src(data)          ((0x1&(data))>>0)
#define MIPI0_APHY_REG29_get_reg_manual0_mode(data)          ((0x1&(data))>>0)
//this->default: MIPI0_APHY_REG29_reg_manual0_mode           0x0

#define MIPI0_APHY_REG32                        0x060
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane3_shift              (24)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane3_mask               (0x7000000)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane3(data)              (0x7000000&((data)<<24))
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane3_src(data)          ((0x7000000&(data))>>24)
#define MIPI0_APHY_REG32_get_reg_cfg_code_adj_cyc_lane3(data)          ((0x7000000&(data))>>24)
//this->default: MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane3           0x1
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane2_shift              (16)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane2_mask               (0x70000)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane2(data)              (0x70000&((data)<<16))
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane2_src(data)          ((0x70000&(data))>>16)
#define MIPI0_APHY_REG32_get_reg_cfg_code_adj_cyc_lane2(data)          ((0x70000&(data))>>16)
//this->default: MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane2           0x1
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane1_shift              (8)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane1_mask               (0x700)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane1(data)              (0x700&((data)<<8))
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane1_src(data)          ((0x700&(data))>>8)
#define MIPI0_APHY_REG32_get_reg_cfg_code_adj_cyc_lane1(data)          ((0x700&(data))>>8)
//this->default: MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane1           0x1
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane0_shift              (0)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane0_mask               (0x7)
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane0(data)              (0x7&((data)<<0))
#define MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane0_src(data)          ((0x7&(data))>>0)
#define MIPI0_APHY_REG32_get_reg_cfg_code_adj_cyc_lane0(data)          ((0x7&(data))>>0)
//this->default: MIPI0_APHY_REG32_reg_cfg_code_adj_cyc_lane0           0x1

#define MIPI0_APHY_REG33                        0x064
#define MIPI0_APHY_REG33_reg_data3_sel_shift              (24)
#define MIPI0_APHY_REG33_reg_data3_sel_mask               (0x1000000)
#define MIPI0_APHY_REG33_reg_data3_sel(data)              (0x1000000&((data)<<24))
#define MIPI0_APHY_REG33_reg_data3_sel_src(data)          ((0x1000000&(data))>>24)
#define MIPI0_APHY_REG33_get_reg_data3_sel(data)          ((0x1000000&(data))>>24)
//this->default: MIPI0_APHY_REG33_reg_data3_sel           0x1
#define MIPI0_APHY_REG33_reg_data2_sel_shift              (16)
#define MIPI0_APHY_REG33_reg_data2_sel_mask               (0x10000)
#define MIPI0_APHY_REG33_reg_data2_sel(data)              (0x10000&((data)<<16))
#define MIPI0_APHY_REG33_reg_data2_sel_src(data)          ((0x10000&(data))>>16)
#define MIPI0_APHY_REG33_get_reg_data2_sel(data)          ((0x10000&(data))>>16)
//this->default: MIPI0_APHY_REG33_reg_data2_sel           0x1
#define MIPI0_APHY_REG33_reg_data1_sel_shift              (8)
#define MIPI0_APHY_REG33_reg_data1_sel_mask               (0x100)
#define MIPI0_APHY_REG33_reg_data1_sel(data)              (0x100&((data)<<8))
#define MIPI0_APHY_REG33_reg_data1_sel_src(data)          ((0x100&(data))>>8)
#define MIPI0_APHY_REG33_get_reg_data1_sel(data)          ((0x100&(data))>>8)
//this->default: MIPI0_APHY_REG33_reg_data1_sel           0x1
#define MIPI0_APHY_REG33_reg_data0_sel_shift              (0)
#define MIPI0_APHY_REG33_reg_data0_sel_mask               (0x1)
#define MIPI0_APHY_REG33_reg_data0_sel(data)              (0x1&((data)<<0))
#define MIPI0_APHY_REG33_reg_data0_sel_src(data)          ((0x1&(data))>>0)
#define MIPI0_APHY_REG33_get_reg_data0_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI0_APHY_REG33_reg_data0_sel           0x1

#define MIPI0_APHY_REG34                        0x068
#define MIPI0_APHY_REG34_reg_ckdly3_first_limit_shift              (24)
#define MIPI0_APHY_REG34_reg_ckdly3_first_limit_mask               (0x1f000000)
#define MIPI0_APHY_REG34_reg_ckdly3_first_limit(data)              (0x1f000000&((data)<<24))
#define MIPI0_APHY_REG34_reg_ckdly3_first_limit_src(data)          ((0x1f000000&(data))>>24)
#define MIPI0_APHY_REG34_get_reg_ckdly3_first_limit(data)          ((0x1f000000&(data))>>24)
//this->default: MIPI0_APHY_REG34_reg_ckdly3_first_limit           0x3
#define MIPI0_APHY_REG34_reg_ckdly2_first_limit_shift              (16)
#define MIPI0_APHY_REG34_reg_ckdly2_first_limit_mask               (0x1f0000)
#define MIPI0_APHY_REG34_reg_ckdly2_first_limit(data)              (0x1f0000&((data)<<16))
#define MIPI0_APHY_REG34_reg_ckdly2_first_limit_src(data)          ((0x1f0000&(data))>>16)
#define MIPI0_APHY_REG34_get_reg_ckdly2_first_limit(data)          ((0x1f0000&(data))>>16)
//this->default: MIPI0_APHY_REG34_reg_ckdly2_first_limit           0x3
#define MIPI0_APHY_REG34_reg_ckdly1_first_limit_shift              (8)
#define MIPI0_APHY_REG34_reg_ckdly1_first_limit_mask               (0x1f00)
#define MIPI0_APHY_REG34_reg_ckdly1_first_limit(data)              (0x1f00&((data)<<8))
#define MIPI0_APHY_REG34_reg_ckdly1_first_limit_src(data)          ((0x1f00&(data))>>8)
#define MIPI0_APHY_REG34_get_reg_ckdly1_first_limit(data)          ((0x1f00&(data))>>8)
//this->default: MIPI0_APHY_REG34_reg_ckdly1_first_limit           0x3
#define MIPI0_APHY_REG34_reg_ckdly0_first_limit_shift              (0)
#define MIPI0_APHY_REG34_reg_ckdly0_first_limit_mask               (0x1f)
#define MIPI0_APHY_REG34_reg_ckdly0_first_limit(data)              (0x1f&((data)<<0))
#define MIPI0_APHY_REG34_reg_ckdly0_first_limit_src(data)          ((0x1f&(data))>>0)
#define MIPI0_APHY_REG34_get_reg_ckdly0_first_limit(data)          ((0x1f&(data))>>0)
//this->default: MIPI0_APHY_REG34_reg_ckdly0_first_limit           0x3

#define MIPI0_APHY_REG35                        0x06c
#define MIPI0_APHY_REG35_reg_meta3_step_shift              (24)
#define MIPI0_APHY_REG35_reg_meta3_step_mask               (0x1f000000)
#define MIPI0_APHY_REG35_reg_meta3_step(data)              (0x1f000000&((data)<<24))
#define MIPI0_APHY_REG35_reg_meta3_step_src(data)          ((0x1f000000&(data))>>24)
#define MIPI0_APHY_REG35_get_reg_meta3_step(data)          ((0x1f000000&(data))>>24)
//this->default: MIPI0_APHY_REG35_reg_meta3_step           0x3
#define MIPI0_APHY_REG35_reg_meta2_step_shift              (16)
#define MIPI0_APHY_REG35_reg_meta2_step_mask               (0x1f0000)
#define MIPI0_APHY_REG35_reg_meta2_step(data)              (0x1f0000&((data)<<16))
#define MIPI0_APHY_REG35_reg_meta2_step_src(data)          ((0x1f0000&(data))>>16)
#define MIPI0_APHY_REG35_get_reg_meta2_step(data)          ((0x1f0000&(data))>>16)
//this->default: MIPI0_APHY_REG35_reg_meta2_step           0x3
#define MIPI0_APHY_REG35_reg_meta1_step_shift              (8)
#define MIPI0_APHY_REG35_reg_meta1_step_mask               (0x1f00)
#define MIPI0_APHY_REG35_reg_meta1_step(data)              (0x1f00&((data)<<8))
#define MIPI0_APHY_REG35_reg_meta1_step_src(data)          ((0x1f00&(data))>>8)
#define MIPI0_APHY_REG35_get_reg_meta1_step(data)          ((0x1f00&(data))>>8)
//this->default: MIPI0_APHY_REG35_reg_meta1_step           0x3
#define MIPI0_APHY_REG35_reg_meta0_step_shift              (0)
#define MIPI0_APHY_REG35_reg_meta0_step_mask               (0x1f)
#define MIPI0_APHY_REG35_reg_meta0_step(data)              (0x1f&((data)<<0))
#define MIPI0_APHY_REG35_reg_meta0_step_src(data)          ((0x1f&(data))>>0)
#define MIPI0_APHY_REG35_get_reg_meta0_step(data)          ((0x1f&(data))>>0)
//this->default: MIPI0_APHY_REG35_reg_meta0_step           0x3

#define MIPI0_APHY_REG36                        0x070
#define MIPI0_APHY_REG36_ds_first_clk_dly_lane0_shift              (24)
#define MIPI0_APHY_REG36_ds_first_clk_dly_lane0_mask               (0x3f000000)
#define MIPI0_APHY_REG36_ds_first_clk_dly_lane0(data)              (0x3f000000&((data)<<24))
#define MIPI0_APHY_REG36_ds_first_clk_dly_lane0_src(data)          ((0x3f000000&(data))>>24)
#define MIPI0_APHY_REG36_get_ds_first_clk_dly_lane0(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI0_APHY_REG36_ds_first_clk_dly_lane0           0x0
#define MIPI0_APHY_REG36_ds_second_clk_dly_lane0_shift              (16)
#define MIPI0_APHY_REG36_ds_second_clk_dly_lane0_mask               (0x3f0000)
#define MIPI0_APHY_REG36_ds_second_clk_dly_lane0(data)              (0x3f0000&((data)<<16))
#define MIPI0_APHY_REG36_ds_second_clk_dly_lane0_src(data)          ((0x3f0000&(data))>>16)
#define MIPI0_APHY_REG36_get_ds_second_clk_dly_lane0(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI0_APHY_REG36_ds_second_clk_dly_lane0           0x0
#define MIPI0_APHY_REG36_ds_first_data_dly_lane0_shift              (8)
#define MIPI0_APHY_REG36_ds_first_data_dly_lane0_mask               (0x3f00)
#define MIPI0_APHY_REG36_ds_first_data_dly_lane0(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG36_ds_first_data_dly_lane0_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG36_get_ds_first_data_dly_lane0(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG36_ds_first_data_dly_lane0           0x0
#define MIPI0_APHY_REG36_ds_cal_clk_dly_lane0_shift              (0)
#define MIPI0_APHY_REG36_ds_cal_clk_dly_lane0_mask               (0x3f)
#define MIPI0_APHY_REG36_ds_cal_clk_dly_lane0(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG36_ds_cal_clk_dly_lane0_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG36_get_ds_cal_clk_dly_lane0(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG36_ds_cal_clk_dly_lane0           0x0

#define MIPI0_APHY_REG37                        0x074
#define MIPI0_APHY_REG37_ds_cal_data_dly_lane0_shift              (24)
#define MIPI0_APHY_REG37_ds_cal_data_dly_lane0_mask               (0x3f000000)
#define MIPI0_APHY_REG37_ds_cal_data_dly_lane0(data)              (0x3f000000&((data)<<24))
#define MIPI0_APHY_REG37_ds_cal_data_dly_lane0_src(data)          ((0x3f000000&(data))>>24)
#define MIPI0_APHY_REG37_get_ds_cal_data_dly_lane0(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI0_APHY_REG37_ds_cal_data_dly_lane0           0x0
#define MIPI0_APHY_REG37_ds_first_clk_dly_lane1_shift              (16)
#define MIPI0_APHY_REG37_ds_first_clk_dly_lane1_mask               (0x3f0000)
#define MIPI0_APHY_REG37_ds_first_clk_dly_lane1(data)              (0x3f0000&((data)<<16))
#define MIPI0_APHY_REG37_ds_first_clk_dly_lane1_src(data)          ((0x3f0000&(data))>>16)
#define MIPI0_APHY_REG37_get_ds_first_clk_dly_lane1(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI0_APHY_REG37_ds_first_clk_dly_lane1           0x0
#define MIPI0_APHY_REG37_ds_second_clk_dly_lane1_shift              (8)
#define MIPI0_APHY_REG37_ds_second_clk_dly_lane1_mask               (0x3f00)
#define MIPI0_APHY_REG37_ds_second_clk_dly_lane1(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG37_ds_second_clk_dly_lane1_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG37_get_ds_second_clk_dly_lane1(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG37_ds_second_clk_dly_lane1           0x0
#define MIPI0_APHY_REG37_ds_first_data_dly_lane1_shift              (0)
#define MIPI0_APHY_REG37_ds_first_data_dly_lane1_mask               (0x3f)
#define MIPI0_APHY_REG37_ds_first_data_dly_lane1(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG37_ds_first_data_dly_lane1_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG37_get_ds_first_data_dly_lane1(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG37_ds_first_data_dly_lane1           0x0

#define MIPI0_APHY_REG38                        0x078
#define MIPI0_APHY_REG38_ds_cal_clk_dly_lane1_shift              (24)
#define MIPI0_APHY_REG38_ds_cal_clk_dly_lane1_mask               (0x3f000000)
#define MIPI0_APHY_REG38_ds_cal_clk_dly_lane1(data)              (0x3f000000&((data)<<24))
#define MIPI0_APHY_REG38_ds_cal_clk_dly_lane1_src(data)          ((0x3f000000&(data))>>24)
#define MIPI0_APHY_REG38_get_ds_cal_clk_dly_lane1(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI0_APHY_REG38_ds_cal_clk_dly_lane1           0x0
#define MIPI0_APHY_REG38_ds_cal_data_dly_lane1_shift              (16)
#define MIPI0_APHY_REG38_ds_cal_data_dly_lane1_mask               (0x3f0000)
#define MIPI0_APHY_REG38_ds_cal_data_dly_lane1(data)              (0x3f0000&((data)<<16))
#define MIPI0_APHY_REG38_ds_cal_data_dly_lane1_src(data)          ((0x3f0000&(data))>>16)
#define MIPI0_APHY_REG38_get_ds_cal_data_dly_lane1(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI0_APHY_REG38_ds_cal_data_dly_lane1           0x0
#define MIPI0_APHY_REG38_ds_first_clk_dly_lane2_shift              (8)
#define MIPI0_APHY_REG38_ds_first_clk_dly_lane2_mask               (0x3f00)
#define MIPI0_APHY_REG38_ds_first_clk_dly_lane2(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG38_ds_first_clk_dly_lane2_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG38_get_ds_first_clk_dly_lane2(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG38_ds_first_clk_dly_lane2           0x0
#define MIPI0_APHY_REG38_ds_second_clk_dly_lane2_shift              (0)
#define MIPI0_APHY_REG38_ds_second_clk_dly_lane2_mask               (0x3f)
#define MIPI0_APHY_REG38_ds_second_clk_dly_lane2(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG38_ds_second_clk_dly_lane2_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG38_get_ds_second_clk_dly_lane2(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG38_ds_second_clk_dly_lane2           0x0

#define MIPI0_APHY_REG39                        0x07c
#define MIPI0_APHY_REG39_ds_first_data_dly_lane2_shift              (24)
#define MIPI0_APHY_REG39_ds_first_data_dly_lane2_mask               (0x3f000000)
#define MIPI0_APHY_REG39_ds_first_data_dly_lane2(data)              (0x3f000000&((data)<<24))
#define MIPI0_APHY_REG39_ds_first_data_dly_lane2_src(data)          ((0x3f000000&(data))>>24)
#define MIPI0_APHY_REG39_get_ds_first_data_dly_lane2(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI0_APHY_REG39_ds_first_data_dly_lane2           0x0
#define MIPI0_APHY_REG39_ds_cal_clk_dly_lane2_shift              (16)
#define MIPI0_APHY_REG39_ds_cal_clk_dly_lane2_mask               (0x3f0000)
#define MIPI0_APHY_REG39_ds_cal_clk_dly_lane2(data)              (0x3f0000&((data)<<16))
#define MIPI0_APHY_REG39_ds_cal_clk_dly_lane2_src(data)          ((0x3f0000&(data))>>16)
#define MIPI0_APHY_REG39_get_ds_cal_clk_dly_lane2(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI0_APHY_REG39_ds_cal_clk_dly_lane2           0x0
#define MIPI0_APHY_REG39_ds_cal_data_dly_lane2_shift              (8)
#define MIPI0_APHY_REG39_ds_cal_data_dly_lane2_mask               (0x3f00)
#define MIPI0_APHY_REG39_ds_cal_data_dly_lane2(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG39_ds_cal_data_dly_lane2_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG39_get_ds_cal_data_dly_lane2(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG39_ds_cal_data_dly_lane2           0x0
#define MIPI0_APHY_REG39_ds_first_clk_dly_lane3_shift              (0)
#define MIPI0_APHY_REG39_ds_first_clk_dly_lane3_mask               (0x3f)
#define MIPI0_APHY_REG39_ds_first_clk_dly_lane3(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG39_ds_first_clk_dly_lane3_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG39_get_ds_first_clk_dly_lane3(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG39_ds_first_clk_dly_lane3           0x0

#define MIPI0_APHY_REG40                        0x080
#define MIPI0_APHY_REG40_ds_second_clk_dly_lane3_shift              (24)
#define MIPI0_APHY_REG40_ds_second_clk_dly_lane3_mask               (0x3f000000)
#define MIPI0_APHY_REG40_ds_second_clk_dly_lane3(data)              (0x3f000000&((data)<<24))
#define MIPI0_APHY_REG40_ds_second_clk_dly_lane3_src(data)          ((0x3f000000&(data))>>24)
#define MIPI0_APHY_REG40_get_ds_second_clk_dly_lane3(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI0_APHY_REG40_ds_second_clk_dly_lane3           0x0
#define MIPI0_APHY_REG40_ds_first_data_dly_lane3_shift              (16)
#define MIPI0_APHY_REG40_ds_first_data_dly_lane3_mask               (0x3f0000)
#define MIPI0_APHY_REG40_ds_first_data_dly_lane3(data)              (0x3f0000&((data)<<16))
#define MIPI0_APHY_REG40_ds_first_data_dly_lane3_src(data)          ((0x3f0000&(data))>>16)
#define MIPI0_APHY_REG40_get_ds_first_data_dly_lane3(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI0_APHY_REG40_ds_first_data_dly_lane3           0x0
#define MIPI0_APHY_REG40_ds_cal_clk_dly_lane3_shift              (8)
#define MIPI0_APHY_REG40_ds_cal_clk_dly_lane3_mask               (0x3f00)
#define MIPI0_APHY_REG40_ds_cal_clk_dly_lane3(data)              (0x3f00&((data)<<8))
#define MIPI0_APHY_REG40_ds_cal_clk_dly_lane3_src(data)          ((0x3f00&(data))>>8)
#define MIPI0_APHY_REG40_get_ds_cal_clk_dly_lane3(data)          ((0x3f00&(data))>>8)
//this->default: MIPI0_APHY_REG40_ds_cal_clk_dly_lane3           0x0
#define MIPI0_APHY_REG40_ds_cal_data_dly_lane3_shift              (0)
#define MIPI0_APHY_REG40_ds_cal_data_dly_lane3_mask               (0x3f)
#define MIPI0_APHY_REG40_ds_cal_data_dly_lane3(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG40_ds_cal_data_dly_lane3_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG40_get_ds_cal_data_dly_lane3(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG40_ds_cal_data_dly_lane3           0x0

#define MIPI0_APHY_REG41                        0x084
#define MIPI0_APHY_REG41_ibrx_lpf_en_shift              (4)
#define MIPI0_APHY_REG41_ibrx_lpf_en_mask               (0x10)
#define MIPI0_APHY_REG41_ibrx_lpf_en(data)              (0x10&((data)<<4))
#define MIPI0_APHY_REG41_ibrx_lpf_en_src(data)          ((0x10&(data))>>4)
#define MIPI0_APHY_REG41_get_ibrx_lpf_en(data)          ((0x10&(data))>>4)
//this->default: MIPI0_APHY_REG41_ibrx_lpf_en           0x1
#define MIPI0_APHY_REG41_ibrx_adj_shift              (0)
#define MIPI0_APHY_REG41_ibrx_adj_mask               (0x3)
#define MIPI0_APHY_REG41_ibrx_adj(data)              (0x3&((data)<<0))
#define MIPI0_APHY_REG41_ibrx_adj_src(data)          ((0x3&(data))>>0)
#define MIPI0_APHY_REG41_get_ibrx_adj(data)          ((0x3&(data))>>0)
//this->default: MIPI0_APHY_REG41_ibrx_adj           0x2

#define MIPI0_APHY_REG43                        0x08c
#define MIPI0_APHY_REG43_level_1_vga_shift                (27)
#define MIPI0_APHY_REG43_level_1_vga_mask                 (0xF8000000)
#define MIPI0_APHY_REG43_level_1_vga(data)                (0xF8000000&((data)<<27))
#define MIPI0_APHY_REG43_level_1_vga_src(data)            ((0xF8000000&(data))>>27)
#define MIPI0_APHY_REG43_get_l1_vga(data)                 ((0xF8000000&(data))>>27)
#define MIPI0_APHY_REG43_offset_cal_ck_shift              (26)
#define MIPI0_APHY_REG43_offset_cal_ck_mask               (0x04000000)
#define MIPI0_APHY_REG43_offset_cal_ck(data)              (0x04000000&((data)<<26))
#define MIPI0_APHY_REG43_offset_cal_ck_src(data)          ((0x04000000&(data))>>26)
#define MIPI0_APHY_REG43_get_offset_cal_ck(data)          ((0x04000000&(data))>>26)
#define MIPI0_APHY_REG43_offset_cal_lane3_shift           (25)
#define MIPI0_APHY_REG43_offset_cal_lane3_mask            (0x02000000)
#define MIPI0_APHY_REG43_offset_cal_lane3(data)           (0x02000000&((data)<<25))
#define MIPI0_APHY_REG43_offset_cal_lane3_src(data)       ((0x02000000&(data))>>25)
#define MIPI0_APHY_REG43_get_offset_cal_lane3(data)       ((0x02000000&(data))>>25)
#define MIPI0_APHY_REG43_offset_cal_lane2_shift           (24)
#define MIPI0_APHY_REG43_offset_cal_lane2_mask            (0x01000000)
#define MIPI0_APHY_REG43_offset_cal_lane2(data)           (0x01000000&((data)<<24))
#define MIPI0_APHY_REG43_offset_cal_lane2_src(data)       ((0x01000000&(data))>>24)
#define MIPI0_APHY_REG43_get_offset_cal_lane2(data)       ((0x01000000&(data))>>24)
#define MIPI0_APHY_REG43_offset_cal_lane1_shift           (23)
#define MIPI0_APHY_REG43_offset_cal_lane1_mask            (0x00800000)
#define MIPI0_APHY_REG43_offset_cal_lane1(data)           (0x00800000&((data)<<23))
#define MIPI0_APHY_REG43_offset_cal_lane1_src(data)       ((0x00800000&(data))>>23)
#define MIPI0_APHY_REG43_get_offset_cal_lane1(data)       ((0x00800000&(data))>>23)
#define MIPI0_APHY_REG43_offset_cal_lane0_shift           (22)
#define MIPI0_APHY_REG43_offset_cal_lane0_mask            (0x00400000)
#define MIPI0_APHY_REG43_offset_cal_lane0(data)           (0x00400000&((data)<<22))
#define MIPI0_APHY_REG43_offset_cal_lane0_src(data)       ((0x00400000&(data))>>22)
#define MIPI0_APHY_REG43_get_offset_cal_lane0(data)       ((0x00400000&(data))>>22)
#define MIPI0_APHY_REG43_get_offset_cal_lane0(data)       ((0x00400000&(data))>>22)
#define MIPI0_APHY_REG43_level_2_vga_shift                (11)
#define MIPI0_APHY_REG43_level_2_vga_mask                 (0x0000F800)
#define MIPI0_APHY_REG43_level_2_vga(data)                (0x0000F800&((data)<<11))
#define MIPI0_APHY_REG43_level_2_vga_src(data)            ((0x0000F800&(data))>>11)
#define MIPI0_APHY_REG43_get_l2_vga(data)                 ((0x0000F800&(data))>>11)
#define MIPI0_APHY_REG43_pn_swap_clk_shift                (5)
#define MIPI0_APHY_REG43_pn_swap_clk_mask                 (0x00000020)
#define MIPI0_APHY_REG43_pn_swap_clk(data)                (0x00000020&((data)<<5))
#define MIPI0_APHY_REG43_pn_swap_clk_src(data)            ((0x00000020&(data))>>5)
#define MIPI0_APHY_REG43_get_pn_swap_clk(data)            ((0x00000020&(data))>>5)
#define MIPI0_APHY_REG43_pn_swap_lane3_shift              (4)
#define MIPI0_APHY_REG43_pn_swap_lane3_mask               (0x00000010)
#define MIPI0_APHY_REG43_pn_swap_lane3(data)              (0x00000010&((data)<<4))
#define MIPI0_APHY_REG43_pn_swap_lane3_src(data)          ((0x00000010&(data))>>4)
#define MIPI0_APHY_REG43_get_pn_swap_lane3(data)          ((0x00000010&(data))>>4)
#define MIPI0_APHY_REG43_pn_swap_lane2_shift              (3)
#define MIPI0_APHY_REG43_pn_swap_lane2_mask               (0x00000008)
#define MIPI0_APHY_REG43_pn_swap_lane2(data)              (0x00000008&((data)<<3))
#define MIPI0_APHY_REG43_pn_swap_lane2_src(data)          ((0x00000008&(data))>>3)
#define MIPI0_APHY_REG43_get_pn_swap_lane2(data)          ((0x00000008&(data))>>3)
#define MIPI0_APHY_REG43_pn_swap_lane1_shift              (2)
#define MIPI0_APHY_REG43_pn_swap_lane1_mask               (0x00000004)
#define MIPI0_APHY_REG43_pn_swap_lane1(data)              (0x00000004&((data)<<2))
#define MIPI0_APHY_REG43_pn_swap_lane1_src(data)          ((0x00000004&(data))>>2)
#define MIPI0_APHY_REG43_get_pn_swap_lane1(data)          ((0x00000004&(data))>>2)
#define MIPI0_APHY_REG43_pn_swap_lane0_shift              (1)
#define MIPI0_APHY_REG43_pn_swap_lane0_mask               (0x00000002)
#define MIPI0_APHY_REG43_pn_swap_lane0(data)              (0x00000002&((data)<<1))
#define MIPI0_APHY_REG43_pn_swap_lane0_src(data)          ((0x00000002&(data))>>1)
#define MIPI0_APHY_REG43_get_pn_swap_lane0(data)          ((0x00000002&(data))>>1)
#define MIPI0_APHY_REG43_mipi_reserved_shift              (0)
#define MIPI0_APHY_REG43_mipi_reserved_mask               (0xffffffff)
#define MIPI0_APHY_REG43_mipi_reserved(data)              (0xffffffff&((data)<<0))
#define MIPI0_APHY_REG43_mipi_reserved_src(data)          ((0xffffffff&(data))>>0)
#define MIPI0_APHY_REG43_get_mipi_reserved(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI0_APHY_REG43_mipi_reserved           0xffff0000

#define MIPI0_APHY_REG44                        0x090
#define MIPI0_APHY_REG44_rx_acgain_sel_shift              (31)
#define MIPI0_APHY_REG44_rx_acgain_sel_mask               (0x80000000)
#define MIPI0_APHY_REG44_rx_acgain_sel(data)              (0x80000000&((data)<<31))
#define MIPI0_APHY_REG44_rx_acgain_sel_src(data)          ((0x80000000&(data))>>31)
#define MIPI0_APHY_REG44_get_rx_acgain_sel(data)          ((0x80000000&(data))>>31)
//this->default: MIPI0_APHY_REG44_rx_acgain_sel           0x1
#define MIPI0_APHY_REG44_rx_acgain_shift              (8)
#define MIPI0_APHY_REG44_rx_acgain_mask               (0xfffff00)
#define MIPI0_APHY_REG44_rx_acgain(data)              (0xfffff00&((data)<<8))
#define MIPI0_APHY_REG44_rx_acgain_src(data)          ((0xfffff00&(data))>>8)
#define MIPI0_APHY_REG44_get_rx_acgain(data)          ((0xfffff00&(data))>>8)
//this->default: MIPI0_APHY_REG44_rx_acgain           0x0
#define MIPI0_APHY_REG44_rx_acgain_ckk_shift              (0)
#define MIPI0_APHY_REG44_rx_acgain_ckk_mask               (0x1f)
#define MIPI0_APHY_REG44_rx_acgain_ckk(data)              (0x1f&((data)<<0))
#define MIPI0_APHY_REG44_rx_acgain_ckk_src(data)          ((0x1f&(data))>>0)
#define MIPI0_APHY_REG44_get_rx_acgain_ckk(data)          ((0x1f&(data))>>0)
//this->default: MIPI0_APHY_REG44_rx_acgain_ckk           0x0
#define MIPI0_APHY_REG44_rx_acgain_lane3_shift            (23)
#define MIPI0_APHY_REG44_rx_acgain_lane3_mask             (0x0F800000)
#define MIPI0_APHY_REG44_rx_acgain_lane3(data)            (0x0F800000&((data)<<23))
#define MIPI0_APHY_REG44_get_rx_acgain_lane3(data)        ((0x0F800000&(data))>>23)
#define MIPI0_APHY_REG44_rx_acgain_lane2_shift            (18)
#define MIPI0_APHY_REG44_rx_acgain_lane2_mask             (0x007C0000)
#define MIPI0_APHY_REG44_rx_acgain_lane2(data)            (0x007C0000&((data)<<18))
#define MIPI0_APHY_REG44_get_rx_acgain_lane2(data)        ((0x007C0000&(data))>>18)
#define MIPI0_APHY_REG44_rx_acgain_lane1_shift            (13)
#define MIPI0_APHY_REG44_rx_acgain_lane1_mask             (0x0003E000)
#define MIPI0_APHY_REG44_rx_acgain_lane1(data)            (0x0003E000&((data)<<13))
#define MIPI0_APHY_REG44_get_rx_acgain_lane1(data)        ((0x0003E000&(data))>>13)
#define MIPI0_APHY_REG44_rx_acgain_lane0_shift            (8)
#define MIPI0_APHY_REG44_rx_acgain_lane0_mask             (0x00001F00)
#define MIPI0_APHY_REG44_rx_acgain_lane0(data)            (0x00001F00&((data)<<8))
#define MIPI0_APHY_REG44_get_rx_acgain_lane0(data)        ((0x00001F00&(data))>>8)


#define MIPI0_APHY_REG45                        0x094
#define MIPI0_APHY_REG45_rx_d2s_psel_shift              (8)
#define MIPI0_APHY_REG45_rx_d2s_psel_mask               (0xff00)
#define MIPI0_APHY_REG45_rx_d2s_psel(data)              (0xff00&((data)<<8))
#define MIPI0_APHY_REG45_rx_d2s_psel_src(data)          ((0xff00&(data))>>8)
#define MIPI0_APHY_REG45_get_rx_d2s_psel(data)          ((0xff00&(data))>>8)
//this->default: MIPI0_APHY_REG45_rx_d2s_psel           0x80
#define MIPI0_APHY_REG45_rx_d2s_isel_shift              (0)
#define MIPI0_APHY_REG45_rx_d2s_isel_mask               (0xf)
#define MIPI0_APHY_REG45_rx_d2s_isel(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG45_rx_d2s_isel_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG45_get_rx_d2s_isel(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG45_rx_d2s_isel           0x8

#define MIPI0_APHY_REG46                        0x098
#define MIPI0_APHY_REG46_rx_eq_ac_range_ckk_shift              (8)
#define MIPI0_APHY_REG46_rx_eq_ac_range_ckk_mask               (0x100)
#define MIPI0_APHY_REG46_rx_eq_ac_range_ckk(data)              (0x100&((data)<<8))
#define MIPI0_APHY_REG46_rx_eq_ac_range_ckk_src(data)          ((0x100&(data))>>8)
#define MIPI0_APHY_REG46_get_rx_eq_ac_range_ckk(data)          ((0x100&(data))>>8)
//this->default: MIPI0_APHY_REG46_rx_eq_ac_range_ckk           0x1
#define MIPI0_APHY_REG46_rx_eq_ac_range_shift              (0)
#define MIPI0_APHY_REG46_rx_eq_ac_range_mask               (0xf)
#define MIPI0_APHY_REG46_rx_eq_ac_range(data)              (0xf&((data)<<0))
#define MIPI0_APHY_REG46_rx_eq_ac_range_src(data)          ((0xf&(data))>>0)
#define MIPI0_APHY_REG46_get_rx_eq_ac_range(data)          ((0xf&(data))>>0)
//this->default: MIPI0_APHY_REG46_rx_eq_ac_range           0x4
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane3_shift              (3)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane3_mask               (0x00000008)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane3(data)              (0x00000008&((data)<<3))
#define MIPI0_APHY_REG46_get_rx_eq_ac_range_lane3(data)          ((0x00000008&(data))>>3)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane2_shift              (2)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane2_mask               (0x00000004)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane2(data)              (0x00000004&((data)<<2))
#define MIPI0_APHY_REG46_get_rx_eq_ac_range_lane2(data)          ((0x00000004&(data))>>2)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane1_shift              (1)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane1_mask               (0x00000002)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane1(data)              (0x00000002&((data)<<1))
#define MIPI0_APHY_REG46_get_rx_eq_ac_range_lane1(data)          ((0x00000002&(data))>>1)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane0_shift              (0)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane0_mask               (0x00000001)
#define MIPI0_APHY_REG46_rx_eq_ac_range_lane0(data)              (0x00000001&((data)<<0))
#define MIPI0_APHY_REG46_get_rx_eq_ac_range_lane0(data)          ((0x00000001&(data))>>0)

#define MIPI0_APHY_REG47                        0x09c
#define MIPI0_APHY_REG47_rx_ileq_adj_ckk_shift              (8)
#define MIPI0_APHY_REG47_rx_ileq_adj_ckk_mask               (0x300)
#define MIPI0_APHY_REG47_rx_ileq_adj_ckk(data)              (0x300&((data)<<8))
#define MIPI0_APHY_REG47_rx_ileq_adj_ckk_src(data)          ((0x300&(data))>>8)
#define MIPI0_APHY_REG47_get_rx_ileq_adj_ckk(data)          ((0x300&(data))>>8)
//this->default: MIPI0_APHY_REG47_rx_ileq_adj_ckk           0x2
#define MIPI0_APHY_REG47_rx_ileq_adj_shift              (0)
#define MIPI0_APHY_REG47_rx_ileq_adj_mask               (0xff)
#define MIPI0_APHY_REG47_rx_ileq_adj(data)              (0xff&((data)<<0))
#define MIPI0_APHY_REG47_rx_ileq_adj_src(data)          ((0xff&(data))>>0)
#define MIPI0_APHY_REG47_get_rx_ileq_adj(data)          ((0xff&(data))>>0)
//this->default: MIPI0_APHY_REG47_rx_ileq_adj           0x80

#define MIPI0_APHY_REG48                        0x0a0
#define MIPI0_APHY_REG48_rx_input_bias_shift              (0)
#define MIPI0_APHY_REG48_rx_input_bias_mask               (0x7)
#define MIPI0_APHY_REG48_rx_input_bias(data)              (0x7&((data)<<0))
#define MIPI0_APHY_REG48_rx_input_bias_src(data)          ((0x7&(data))>>0)
#define MIPI0_APHY_REG48_get_rx_input_bias(data)          ((0x7&(data))>>0)
//this->default: MIPI0_APHY_REG48_rx_input_bias           0x4

#define MIPI0_APHY_REG49                        0x0a4
#define MIPI0_APHY_REG49_rx_ivga_adj_ckk_shift              (8)
#define MIPI0_APHY_REG49_rx_ivga_adj_ckk_mask               (0x300)
#define MIPI0_APHY_REG49_rx_ivga_adj_ckk(data)              (0x300&((data)<<8))
#define MIPI0_APHY_REG49_rx_ivga_adj_ckk_src(data)          ((0x300&(data))>>8)
#define MIPI0_APHY_REG49_get_rx_ivga_adj_ckk(data)          ((0x300&(data))>>8)
//this->default: MIPI0_APHY_REG49_rx_ivga_adj_ckk           0x2
#define MIPI0_APHY_REG49_rx_ivga_adj_shift              (0)
#define MIPI0_APHY_REG49_rx_ivga_adj_mask               (0xff)
#define MIPI0_APHY_REG49_rx_ivga_adj(data)              (0xff&((data)<<0))
#define MIPI0_APHY_REG49_rx_ivga_adj_src(data)          ((0xff&(data))>>0)
#define MIPI0_APHY_REG49_get_rx_ivga_adj(data)          ((0xff&(data))>>0)
//this->default: MIPI0_APHY_REG49_rx_ivga_adj           0x80

#define MIPI0_APHY_REG50                        0x0a8
#define MIPI0_APHY_REG50_rx_leq_c_tune_ckk_shift              (16)
#define MIPI0_APHY_REG50_rx_leq_c_tune_ckk_mask               (0x70000)
#define MIPI0_APHY_REG50_rx_leq_c_tune_ckk(data)              (0x70000&((data)<<16))
#define MIPI0_APHY_REG50_rx_leq_c_tune_ckk_src(data)          ((0x70000&(data))>>16)
#define MIPI0_APHY_REG50_get_rx_leq_c_tune_ckk(data)          ((0x70000&(data))>>16)
//this->default: MIPI0_APHY_REG50_rx_leq_c_tune_ckk           0x4
#define MIPI0_APHY_REG50_rx_leq_c_tune_shift              (0)
#define MIPI0_APHY_REG50_rx_leq_c_tune_mask               (0xfff)
#define MIPI0_APHY_REG50_rx_leq_c_tune(data)              (0xfff&((data)<<0))
#define MIPI0_APHY_REG50_rx_leq_c_tune_src(data)          ((0xfff&(data))>>0)
#define MIPI0_APHY_REG50_get_rx_leq_c_tune(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_APHY_REG50_rx_leq_c_tune           0xf00
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane3_shift              (9)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane3_mask               (0x00000E00)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane3(data)              (0x00000E00&((data)<<9))
#define MIPI0_APHY_REG50_get_rx_leq_c_tune_lane3(data)          ((0x00000E00&(data))>>9)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane2_shift              (6)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane2_mask               (0x000001C0)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane2(data)              (0x000001C0&((data)<<6))
#define MIPI0_APHY_REG50_get_rx_leq_c_tune_lane2(data)          ((0x000001C0&(data))>>6)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane1_shift              (3)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane1_mask               (0x00000038)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane1(data)              (0x00000038&((data)<<3))
#define MIPI0_APHY_REG50_get_rx_leq_c_tune_lane1(data)          ((0x00000038&(data))>>3)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane0_shift              (0)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane0_mask               (0x00000007)
#define MIPI0_APHY_REG50_rx_leq_c_tune_lane0(data)              (0x00000007&((data)<<0))
#define MIPI0_APHY_REG50_get_rx_leq_c_tune_lane0(data)          ((0x00000007&(data))>>0)

#define MIPI0_APHY_REG51                        0x0ac
#define MIPI0_APHY_REG51_rx_leq_ibn_const_sel_dc_shift              (8)
#define MIPI0_APHY_REG51_rx_leq_ibn_const_sel_dc_mask               (0x300)
#define MIPI0_APHY_REG51_rx_leq_ibn_const_sel_dc(data)              (0x300&((data)<<8))
#define MIPI0_APHY_REG51_rx_leq_ibn_const_sel_dc_src(data)          ((0x300&(data))>>8)
#define MIPI0_APHY_REG51_get_rx_leq_ibn_const_sel_dc(data)          ((0x300&(data))>>8)
//this->default: MIPI0_APHY_REG51_rx_leq_ibn_const_sel_dc           0x2
#define MIPI0_APHY_REG51_rx_leq_ibn_const_gm_sel_shift              (0)
#define MIPI0_APHY_REG51_rx_leq_ibn_const_gm_sel_mask               (0x3)
#define MIPI0_APHY_REG51_rx_leq_ibn_const_gm_sel(data)              (0x3&((data)<<0))
#define MIPI0_APHY_REG51_rx_leq_ibn_const_gm_sel_src(data)          ((0x3&(data))>>0)
#define MIPI0_APHY_REG51_get_rx_leq_ibn_const_gm_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI0_APHY_REG51_rx_leq_ibn_const_gm_sel           0x2

#define MIPI0_APHY_REG52                        0x0b0
#define MIPI0_APHY_REG52_z0_shift              (0)
#define MIPI0_APHY_REG52_z0_mask               (0x3f)
#define MIPI0_APHY_REG52_z0(data)              (0x3f&((data)<<0))
#define MIPI0_APHY_REG52_z0_src(data)          ((0x3f&(data))>>0)
#define MIPI0_APHY_REG52_get_z0(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_APHY_REG52_z0           0x20

#define MIPI0_DPHY_RXPRE_LANE                        0x100
#define MIPI0_DPHY_RXPRE_LANE_rxpre_lane_shift              (0)
#define MIPI0_DPHY_RXPRE_LANE_rxpre_lane_mask               (0xff)
#define MIPI0_DPHY_RXPRE_LANE_rxpre_lane(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_RXPRE_LANE_rxpre_lane_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_RXPRE_LANE_get_rxpre_lane(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_RXPRE_LANE_rxpre_lane           0x0

#define MIPI0_DPHY_RXPOS_LANE                        0x104
#define MIPI0_DPHY_RXPOS_LANE_rxpos_lane_shift              (0)
#define MIPI0_DPHY_RXPOS_LANE_rxpos_lane_mask               (0xff)
#define MIPI0_DPHY_RXPOS_LANE_rxpos_lane(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_RXPOS_LANE_rxpos_lane_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_RXPOS_LANE_get_rxpos_lane(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_RXPOS_LANE_rxpos_lane           0x0

#define MIPI0_DPHY_PWDB                        0x108
#define MIPI0_DPHY_PWDB_lane3_pwdb_shift              (3)
#define MIPI0_DPHY_PWDB_lane3_pwdb_mask               (0x8)
#define MIPI0_DPHY_PWDB_lane3_pwdb(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_PWDB_lane3_pwdb_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_PWDB_get_lane3_pwdb(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_PWDB_lane3_pwdb           0x0
#define MIPI0_DPHY_PWDB_lane2_pwdb_shift              (2)
#define MIPI0_DPHY_PWDB_lane2_pwdb_mask               (0x4)
#define MIPI0_DPHY_PWDB_lane2_pwdb(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_PWDB_lane2_pwdb_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_PWDB_get_lane2_pwdb(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_PWDB_lane2_pwdb           0x0
#define MIPI0_DPHY_PWDB_lane1_pwdb_shift              (1)
#define MIPI0_DPHY_PWDB_lane1_pwdb_mask               (0x2)
#define MIPI0_DPHY_PWDB_lane1_pwdb(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_PWDB_lane1_pwdb_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_PWDB_get_lane1_pwdb(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_PWDB_lane1_pwdb           0x0
#define MIPI0_DPHY_PWDB_lane0_pwdb_shift              (0)
#define MIPI0_DPHY_PWDB_lane0_pwdb_mask               (0x1)
#define MIPI0_DPHY_PWDB_lane0_pwdb(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_PWDB_lane0_pwdb_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_PWDB_get_lane0_pwdb(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_PWDB_lane0_pwdb           0x0

#define MIPI0_DPHY_LANE_EN                        0x10c
#define MIPI0_DPHY_LANE_EN_clk_lane_en_shift              (4)
#define MIPI0_DPHY_LANE_EN_clk_lane_en_mask               (0x10)
#define MIPI0_DPHY_LANE_EN_clk_lane_en(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_LANE_EN_clk_lane_en_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_LANE_EN_get_clk_lane_en(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_LANE_EN_clk_lane_en           0x0
#define MIPI0_DPHY_LANE_EN_lane3_en_shift              (3)
#define MIPI0_DPHY_LANE_EN_lane3_en_mask               (0x8)
#define MIPI0_DPHY_LANE_EN_lane3_en(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_LANE_EN_lane3_en_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_LANE_EN_get_lane3_en(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_LANE_EN_lane3_en           0x0
#define MIPI0_DPHY_LANE_EN_lane2_en_shift              (2)
#define MIPI0_DPHY_LANE_EN_lane2_en_mask               (0x4)
#define MIPI0_DPHY_LANE_EN_lane2_en(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_LANE_EN_lane2_en_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_LANE_EN_get_lane2_en(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_LANE_EN_lane2_en           0x0
#define MIPI0_DPHY_LANE_EN_lane1_en_shift              (1)
#define MIPI0_DPHY_LANE_EN_lane1_en_mask               (0x2)
#define MIPI0_DPHY_LANE_EN_lane1_en(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_LANE_EN_lane1_en_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_LANE_EN_get_lane1_en(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_LANE_EN_lane1_en           0x0
#define MIPI0_DPHY_LANE_EN_lane0_en_shift              (0)
#define MIPI0_DPHY_LANE_EN_lane0_en_mask               (0x1)
#define MIPI0_DPHY_LANE_EN_lane0_en(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_LANE_EN_lane0_en_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_LANE_EN_get_lane0_en(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_LANE_EN_lane0_en           0x0

#define MIPI0_DPHY_VC0_DATA_FORMAT                        0x110
#define MIPI0_DPHY_VC0_DATA_FORMAT_yuv_src_sel0_shift              (16)
#define MIPI0_DPHY_VC0_DATA_FORMAT_yuv_src_sel0_mask               (0x30000)
#define MIPI0_DPHY_VC0_DATA_FORMAT_yuv_src_sel0(data)              (0x30000&((data)<<16))
#define MIPI0_DPHY_VC0_DATA_FORMAT_yuv_src_sel0_src(data)          ((0x30000&(data))>>16)
#define MIPI0_DPHY_VC0_DATA_FORMAT_get_yuv_src_sel0(data)          ((0x30000&(data))>>16)
//this->default: MIPI0_DPHY_VC0_DATA_FORMAT_yuv_src_sel0           0x0
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_format0_shift              (8)
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_format0_mask               (0x700)
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_format0(data)              (0x700&((data)<<8))
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_format0_src(data)          ((0x700&(data))>>8)
#define MIPI0_DPHY_VC0_DATA_FORMAT_get_dec_format0(data)          ((0x700&(data))>>8)
//this->default: MIPI0_DPHY_VC0_DATA_FORMAT_dec_format0           0x0
#define MIPI0_DPHY_VC0_DATA_FORMAT_vc_shift                   (6)
#define MIPI0_DPHY_VC0_DATA_FORMAT_vc_mask                    (0xc0)
#define MIPI0_DPHY_VC0_DATA_FORMAT_vc(data)                   (0xc0&((data)<<6))
#define MIPI0_DPHY_VC0_DATA_FORMAT_vc_src(data)               ((0xc0&(data))>>6)
#define MIPI0_DPHY_VC0_DATA_FORMAT_get_vc(data)               (0xc0&(data))>>6)
//this->default: MIPI0_DPHY_VC0_DATA_FORMAT_vc                        0x0
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_id0_shift              (0)
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_id0_mask               (0x3f)
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_id0(data)              (0x3f&((data)<<0))
#define MIPI0_DPHY_VC0_DATA_FORMAT_dec_id0_src(data)          ((0x3f&(data))>>0)
#define MIPI0_DPHY_VC0_DATA_FORMAT_get_dec_id0(data)          ((0x3f&(data))>>0)
//this->default: MIPI0_DPHY_VC0_DATA_FORMAT_dec_id0           0x31

/* DATA_FORMAT_yuv_src */
#define PHY_YUV_SRC_UYVY   0
#define PHY_YUV_SRC_VYUY   1
#define PHY_YUV_SRC_YVYU   2
#define PHY_YUV_SRC_YUYV   3
/* DATA_FORMAT_dec */
#define PHY_DEC_FMT_RAW8   0
#define PHY_DEC_FMT_Y422   2
/* DATA_FORMAT_dec_id */
#define PHY_DEC_TYPE_Y422 0x1e
#define PHY_DEC_TYPE_RAW8 0x2a

#define MIPI0_DPHY_VC1_DATA_FORMAT                        0x114
#define MIPI0_DPHY_VC1_DATA_FORMAT_yuv_src_sel1_shift              (16)
#define MIPI0_DPHY_VC1_DATA_FORMAT_yuv_src_sel1_mask               (0x30000)
#define MIPI0_DPHY_VC1_DATA_FORMAT_yuv_src_sel1(data)              (0x30000&((data)<<16))
#define MIPI0_DPHY_VC1_DATA_FORMAT_yuv_src_sel1_src(data)          ((0x30000&(data))>>16)
#define MIPI0_DPHY_VC1_DATA_FORMAT_get_yuv_src_sel1(data)          ((0x30000&(data))>>16)
//this->default: MIPI0_DPHY_VC1_DATA_FORMAT_yuv_src_sel1           0x0
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_format1_shift              (8)
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_format1_mask               (0x700)
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_format1(data)              (0x700&((data)<<8))
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_format1_src(data)          ((0x700&(data))>>8)
#define MIPI0_DPHY_VC1_DATA_FORMAT_get_dec_format1(data)          ((0x700&(data))>>8)
//this->default: MIPI0_DPHY_VC1_DATA_FORMAT_dec_format1           0x0
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_id1_shift              (0)
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_id1_mask               (0xff)
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_id1(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_VC1_DATA_FORMAT_dec_id1_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_VC1_DATA_FORMAT_get_dec_id1(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_VC1_DATA_FORMAT_dec_id1           0x71

#define MIPI0_DPHY_VC2_DATA_FORMAT                        0x118
#define MIPI0_DPHY_VC2_DATA_FORMAT_yuv_src_sel2_shift              (16)
#define MIPI0_DPHY_VC2_DATA_FORMAT_yuv_src_sel2_mask               (0x30000)
#define MIPI0_DPHY_VC2_DATA_FORMAT_yuv_src_sel2(data)              (0x30000&((data)<<16))
#define MIPI0_DPHY_VC2_DATA_FORMAT_yuv_src_sel2_src(data)          ((0x30000&(data))>>16)
#define MIPI0_DPHY_VC2_DATA_FORMAT_get_yuv_src_sel2(data)          ((0x30000&(data))>>16)
//this->default: MIPI0_DPHY_VC2_DATA_FORMAT_yuv_src_sel2           0x0
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_format2_shift              (8)
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_format2_mask               (0x700)
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_format2(data)              (0x700&((data)<<8))
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_format2_src(data)          ((0x700&(data))>>8)
#define MIPI0_DPHY_VC2_DATA_FORMAT_get_dec_format2(data)          ((0x700&(data))>>8)
//this->default: MIPI0_DPHY_VC2_DATA_FORMAT_dec_format2           0x0
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_id2_shift              (0)
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_id2_mask               (0xff)
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_id2(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_VC2_DATA_FORMAT_dec_id2_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_VC2_DATA_FORMAT_get_dec_id2(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_VC2_DATA_FORMAT_dec_id2           0xb1

#define MIPI0_DPHY_VC3_DATA_FORMAT                        0x11c
#define MIPI0_DPHY_VC3_DATA_FORMAT_yuv_src_sel3_shift              (16)
#define MIPI0_DPHY_VC3_DATA_FORMAT_yuv_src_sel3_mask               (0x30000)
#define MIPI0_DPHY_VC3_DATA_FORMAT_yuv_src_sel3(data)              (0x30000&((data)<<16))
#define MIPI0_DPHY_VC3_DATA_FORMAT_yuv_src_sel3_src(data)          ((0x30000&(data))>>16)
#define MIPI0_DPHY_VC3_DATA_FORMAT_get_yuv_src_sel3(data)          ((0x30000&(data))>>16)
//this->default: MIPI0_DPHY_VC3_DATA_FORMAT_yuv_src_sel3           0x0
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_format3_shift              (8)
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_format3_mask               (0x700)
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_format3(data)              (0x700&((data)<<8))
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_format3_src(data)          ((0x700&(data))>>8)
#define MIPI0_DPHY_VC3_DATA_FORMAT_get_dec_format3(data)          ((0x700&(data))>>8)
//this->default: MIPI0_DPHY_VC3_DATA_FORMAT_dec_format3           0x0
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_id3_shift              (0)
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_id3_mask               (0xff)
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_id3(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_VC3_DATA_FORMAT_dec_id3_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_VC3_DATA_FORMAT_get_dec_id3(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_VC3_DATA_FORMAT_dec_id3           0xf1

#define MIPI0_DPHY_DEG_SEL                        0x120
#define MIPI0_DPHY_DEG_SEL_deglitch_cfg_shift              (0)
#define MIPI0_DPHY_DEG_SEL_deglitch_cfg_mask               (0x1f)
#define MIPI0_DPHY_DEG_SEL_deglitch_cfg(data)              (0x1f&((data)<<0))
#define MIPI0_DPHY_DEG_SEL_deglitch_cfg_src(data)          ((0x1f&(data))>>0)
#define MIPI0_DPHY_DEG_SEL_get_deglitch_cfg(data)          ((0x1f&(data))>>0)
//this->default: MIPI0_DPHY_DEG_SEL_deglitch_cfg           0x0

#define MIPI0_DPHY_LANE_CTRL                        0x124
#define MIPI0_DPHY_LANE_CTRL_trans_mode_sel_shift              (4)
#define MIPI0_DPHY_LANE_CTRL_trans_mode_sel_mask               (0x10)
#define MIPI0_DPHY_LANE_CTRL_trans_mode_sel(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_LANE_CTRL_trans_mode_sel_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_LANE_CTRL_get_trans_mode_sel(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_LANE_CTRL_trans_mode_sel           0x1
#define MIPI0_DPHY_LANE_CTRL_srst_shift              (0)
#define MIPI0_DPHY_LANE_CTRL_srst_mask               (0x1)
#define MIPI0_DPHY_LANE_CTRL_srst(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_LANE_CTRL_srst_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_LANE_CTRL_get_srst(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_LANE_CTRL_srst           0x0

#define MIPI0_DPHY_CFG0                        0x128
#define MIPI0_DPHY_CFG0_clk_lane_cfg_shift              (5)
#define MIPI0_DPHY_CFG0_clk_lane_cfg_mask               (0x20)
#define MIPI0_DPHY_CFG0_clk_lane_cfg(data)              (0x20&((data)<<5))
#define MIPI0_DPHY_CFG0_clk_lane_cfg_src(data)          ((0x20&(data))>>5)
#define MIPI0_DPHY_CFG0_get_clk_lane_cfg(data)          ((0x20&(data))>>5)
//this->default: MIPI0_DPHY_CFG0_clk_lane_cfg           0x0
#define MIPI0_DPHY_CFG0_pix_din_mipi_sel_shift              (4)
#define MIPI0_DPHY_CFG0_pix_din_mipi_sel_mask               (0x10)
#define MIPI0_DPHY_CFG0_pix_din_mipi_sel(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_CFG0_pix_din_mipi_sel_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_CFG0_get_pix_din_mipi_sel(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_CFG0_pix_din_mipi_sel           0x0
#define MIPI0_DPHY_CFG0_bit_swp_shift              (3)
#define MIPI0_DPHY_CFG0_bit_swp_mask               (0x8)
#define MIPI0_DPHY_CFG0_bit_swp(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_CFG0_bit_swp_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_CFG0_get_bit_swp(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_CFG0_bit_swp           0x0
#define MIPI0_DPHY_CFG0_crc16_en_shift              (2)
#define MIPI0_DPHY_CFG0_crc16_en_mask               (0x4)
#define MIPI0_DPHY_CFG0_crc16_en(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_CFG0_crc16_en_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_CFG0_get_crc16_en(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_CFG0_crc16_en           0x0
#define MIPI0_DPHY_CFG0_ecc_en_shift              (1)
#define MIPI0_DPHY_CFG0_ecc_en_mask               (0x2)
#define MIPI0_DPHY_CFG0_ecc_en(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_CFG0_ecc_en_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_CFG0_get_ecc_en(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_CFG0_ecc_en           0x1
#define MIPI0_DPHY_CFG0_clk_mode_shift              (0)
#define MIPI0_DPHY_CFG0_clk_mode_mask               (0x1)
#define MIPI0_DPHY_CFG0_clk_mode(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_CFG0_clk_mode_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_CFG0_get_clk_mode(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_CFG0_clk_mode           0x0

#define MIPI0_DPHY_HSTERM0                        0x12c
#define MIPI0_DPHY_HSTERM0_hl_interval_1_shift              (4)
#define MIPI0_DPHY_HSTERM0_hl_interval_1_mask               (0xf0)
#define MIPI0_DPHY_HSTERM0_hl_interval_1(data)              (0xf0&((data)<<4))
#define MIPI0_DPHY_HSTERM0_hl_interval_1_src(data)          ((0xf0&(data))>>4)
#define MIPI0_DPHY_HSTERM0_get_hl_interval_1(data)          ((0xf0&(data))>>4)
//this->default: MIPI0_DPHY_HSTERM0_hl_interval_1           0x2
#define MIPI0_DPHY_HSTERM0_hl_interval_0_shift              (0)
#define MIPI0_DPHY_HSTERM0_hl_interval_0_mask               (0xf)
#define MIPI0_DPHY_HSTERM0_hl_interval_0(data)              (0xf&((data)<<0))
#define MIPI0_DPHY_HSTERM0_hl_interval_0_src(data)          ((0xf&(data))>>0)
#define MIPI0_DPHY_HSTERM0_get_hl_interval_0(data)          ((0xf&(data))>>0)
//this->default: MIPI0_DPHY_HSTERM0_hl_interval_0           0x2

#define MIPI0_DPHY_HSTERM1                        0x130
#define MIPI0_DPHY_HSTERM1_hl_interval_3_shift              (4)
#define MIPI0_DPHY_HSTERM1_hl_interval_3_mask               (0xf0)
#define MIPI0_DPHY_HSTERM1_hl_interval_3(data)              (0xf0&((data)<<4))
#define MIPI0_DPHY_HSTERM1_hl_interval_3_src(data)          ((0xf0&(data))>>4)
#define MIPI0_DPHY_HSTERM1_get_hl_interval_3(data)          ((0xf0&(data))>>4)
//this->default: MIPI0_DPHY_HSTERM1_hl_interval_3           0x2
#define MIPI0_DPHY_HSTERM1_hl_interval_2_shift              (0)
#define MIPI0_DPHY_HSTERM1_hl_interval_2_mask               (0xf)
#define MIPI0_DPHY_HSTERM1_hl_interval_2(data)              (0xf&((data)<<0))
#define MIPI0_DPHY_HSTERM1_hl_interval_2_src(data)          ((0xf&(data))>>0)
#define MIPI0_DPHY_HSTERM1_get_hl_interval_2(data)          ((0xf&(data))>>0)
//this->default: MIPI0_DPHY_HSTERM1_hl_interval_2           0x2

#define MIPI0_DPHY_LANE_SEL                        0x134
#define MIPI0_DPHY_LANE_SEL_lane3_sel_shift              (6)
#define MIPI0_DPHY_LANE_SEL_lane3_sel_mask               (0xc0)
#define MIPI0_DPHY_LANE_SEL_lane3_sel(data)              (0xc0&((data)<<6))
#define MIPI0_DPHY_LANE_SEL_lane3_sel_src(data)          ((0xc0&(data))>>6)
#define MIPI0_DPHY_LANE_SEL_get_lane3_sel(data)          ((0xc0&(data))>>6)
//this->default: MIPI0_DPHY_LANE_SEL_lane3_sel           0x3
#define MIPI0_DPHY_LANE_SEL_lane2_sel_shift              (4)
#define MIPI0_DPHY_LANE_SEL_lane2_sel_mask               (0x30)
#define MIPI0_DPHY_LANE_SEL_lane2_sel(data)              (0x30&((data)<<4))
#define MIPI0_DPHY_LANE_SEL_lane2_sel_src(data)          ((0x30&(data))>>4)
#define MIPI0_DPHY_LANE_SEL_get_lane2_sel(data)          ((0x30&(data))>>4)
//this->default: MIPI0_DPHY_LANE_SEL_lane2_sel           0x2
#define MIPI0_DPHY_LANE_SEL_lane1_sel_shift              (2)
#define MIPI0_DPHY_LANE_SEL_lane1_sel_mask               (0xc)
#define MIPI0_DPHY_LANE_SEL_lane1_sel(data)              (0xc&((data)<<2))
#define MIPI0_DPHY_LANE_SEL_lane1_sel_src(data)          ((0xc&(data))>>2)
#define MIPI0_DPHY_LANE_SEL_get_lane1_sel(data)          ((0xc&(data))>>2)
//this->default: MIPI0_DPHY_LANE_SEL_lane1_sel           0x1
#define MIPI0_DPHY_LANE_SEL_lane0_sel_shift              (0)
#define MIPI0_DPHY_LANE_SEL_lane0_sel_mask               (0x3)
#define MIPI0_DPHY_LANE_SEL_lane0_sel(data)              (0x3&((data)<<0))
#define MIPI0_DPHY_LANE_SEL_lane0_sel_src(data)          ((0x3&(data))>>0)
#define MIPI0_DPHY_LANE_SEL_get_lane0_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI0_DPHY_LANE_SEL_lane0_sel           0x0

#define MIPI0_DPHY_HSCLK_SEL                        0x138
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane3_shift              (3)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane3_mask               (0x8)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane3(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane3_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_HSCLK_SEL_get_hsclk_sel_lane3(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane3           0x1
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane2_shift              (2)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane2_mask               (0x4)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane2(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane2_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_HSCLK_SEL_get_hsclk_sel_lane2(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane2           0x1
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane1_shift              (1)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane1_mask               (0x2)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane1(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane1_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_HSCLK_SEL_get_hsclk_sel_lane1(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane1           0x1
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane0_shift              (0)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane0_mask               (0x1)
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane0(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_HSCLK_SEL_get_hsclk_sel_lane0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_HSCLK_SEL_hsclk_sel_lane0           0x1

#define MIPI0_DPHY_INTP_EN                        0x13c
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch0_inten_shift              (31)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch0_inten_mask               (0x80000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch0_inten(data)              (0x80000000&((data)<<31))
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch0_inten_src(data)          ((0x80000000&(data))>>31)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_start_ch0_inten(data)          ((0x80000000&(data))>>31)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_start_ch0_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch0_inten_shift              (30)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch0_inten_mask               (0x40000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch0_inten(data)              (0x40000000&((data)<<30))
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch0_inten_src(data)          ((0x40000000&(data))>>30)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_end_ch0_inten(data)          ((0x40000000&(data))>>30)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_end_ch0_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch1_inten_shift              (29)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch1_inten_mask               (0x20000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch1_inten(data)              (0x20000000&((data)<<29))
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch1_inten_src(data)          ((0x20000000&(data))>>29)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_start_ch1_inten(data)          ((0x20000000&(data))>>29)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_start_ch1_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch1_inten_shift              (28)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch1_inten_mask               (0x10000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch1_inten(data)              (0x10000000&((data)<<28))
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch1_inten_src(data)          ((0x10000000&(data))>>28)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_end_ch1_inten(data)          ((0x10000000&(data))>>28)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_end_ch1_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch2_inten_shift              (27)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch2_inten_mask               (0x8000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch2_inten(data)              (0x8000000&((data)<<27))
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch2_inten_src(data)          ((0x8000000&(data))>>27)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_start_ch2_inten(data)          ((0x8000000&(data))>>27)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_start_ch2_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch2_inten_shift              (26)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch2_inten_mask               (0x4000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch2_inten(data)              (0x4000000&((data)<<26))
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch2_inten_src(data)          ((0x4000000&(data))>>26)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_end_ch2_inten(data)          ((0x4000000&(data))>>26)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_end_ch2_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch3_inten_shift              (25)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch3_inten_mask               (0x2000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch3_inten(data)              (0x2000000&((data)<<25))
#define MIPI0_DPHY_INTP_EN_mipi_frame_start_ch3_inten_src(data)          ((0x2000000&(data))>>25)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_start_ch3_inten(data)          ((0x2000000&(data))>>25)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_start_ch3_inten           0x0
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch3_inten_shift              (24)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch3_inten_mask               (0x1000000)
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch3_inten(data)              (0x1000000&((data)<<24))
#define MIPI0_DPHY_INTP_EN_mipi_frame_end_ch3_inten_src(data)          ((0x1000000&(data))>>24)
#define MIPI0_DPHY_INTP_EN_get_mipi_frame_end_ch3_inten(data)          ((0x1000000&(data))>>24)
//this->default: MIPI0_DPHY_INTP_EN_mipi_frame_end_ch3_inten           0x0
#define MIPI0_DPHY_INTP_EN_lane3_ulps_exit_inten_shift              (12)
#define MIPI0_DPHY_INTP_EN_lane3_ulps_exit_inten_mask               (0x1000)
#define MIPI0_DPHY_INTP_EN_lane3_ulps_exit_inten(data)              (0x1000&((data)<<12))
#define MIPI0_DPHY_INTP_EN_lane3_ulps_exit_inten_src(data)          ((0x1000&(data))>>12)
#define MIPI0_DPHY_INTP_EN_get_lane3_ulps_exit_inten(data)          ((0x1000&(data))>>12)
//this->default: MIPI0_DPHY_INTP_EN_lane3_ulps_exit_inten           0x0
#define MIPI0_DPHY_INTP_EN_lane2_ulps_exit_inten_shift              (11)
#define MIPI0_DPHY_INTP_EN_lane2_ulps_exit_inten_mask               (0x800)
#define MIPI0_DPHY_INTP_EN_lane2_ulps_exit_inten(data)              (0x800&((data)<<11))
#define MIPI0_DPHY_INTP_EN_lane2_ulps_exit_inten_src(data)          ((0x800&(data))>>11)
#define MIPI0_DPHY_INTP_EN_get_lane2_ulps_exit_inten(data)          ((0x800&(data))>>11)
//this->default: MIPI0_DPHY_INTP_EN_lane2_ulps_exit_inten           0x0
#define MIPI0_DPHY_INTP_EN_lane1_ulps_exit_inten_shift              (10)
#define MIPI0_DPHY_INTP_EN_lane1_ulps_exit_inten_mask               (0x400)
#define MIPI0_DPHY_INTP_EN_lane1_ulps_exit_inten(data)              (0x400&((data)<<10))
#define MIPI0_DPHY_INTP_EN_lane1_ulps_exit_inten_src(data)          ((0x400&(data))>>10)
#define MIPI0_DPHY_INTP_EN_get_lane1_ulps_exit_inten(data)          ((0x400&(data))>>10)
//this->default: MIPI0_DPHY_INTP_EN_lane1_ulps_exit_inten           0x0
#define MIPI0_DPHY_INTP_EN_lane0_ulps_exit_inten_shift              (9)
#define MIPI0_DPHY_INTP_EN_lane0_ulps_exit_inten_mask               (0x200)
#define MIPI0_DPHY_INTP_EN_lane0_ulps_exit_inten(data)              (0x200&((data)<<9))
#define MIPI0_DPHY_INTP_EN_lane0_ulps_exit_inten_src(data)          ((0x200&(data))>>9)
#define MIPI0_DPHY_INTP_EN_get_lane0_ulps_exit_inten(data)          ((0x200&(data))>>9)
//this->default: MIPI0_DPHY_INTP_EN_lane0_ulps_exit_inten           0x0
#define MIPI0_DPHY_INTP_EN_clk_ulps_exit_inten_shift              (8)
#define MIPI0_DPHY_INTP_EN_clk_ulps_exit_inten_mask               (0x100)
#define MIPI0_DPHY_INTP_EN_clk_ulps_exit_inten(data)              (0x100&((data)<<8))
#define MIPI0_DPHY_INTP_EN_clk_ulps_exit_inten_src(data)          ((0x100&(data))>>8)
#define MIPI0_DPHY_INTP_EN_get_clk_ulps_exit_inten(data)          ((0x100&(data))>>8)
//this->default: MIPI0_DPHY_INTP_EN_clk_ulps_exit_inten           0x0
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane3_inten_shift              (7)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane3_inten_mask               (0x80)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane3_inten(data)              (0x80&((data)<<7))
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane3_inten_src(data)          ((0x80&(data))>>7)
#define MIPI0_DPHY_INTP_EN_get_esc_cmd_lane3_inten(data)          ((0x80&(data))>>7)
//this->default: MIPI0_DPHY_INTP_EN_esc_cmd_lane3_inten           0x0
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane2_inten_shift              (6)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane2_inten_mask               (0x40)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane2_inten(data)              (0x40&((data)<<6))
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane2_inten_src(data)          ((0x40&(data))>>6)
#define MIPI0_DPHY_INTP_EN_get_esc_cmd_lane2_inten(data)          ((0x40&(data))>>6)
//this->default: MIPI0_DPHY_INTP_EN_esc_cmd_lane2_inten           0x0
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane1_inten_shift              (5)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane1_inten_mask               (0x20)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane1_inten(data)              (0x20&((data)<<5))
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane1_inten_src(data)          ((0x20&(data))>>5)
#define MIPI0_DPHY_INTP_EN_get_esc_cmd_lane1_inten(data)          ((0x20&(data))>>5)
//this->default: MIPI0_DPHY_INTP_EN_esc_cmd_lane1_inten           0x0
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane0_inten_shift              (4)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane0_inten_mask               (0x10)
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane0_inten(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_INTP_EN_esc_cmd_lane0_inten_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_INTP_EN_get_esc_cmd_lane0_inten(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_INTP_EN_esc_cmd_lane0_inten           0x0
#define MIPI0_DPHY_INTP_EN_clk_ulps_inten_shift              (3)
#define MIPI0_DPHY_INTP_EN_clk_ulps_inten_mask               (0x8)
#define MIPI0_DPHY_INTP_EN_clk_ulps_inten(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_INTP_EN_clk_ulps_inten_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_INTP_EN_get_clk_ulps_inten(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_INTP_EN_clk_ulps_inten           0x0
#define MIPI0_DPHY_INTP_EN_crc16_err_inten_shift              (2)
#define MIPI0_DPHY_INTP_EN_crc16_err_inten_mask               (0x4)
#define MIPI0_DPHY_INTP_EN_crc16_err_inten(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_INTP_EN_crc16_err_inten_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_INTP_EN_get_crc16_err_inten(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_INTP_EN_crc16_err_inten           0x0
#define MIPI0_DPHY_INTP_EN_ecc_cor_inten_shift              (1)
#define MIPI0_DPHY_INTP_EN_ecc_cor_inten_mask               (0x2)
#define MIPI0_DPHY_INTP_EN_ecc_cor_inten(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_INTP_EN_ecc_cor_inten_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_INTP_EN_get_ecc_cor_inten(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_INTP_EN_ecc_cor_inten           0x0
#define MIPI0_DPHY_INTP_EN_ecc_err_inten_shift              (0)
#define MIPI0_DPHY_INTP_EN_ecc_err_inten_mask               (0x1)
#define MIPI0_DPHY_INTP_EN_ecc_err_inten(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_INTP_EN_ecc_err_inten_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_INTP_EN_get_ecc_err_inten(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_INTP_EN_ecc_err_inten           0x0

#define MIPI0_DPHY_INTP_CLR                        0x140
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr_shift              (31)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr_mask               (0x80000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr(data)              (0x80000000&((data)<<31))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr_src(data)          ((0x80000000&(data))>>31)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_start_ch0_int_clr(data)          ((0x80000000&(data))>>31)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr_shift              (30)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr_mask               (0x40000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr(data)              (0x40000000&((data)<<30))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr_src(data)          ((0x40000000&(data))>>30)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_end_ch0_int_clr(data)          ((0x40000000&(data))>>30)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr_shift              (29)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr_mask               (0x20000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr(data)              (0x20000000&((data)<<29))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr_src(data)          ((0x20000000&(data))>>29)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_start_ch1_int_clr(data)          ((0x20000000&(data))>>29)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr_shift              (28)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr_mask               (0x10000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr(data)              (0x10000000&((data)<<28))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr_src(data)          ((0x10000000&(data))>>28)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_end_ch1_int_clr(data)          ((0x10000000&(data))>>28)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr_shift              (27)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr_mask               (0x8000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr(data)              (0x8000000&((data)<<27))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr_src(data)          ((0x8000000&(data))>>27)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_start_ch2_int_clr(data)          ((0x8000000&(data))>>27)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr_shift              (26)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr_mask               (0x4000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr(data)              (0x4000000&((data)<<26))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr_src(data)          ((0x4000000&(data))>>26)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_end_ch2_int_clr(data)          ((0x4000000&(data))>>26)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr_shift              (25)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr_mask               (0x2000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr(data)              (0x2000000&((data)<<25))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr_src(data)          ((0x2000000&(data))>>25)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_start_ch3_int_clr(data)          ((0x2000000&(data))>>25)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr_shift              (24)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr_mask               (0x1000000)
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr(data)              (0x1000000&((data)<<24))
#define MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr_src(data)          ((0x1000000&(data))>>24)
#define MIPI0_DPHY_INTP_CLR_get_mipi_frame_end_ch3_int_clr(data)          ((0x1000000&(data))>>24)
//this->default: MIPI0_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_lane3_ulps_exit_int_clr_shift              (12)
#define MIPI0_DPHY_INTP_CLR_lane3_ulps_exit_int_clr_mask               (0x1000)
#define MIPI0_DPHY_INTP_CLR_lane3_ulps_exit_int_clr(data)              (0x1000&((data)<<12))
#define MIPI0_DPHY_INTP_CLR_lane3_ulps_exit_int_clr_src(data)          ((0x1000&(data))>>12)
#define MIPI0_DPHY_INTP_CLR_get_lane3_ulps_exit_int_clr(data)          ((0x1000&(data))>>12)
//this->default: MIPI0_DPHY_INTP_CLR_lane3_ulps_exit_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_lane2_ulps_exit_int_clr_shift              (11)
#define MIPI0_DPHY_INTP_CLR_lane2_ulps_exit_int_clr_mask               (0x800)
#define MIPI0_DPHY_INTP_CLR_lane2_ulps_exit_int_clr(data)              (0x800&((data)<<11))
#define MIPI0_DPHY_INTP_CLR_lane2_ulps_exit_int_clr_src(data)          ((0x800&(data))>>11)
#define MIPI0_DPHY_INTP_CLR_get_lane2_ulps_exit_int_clr(data)          ((0x800&(data))>>11)
//this->default: MIPI0_DPHY_INTP_CLR_lane2_ulps_exit_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_lane1_ulps_exit_int_clr_shift              (10)
#define MIPI0_DPHY_INTP_CLR_lane1_ulps_exit_int_clr_mask               (0x400)
#define MIPI0_DPHY_INTP_CLR_lane1_ulps_exit_int_clr(data)              (0x400&((data)<<10))
#define MIPI0_DPHY_INTP_CLR_lane1_ulps_exit_int_clr_src(data)          ((0x400&(data))>>10)
#define MIPI0_DPHY_INTP_CLR_get_lane1_ulps_exit_int_clr(data)          ((0x400&(data))>>10)
//this->default: MIPI0_DPHY_INTP_CLR_lane1_ulps_exit_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_lane0_ulps_exit_int_clr_shift              (9)
#define MIPI0_DPHY_INTP_CLR_lane0_ulps_exit_int_clr_mask               (0x200)
#define MIPI0_DPHY_INTP_CLR_lane0_ulps_exit_int_clr(data)              (0x200&((data)<<9))
#define MIPI0_DPHY_INTP_CLR_lane0_ulps_exit_int_clr_src(data)          ((0x200&(data))>>9)
#define MIPI0_DPHY_INTP_CLR_get_lane0_ulps_exit_int_clr(data)          ((0x200&(data))>>9)
//this->default: MIPI0_DPHY_INTP_CLR_lane0_ulps_exit_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_clk_ulps_exit_int_clr_shift              (8)
#define MIPI0_DPHY_INTP_CLR_clk_ulps_exit_int_clr_mask               (0x100)
#define MIPI0_DPHY_INTP_CLR_clk_ulps_exit_int_clr(data)              (0x100&((data)<<8))
#define MIPI0_DPHY_INTP_CLR_clk_ulps_exit_int_clr_src(data)          ((0x100&(data))>>8)
#define MIPI0_DPHY_INTP_CLR_get_clk_ulps_exit_int_clr(data)          ((0x100&(data))>>8)
//this->default: MIPI0_DPHY_INTP_CLR_clk_ulps_exit_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane3_st_clr_shift              (7)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane3_st_clr_mask               (0x80)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane3_st_clr(data)              (0x80&((data)<<7))
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane3_st_clr_src(data)          ((0x80&(data))>>7)
#define MIPI0_DPHY_INTP_CLR_get_esc_cmd_lane3_st_clr(data)          ((0x80&(data))>>7)
//this->default: MIPI0_DPHY_INTP_CLR_esc_cmd_lane3_st_clr           0x0
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane2_st_clr_shift              (6)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane2_st_clr_mask               (0x40)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane2_st_clr(data)              (0x40&((data)<<6))
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane2_st_clr_src(data)          ((0x40&(data))>>6)
#define MIPI0_DPHY_INTP_CLR_get_esc_cmd_lane2_st_clr(data)          ((0x40&(data))>>6)
//this->default: MIPI0_DPHY_INTP_CLR_esc_cmd_lane2_st_clr           0x0
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane1_st_clr_shift              (5)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane1_st_clr_mask               (0x20)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane1_st_clr(data)              (0x20&((data)<<5))
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane1_st_clr_src(data)          ((0x20&(data))>>5)
#define MIPI0_DPHY_INTP_CLR_get_esc_cmd_lane1_st_clr(data)          ((0x20&(data))>>5)
//this->default: MIPI0_DPHY_INTP_CLR_esc_cmd_lane1_st_clr           0x0
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane0_st_clr_shift              (4)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane0_st_clr_mask               (0x10)
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane0_st_clr(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_INTP_CLR_esc_cmd_lane0_st_clr_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_INTP_CLR_get_esc_cmd_lane0_st_clr(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_INTP_CLR_esc_cmd_lane0_st_clr           0x0
#define MIPI0_DPHY_INTP_CLR_clk_ulps_int_clr_shift              (3)
#define MIPI0_DPHY_INTP_CLR_clk_ulps_int_clr_mask               (0x8)
#define MIPI0_DPHY_INTP_CLR_clk_ulps_int_clr(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_INTP_CLR_clk_ulps_int_clr_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_INTP_CLR_get_clk_ulps_int_clr(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_INTP_CLR_clk_ulps_int_clr           0x0
#define MIPI0_DPHY_INTP_CLR_crc16_err_st_clr_shift              (2)
#define MIPI0_DPHY_INTP_CLR_crc16_err_st_clr_mask               (0x4)
#define MIPI0_DPHY_INTP_CLR_crc16_err_st_clr(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_INTP_CLR_crc16_err_st_clr_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_INTP_CLR_get_crc16_err_st_clr(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_INTP_CLR_crc16_err_st_clr           0x0
#define MIPI0_DPHY_INTP_CLR_ecc_cor_st_clr_shift              (1)
#define MIPI0_DPHY_INTP_CLR_ecc_cor_st_clr_mask               (0x2)
#define MIPI0_DPHY_INTP_CLR_ecc_cor_st_clr(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_INTP_CLR_ecc_cor_st_clr_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_INTP_CLR_get_ecc_cor_st_clr(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_INTP_CLR_ecc_cor_st_clr           0x0
#define MIPI0_DPHY_INTP_CLR_ecc_err_st_clr_shift              (0)
#define MIPI0_DPHY_INTP_CLR_ecc_err_st_clr_mask               (0x1)
#define MIPI0_DPHY_INTP_CLR_ecc_err_st_clr(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_INTP_CLR_ecc_err_st_clr_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_INTP_CLR_get_ecc_err_st_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_INTP_CLR_ecc_err_st_clr           0x0

#define MIPI0_DPHY_ECC_CNT_L                        0x144
#define MIPI0_DPHY_ECC_CNT_L_ecc_cnt_clr_shift              (0)
#define MIPI0_DPHY_ECC_CNT_L_ecc_cnt_clr_mask               (0x1)
#define MIPI0_DPHY_ECC_CNT_L_ecc_cnt_clr(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_ECC_CNT_L_ecc_cnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_ECC_CNT_L_get_ecc_cnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_ECC_CNT_L_ecc_cnt_clr           0x0

#define MIPI0_DPHY_CHECK                        0x148
#define MIPI0_DPHY_CHECK_crc16_err_shift              (16)
#define MIPI0_DPHY_CHECK_crc16_err_mask               (0xf0000)
#define MIPI0_DPHY_CHECK_crc16_err(data)              (0xf0000&((data)<<16))
#define MIPI0_DPHY_CHECK_crc16_err_src(data)          ((0xf0000&(data))>>16)
#define MIPI0_DPHY_CHECK_get_crc16_err(data)          ((0xf0000&(data))>>16)
//this->default: MIPI0_DPHY_CHECK_crc16_err           0x0
#define MIPI0_DPHY_CHECK_ecc_correct_shift              (8)
#define MIPI0_DPHY_CHECK_ecc_correct_mask               (0xf00)
#define MIPI0_DPHY_CHECK_ecc_correct(data)              (0xf00&((data)<<8))
#define MIPI0_DPHY_CHECK_ecc_correct_src(data)          ((0xf00&(data))>>8)
#define MIPI0_DPHY_CHECK_get_ecc_correct(data)          ((0xf00&(data))>>8)
//this->default: MIPI0_DPHY_CHECK_ecc_correct           0x0
#define MIPI0_DPHY_CHECK_ecc_error_shift              (0)
#define MIPI0_DPHY_CHECK_ecc_error_mask               (0xf)
#define MIPI0_DPHY_CHECK_ecc_error(data)              (0xf&((data)<<0))
#define MIPI0_DPHY_CHECK_ecc_error_src(data)          ((0xf&(data))>>0)
#define MIPI0_DPHY_CHECK_get_ecc_error(data)          ((0xf&(data))>>0)
//this->default: MIPI0_DPHY_CHECK_ecc_error           0x0

#define MIPI0_DPHY_CRC_CNT_L                        0x14c
#define MIPI0_DPHY_CRC_CNT_L_crc_cnt_clr_shift              (0)
#define MIPI0_DPHY_CRC_CNT_L_crc_cnt_clr_mask               (0x1)
#define MIPI0_DPHY_CRC_CNT_L_crc_cnt_clr(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_CRC_CNT_L_crc_cnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_CRC_CNT_L_get_crc_cnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_CRC_CNT_L_crc_cnt_clr           0x0

#define MIPI0_DPHY_STAGGER_FRM_HEIGHT                        0x150
#define MIPI0_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height_shift              (0)
#define MIPI0_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height_mask               (0xfff)
#define MIPI0_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height(data)              (0xfff&((data)<<0))
#define MIPI0_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height_src(data)          ((0xfff&(data))>>0)
#define MIPI0_DPHY_STAGGER_FRM_HEIGHT_get_stagger_frame_height(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height           0x0

#define MIPI0_DPHY_TERM_CFG                        0x154
#define MIPI0_DPHY_TERM_CFG_clk_term_en_cfg_shift              (4)
#define MIPI0_DPHY_TERM_CFG_clk_term_en_cfg_mask               (0x10)
#define MIPI0_DPHY_TERM_CFG_clk_term_en_cfg(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_TERM_CFG_clk_term_en_cfg_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_TERM_CFG_get_clk_term_en_cfg(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_TERM_CFG_clk_term_en_cfg           0x0
#define MIPI0_DPHY_TERM_CFG_lane3_term_en_cfg_shift              (3)
#define MIPI0_DPHY_TERM_CFG_lane3_term_en_cfg_mask               (0x8)
#define MIPI0_DPHY_TERM_CFG_lane3_term_en_cfg(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_TERM_CFG_lane3_term_en_cfg_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_TERM_CFG_get_lane3_term_en_cfg(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_TERM_CFG_lane3_term_en_cfg           0x1
#define MIPI0_DPHY_TERM_CFG_lane2_term_en_cfg_shift              (2)
#define MIPI0_DPHY_TERM_CFG_lane2_term_en_cfg_mask               (0x4)
#define MIPI0_DPHY_TERM_CFG_lane2_term_en_cfg(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_TERM_CFG_lane2_term_en_cfg_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_TERM_CFG_get_lane2_term_en_cfg(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_TERM_CFG_lane2_term_en_cfg           0x1
#define MIPI0_DPHY_TERM_CFG_lane1_term_en_cfg_shift              (1)
#define MIPI0_DPHY_TERM_CFG_lane1_term_en_cfg_mask               (0x2)
#define MIPI0_DPHY_TERM_CFG_lane1_term_en_cfg(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_TERM_CFG_lane1_term_en_cfg_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_TERM_CFG_get_lane1_term_en_cfg(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_TERM_CFG_lane1_term_en_cfg           0x1
#define MIPI0_DPHY_TERM_CFG_lane0_term_en_cfg_shift              (0)
#define MIPI0_DPHY_TERM_CFG_lane0_term_en_cfg_mask               (0x1)
#define MIPI0_DPHY_TERM_CFG_lane0_term_en_cfg(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_TERM_CFG_lane0_term_en_cfg_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_TERM_CFG_get_lane0_term_en_cfg(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_TERM_CFG_lane0_term_en_cfg           0x1

#define MIPI0_DPHY_DIVSEL                        0x158
#define MIPI0_DPHY_DIVSEL_drst_sel_shift              (2)
#define MIPI0_DPHY_DIVSEL_drst_sel_mask               (0x4)
#define MIPI0_DPHY_DIVSEL_drst_sel(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_DIVSEL_drst_sel_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_DIVSEL_get_drst_sel(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_DIVSEL_drst_sel           0x0
#define MIPI0_DPHY_DIVSEL_div_sel_shift              (0)
#define MIPI0_DPHY_DIVSEL_div_sel_mask               (0x3)
#define MIPI0_DPHY_DIVSEL_div_sel(data)              (0x3&((data)<<0))
#define MIPI0_DPHY_DIVSEL_div_sel_src(data)          ((0x3&(data))>>0)
#define MIPI0_DPHY_DIVSEL_get_div_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI0_DPHY_DIVSEL_div_sel           0x1

#define MIPI0_DPHY_WKUP_H                        0x15c
#define MIPI0_DPHY_WKUP_H_wakeup_tm_shift              (0)
#define MIPI0_DPHY_WKUP_H_wakeup_tm_mask               (0xfff)
#define MIPI0_DPHY_WKUP_H_wakeup_tm(data)              (0xfff&((data)<<0))
#define MIPI0_DPHY_WKUP_H_wakeup_tm_src(data)          ((0xfff&(data))>>0)
#define MIPI0_DPHY_WKUP_H_get_wakeup_tm(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_DPHY_WKUP_H_wakeup_tm           0x0

#define MIPI0_DPHY_DBG_MODE                        0x160
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_mode_shift              (7)
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_mode_mask               (0x80)
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_mode(data)              (0x80&((data)<<7))
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_mode_src(data)          ((0x80&(data))>>7)
#define MIPI0_DPHY_DBG_MODE_get_mipi_dbg_mode(data)          ((0x80&(data))>>7)
//this->default: MIPI0_DPHY_DBG_MODE_mipi_dbg_mode           0x0
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_sel_shift              (0)
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_sel_mask               (0x1f)
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_sel(data)              (0x1f&((data)<<0))
#define MIPI0_DPHY_DBG_MODE_mipi_dbg_sel_src(data)          ((0x1f&(data))>>0)
#define MIPI0_DPHY_DBG_MODE_get_mipi_dbg_sel(data)          ((0x1f&(data))>>0)
//this->default: MIPI0_DPHY_DBG_MODE_mipi_dbg_sel           0x0

#define MIPI0_DPHY_ESCAPE0                        0x164
#define MIPI0_DPHY_ESCAPE0_esc_cmd_0_reg_shift              (0)
#define MIPI0_DPHY_ESCAPE0_esc_cmd_0_reg_mask               (0xff)
#define MIPI0_DPHY_ESCAPE0_esc_cmd_0_reg(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_ESCAPE0_esc_cmd_0_reg_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_ESCAPE0_get_esc_cmd_0_reg(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_ESCAPE0_esc_cmd_0_reg           0x0

#define MIPI0_DPHY_ESCAPE1                        0x168
#define MIPI0_DPHY_ESCAPE1_esc_cmd_1_reg_shift              (0)
#define MIPI0_DPHY_ESCAPE1_esc_cmd_1_reg_mask               (0xff)
#define MIPI0_DPHY_ESCAPE1_esc_cmd_1_reg(data)              (0xff&((data)<<0))
#define MIPI0_DPHY_ESCAPE1_esc_cmd_1_reg_src(data)          ((0xff&(data))>>0)
#define MIPI0_DPHY_ESCAPE1_get_esc_cmd_1_reg(data)          ((0xff&(data))>>0)
//this->default: MIPI0_DPHY_ESCAPE1_esc_cmd_1_reg           0x0

#define MIPI0_DUMMY_REG0                        0x16c
#define MIPI0_DUMMY_REG0_mipi_dummy0_shift              (0)
#define MIPI0_DUMMY_REG0_mipi_dummy0_mask               (0xffffffff)
#define MIPI0_DUMMY_REG0_mipi_dummy0(data)              (0xffffffff&((data)<<0))
#define MIPI0_DUMMY_REG0_mipi_dummy0_src(data)          ((0xffffffff&(data))>>0)
#define MIPI0_DUMMY_REG0_get_mipi_dummy0(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI0_DUMMY_REG0_mipi_dummy0           0xffffffff

#define MIPI0_DUMMY_REG1                        0x170
#define MIPI0_DUMMY_REG1_mipi_dummy1_shift              (0)
#define MIPI0_DUMMY_REG1_mipi_dummy1_mask               (0xffffffff)
#define MIPI0_DUMMY_REG1_mipi_dummy1(data)              (0xffffffff&((data)<<0))
#define MIPI0_DUMMY_REG1_mipi_dummy1_src(data)          ((0xffffffff&(data))>>0)
#define MIPI0_DUMMY_REG1_get_mipi_dummy1(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI0_DUMMY_REG1_mipi_dummy1           0x0

#define MIPI0_DUMMY_REG2                        0x174
#define MIPI0_DUMMY_REG2_mipi_dummy2_shift              (0)
#define MIPI0_DUMMY_REG2_mipi_dummy2_mask               (0xffffffff)
#define MIPI0_DUMMY_REG2_mipi_dummy2(data)              (0xffffffff&((data)<<0))
#define MIPI0_DUMMY_REG2_mipi_dummy2_src(data)          ((0xffffffff&(data))>>0)
#define MIPI0_DUMMY_REG2_get_mipi_dummy2(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI0_DUMMY_REG2_mipi_dummy2           0xffffffff

#define MIPI0_DPHY_HS_TERM_BITS_EN                        0x178
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en_shift              (3)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en_mask               (0x8)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_HS_TERM_BITS_EN_get_lane3_drop_bits_en(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en           0x1
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en_shift              (2)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en_mask               (0x4)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_HS_TERM_BITS_EN_get_lane2_drop_bits_en(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en           0x1
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en_shift              (1)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en_mask               (0x2)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_HS_TERM_BITS_EN_get_lane1_drop_bits_en(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en           0x1
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en_shift              (0)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en_mask               (0x1)
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_HS_TERM_BITS_EN_get_lane0_drop_bits_en(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en           0x1

#define MIPI0_DPHY_HS_TERM_BITS_LANE0                        0x17c
#define MIPI0_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel_shift              (0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel_mask               (0xffff)
#define MIPI0_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI0_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE0_get_lane0_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI0_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel           0xff00

#define MIPI0_DPHY_HS_TERM_BITS_LANE1                        0x180
#define MIPI0_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel_shift              (0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel_mask               (0xffff)
#define MIPI0_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI0_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE1_get_lane1_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI0_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel           0xff00

#define MIPI0_DPHY_HS_TERM_BITS_LANE2                        0x184
#define MIPI0_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel_shift              (0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel_mask               (0xffff)
#define MIPI0_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI0_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE2_get_lane2_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI0_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel           0xff00

#define MIPI0_DPHY_HS_TERM_BITS_LANE3                        0x188
#define MIPI0_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel_shift              (0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel_mask               (0xffff)
#define MIPI0_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI0_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI0_DPHY_HS_TERM_BITS_LANE3_get_lane3_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI0_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel           0xff00

#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL                        0x18c
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel_shift              (3)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel_mask               (0x8)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_get_lane3_div16cnt_rst_term_sel(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel           0x1
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel_shift              (2)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel_mask               (0x4)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_get_lane2_div16cnt_rst_term_sel(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel           0x1
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel_shift              (1)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel_mask               (0x2)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_get_lane1_div16cnt_rst_term_sel(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel           0x1
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel_shift              (0)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel_mask               (0x1)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_get_lane0_div16cnt_rst_term_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel           0x1

#define MIPI0_DPHY_DIV16CNT_RST_SEL                        0x190
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel_shift              (6)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel_mask               (0xc0)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel(data)              (0xc0&((data)<<6))
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel_src(data)          ((0xc0&(data))>>6)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_get_lane3_div16cnt_rst_sel(data)          ((0xc0&(data))>>6)
//this->default: MIPI0_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel           0x1
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel_shift              (4)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel_mask               (0x30)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel(data)              (0x30&((data)<<4))
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel_src(data)          ((0x30&(data))>>4)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_get_lane2_div16cnt_rst_sel(data)          ((0x30&(data))>>4)
//this->default: MIPI0_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel           0x1
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel_shift              (2)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel_mask               (0xc)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel(data)              (0xc&((data)<<2))
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel_src(data)          ((0xc&(data))>>2)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_get_lane1_div16cnt_rst_sel(data)          ((0xc&(data))>>2)
//this->default: MIPI0_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel           0x1
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel_shift              (0)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel_mask               (0x3)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel(data)              (0x3&((data)<<0))
#define MIPI0_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel_src(data)          ((0x3&(data))>>0)
#define MIPI0_DPHY_DIV16CNT_RST_SEL_get_lane0_div16cnt_rst_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI0_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel           0x1

#define MIPI0_DPHY_MERGE_OVERFLOW_CNT                        0x194
#define MIPI0_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr_shift              (0)
#define MIPI0_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr_mask               (0x1)
#define MIPI0_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_MERGE_OVERFLOW_CNT_get_merge_ovfl_cnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr           0x0

#define MIPI0_DPHY_INTP_FLAG                        0x198
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch0_int_shift              (31)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch0_int_mask               (0x80000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch0_int(data)              (0x80000000&((data)<<31))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch0_int_src(data)          ((0x80000000&(data))>>31)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_start_ch0_int(data)          ((0x80000000&(data))>>31)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch0_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch0_int_shift              (30)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch0_int_mask               (0x40000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch0_int(data)              (0x40000000&((data)<<30))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch0_int_src(data)          ((0x40000000&(data))>>30)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_end_ch0_int(data)          ((0x40000000&(data))>>30)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch0_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch1_int_shift              (29)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch1_int_mask               (0x20000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch1_int(data)              (0x20000000&((data)<<29))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch1_int_src(data)          ((0x20000000&(data))>>29)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_start_ch1_int(data)          ((0x20000000&(data))>>29)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch1_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch1_int_shift              (28)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch1_int_mask               (0x10000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch1_int(data)              (0x10000000&((data)<<28))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch1_int_src(data)          ((0x10000000&(data))>>28)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_end_ch1_int(data)          ((0x10000000&(data))>>28)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch1_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch2_int_shift              (27)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch2_int_mask               (0x8000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch2_int(data)              (0x8000000&((data)<<27))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch2_int_src(data)          ((0x8000000&(data))>>27)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_start_ch2_int(data)          ((0x8000000&(data))>>27)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch2_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch2_int_shift              (26)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch2_int_mask               (0x4000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch2_int(data)              (0x4000000&((data)<<26))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch2_int_src(data)          ((0x4000000&(data))>>26)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_end_ch2_int(data)          ((0x4000000&(data))>>26)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch2_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch3_int_shift              (25)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch3_int_mask               (0x2000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch3_int(data)              (0x2000000&((data)<<25))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch3_int_src(data)          ((0x2000000&(data))>>25)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_start_ch3_int(data)          ((0x2000000&(data))>>25)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_start_ch3_int           0x0
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch3_int_shift              (24)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch3_int_mask               (0x1000000)
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch3_int(data)              (0x1000000&((data)<<24))
#define MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch3_int_src(data)          ((0x1000000&(data))>>24)
#define MIPI0_DPHY_INTP_FLAG_get_mipi_frame_end_ch3_int(data)          ((0x1000000&(data))>>24)
//this->default: MIPI0_DPHY_INTP_FLAG_mipi_frame_end_ch3_int           0x0
#define MIPI0_DPHY_INTP_FLAG_lane3_ulps_exit_int_shift              (12)
#define MIPI0_DPHY_INTP_FLAG_lane3_ulps_exit_int_mask               (0x1000)
#define MIPI0_DPHY_INTP_FLAG_lane3_ulps_exit_int(data)              (0x1000&((data)<<12))
#define MIPI0_DPHY_INTP_FLAG_lane3_ulps_exit_int_src(data)          ((0x1000&(data))>>12)
#define MIPI0_DPHY_INTP_FLAG_get_lane3_ulps_exit_int(data)          ((0x1000&(data))>>12)
//this->default: MIPI0_DPHY_INTP_FLAG_lane3_ulps_exit_int           0x0
#define MIPI0_DPHY_INTP_FLAG_lane2_ulps_exit_int_shift              (11)
#define MIPI0_DPHY_INTP_FLAG_lane2_ulps_exit_int_mask               (0x800)
#define MIPI0_DPHY_INTP_FLAG_lane2_ulps_exit_int(data)              (0x800&((data)<<11))
#define MIPI0_DPHY_INTP_FLAG_lane2_ulps_exit_int_src(data)          ((0x800&(data))>>11)
#define MIPI0_DPHY_INTP_FLAG_get_lane2_ulps_exit_int(data)          ((0x800&(data))>>11)
//this->default: MIPI0_DPHY_INTP_FLAG_lane2_ulps_exit_int           0x0
#define MIPI0_DPHY_INTP_FLAG_lane1_ulps_exit_int_shift              (10)
#define MIPI0_DPHY_INTP_FLAG_lane1_ulps_exit_int_mask               (0x400)
#define MIPI0_DPHY_INTP_FLAG_lane1_ulps_exit_int(data)              (0x400&((data)<<10))
#define MIPI0_DPHY_INTP_FLAG_lane1_ulps_exit_int_src(data)          ((0x400&(data))>>10)
#define MIPI0_DPHY_INTP_FLAG_get_lane1_ulps_exit_int(data)          ((0x400&(data))>>10)
//this->default: MIPI0_DPHY_INTP_FLAG_lane1_ulps_exit_int           0x0
#define MIPI0_DPHY_INTP_FLAG_lane0_ulps_exit_int_shift              (9)
#define MIPI0_DPHY_INTP_FLAG_lane0_ulps_exit_int_mask               (0x200)
#define MIPI0_DPHY_INTP_FLAG_lane0_ulps_exit_int(data)              (0x200&((data)<<9))
#define MIPI0_DPHY_INTP_FLAG_lane0_ulps_exit_int_src(data)          ((0x200&(data))>>9)
#define MIPI0_DPHY_INTP_FLAG_get_lane0_ulps_exit_int(data)          ((0x200&(data))>>9)
//this->default: MIPI0_DPHY_INTP_FLAG_lane0_ulps_exit_int           0x0
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_exit_int_shift              (8)
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_exit_int_mask               (0x100)
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_exit_int(data)              (0x100&((data)<<8))
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_exit_int_src(data)          ((0x100&(data))>>8)
#define MIPI0_DPHY_INTP_FLAG_get_clk_ulps_exit_int(data)          ((0x100&(data))>>8)
//this->default: MIPI0_DPHY_INTP_FLAG_clk_ulps_exit_int           0x0
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane3_st_shift              (7)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane3_st_mask               (0x80)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane3_st(data)              (0x80&((data)<<7))
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane3_st_src(data)          ((0x80&(data))>>7)
#define MIPI0_DPHY_INTP_FLAG_get_esc_cmd_lane3_st(data)          ((0x80&(data))>>7)
//this->default: MIPI0_DPHY_INTP_FLAG_esc_cmd_lane3_st           0x0
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane2_st_shift              (6)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane2_st_mask               (0x40)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane2_st(data)              (0x40&((data)<<6))
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane2_st_src(data)          ((0x40&(data))>>6)
#define MIPI0_DPHY_INTP_FLAG_get_esc_cmd_lane2_st(data)          ((0x40&(data))>>6)
//this->default: MIPI0_DPHY_INTP_FLAG_esc_cmd_lane2_st           0x0
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane1_st_shift              (5)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane1_st_mask               (0x20)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane1_st(data)              (0x20&((data)<<5))
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane1_st_src(data)          ((0x20&(data))>>5)
#define MIPI0_DPHY_INTP_FLAG_get_esc_cmd_lane1_st(data)          ((0x20&(data))>>5)
//this->default: MIPI0_DPHY_INTP_FLAG_esc_cmd_lane1_st           0x0
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane0_st_shift              (4)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane0_st_mask               (0x10)
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane0_st(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_INTP_FLAG_esc_cmd_lane0_st_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_INTP_FLAG_get_esc_cmd_lane0_st(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_INTP_FLAG_esc_cmd_lane0_st           0x0
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_int_shift              (3)
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_int_mask               (0x8)
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_int(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_INTP_FLAG_clk_ulps_int_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_INTP_FLAG_get_clk_ulps_int(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_INTP_FLAG_clk_ulps_int           0x0
#define MIPI0_DPHY_INTP_FLAG_crc16_err_st_shift              (2)
#define MIPI0_DPHY_INTP_FLAG_crc16_err_st_mask               (0x4)
#define MIPI0_DPHY_INTP_FLAG_crc16_err_st(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_INTP_FLAG_crc16_err_st_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_INTP_FLAG_get_crc16_err_st(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_INTP_FLAG_crc16_err_st           0x0
#define MIPI0_DPHY_INTP_FLAG_ecc_cor_st_shift              (1)
#define MIPI0_DPHY_INTP_FLAG_ecc_cor_st_mask               (0x2)
#define MIPI0_DPHY_INTP_FLAG_ecc_cor_st(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_INTP_FLAG_ecc_cor_st_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_INTP_FLAG_get_ecc_cor_st(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_INTP_FLAG_ecc_cor_st           0x0
#define MIPI0_DPHY_INTP_FLAG_ecc_err_st_shift              (0)
#define MIPI0_DPHY_INTP_FLAG_ecc_err_st_mask               (0x1)
#define MIPI0_DPHY_INTP_FLAG_ecc_err_st(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_INTP_FLAG_ecc_err_st_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_INTP_FLAG_get_ecc_err_st(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_INTP_FLAG_ecc_err_st           0x0

#define MIPI0_DPHY_INTP_SEL                        0x19c
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel_shift              (31)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel_mask               (0x80000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel(data)              (0x80000000&((data)<<31))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel_src(data)          ((0x80000000&(data))>>31)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_start_ch0_int_sel(data)          ((0x80000000&(data))>>31)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel_shift              (30)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel_mask               (0x40000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel(data)              (0x40000000&((data)<<30))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel_src(data)          ((0x40000000&(data))>>30)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_end_ch0_int_sel(data)          ((0x40000000&(data))>>30)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel_shift              (29)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel_mask               (0x20000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel(data)              (0x20000000&((data)<<29))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel_src(data)          ((0x20000000&(data))>>29)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_start_ch1_int_sel(data)          ((0x20000000&(data))>>29)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel_shift              (28)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel_mask               (0x10000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel(data)              (0x10000000&((data)<<28))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel_src(data)          ((0x10000000&(data))>>28)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_end_ch1_int_sel(data)          ((0x10000000&(data))>>28)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel_shift              (27)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel_mask               (0x8000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel(data)              (0x8000000&((data)<<27))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel_src(data)          ((0x8000000&(data))>>27)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_start_ch2_int_sel(data)          ((0x8000000&(data))>>27)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel_shift              (26)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel_mask               (0x4000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel(data)              (0x4000000&((data)<<26))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel_src(data)          ((0x4000000&(data))>>26)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_end_ch2_int_sel(data)          ((0x4000000&(data))>>26)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel_shift              (25)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel_mask               (0x2000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel(data)              (0x2000000&((data)<<25))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel_src(data)          ((0x2000000&(data))>>25)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_start_ch3_int_sel(data)          ((0x2000000&(data))>>25)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel_shift              (24)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel_mask               (0x1000000)
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel(data)              (0x1000000&((data)<<24))
#define MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel_src(data)          ((0x1000000&(data))>>24)
#define MIPI0_DPHY_INTP_SEL_get_mipi_frame_end_ch3_int_sel(data)          ((0x1000000&(data))>>24)
//this->default: MIPI0_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_lane3_ulps_exit_int_sel_shift              (12)
#define MIPI0_DPHY_INTP_SEL_lane3_ulps_exit_int_sel_mask               (0x1000)
#define MIPI0_DPHY_INTP_SEL_lane3_ulps_exit_int_sel(data)              (0x1000&((data)<<12))
#define MIPI0_DPHY_INTP_SEL_lane3_ulps_exit_int_sel_src(data)          ((0x1000&(data))>>12)
#define MIPI0_DPHY_INTP_SEL_get_lane3_ulps_exit_int_sel(data)          ((0x1000&(data))>>12)
//this->default: MIPI0_DPHY_INTP_SEL_lane3_ulps_exit_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_lane2_ulps_exit_int_sel_shift              (11)
#define MIPI0_DPHY_INTP_SEL_lane2_ulps_exit_int_sel_mask               (0x800)
#define MIPI0_DPHY_INTP_SEL_lane2_ulps_exit_int_sel(data)              (0x800&((data)<<11))
#define MIPI0_DPHY_INTP_SEL_lane2_ulps_exit_int_sel_src(data)          ((0x800&(data))>>11)
#define MIPI0_DPHY_INTP_SEL_get_lane2_ulps_exit_int_sel(data)          ((0x800&(data))>>11)
//this->default: MIPI0_DPHY_INTP_SEL_lane2_ulps_exit_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_lane1_ulps_exit_int_sel_shift              (10)
#define MIPI0_DPHY_INTP_SEL_lane1_ulps_exit_int_sel_mask               (0x400)
#define MIPI0_DPHY_INTP_SEL_lane1_ulps_exit_int_sel(data)              (0x400&((data)<<10))
#define MIPI0_DPHY_INTP_SEL_lane1_ulps_exit_int_sel_src(data)          ((0x400&(data))>>10)
#define MIPI0_DPHY_INTP_SEL_get_lane1_ulps_exit_int_sel(data)          ((0x400&(data))>>10)
//this->default: MIPI0_DPHY_INTP_SEL_lane1_ulps_exit_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_lane0_ulps_exit_int_sel_shift              (9)
#define MIPI0_DPHY_INTP_SEL_lane0_ulps_exit_int_sel_mask               (0x200)
#define MIPI0_DPHY_INTP_SEL_lane0_ulps_exit_int_sel(data)              (0x200&((data)<<9))
#define MIPI0_DPHY_INTP_SEL_lane0_ulps_exit_int_sel_src(data)          ((0x200&(data))>>9)
#define MIPI0_DPHY_INTP_SEL_get_lane0_ulps_exit_int_sel(data)          ((0x200&(data))>>9)
//this->default: MIPI0_DPHY_INTP_SEL_lane0_ulps_exit_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_clk_ulps_exit_int_sel_shift              (8)
#define MIPI0_DPHY_INTP_SEL_clk_ulps_exit_int_sel_mask               (0x100)
#define MIPI0_DPHY_INTP_SEL_clk_ulps_exit_int_sel(data)              (0x100&((data)<<8))
#define MIPI0_DPHY_INTP_SEL_clk_ulps_exit_int_sel_src(data)          ((0x100&(data))>>8)
#define MIPI0_DPHY_INTP_SEL_get_clk_ulps_exit_int_sel(data)          ((0x100&(data))>>8)
//this->default: MIPI0_DPHY_INTP_SEL_clk_ulps_exit_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane3_st_sel_shift              (7)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane3_st_sel_mask               (0x80)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane3_st_sel(data)              (0x80&((data)<<7))
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane3_st_sel_src(data)          ((0x80&(data))>>7)
#define MIPI0_DPHY_INTP_SEL_get_esc_cmd_lane3_st_sel(data)          ((0x80&(data))>>7)
//this->default: MIPI0_DPHY_INTP_SEL_esc_cmd_lane3_st_sel           0x0
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane2_st_sel_shift              (6)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane2_st_sel_mask               (0x40)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane2_st_sel(data)              (0x40&((data)<<6))
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane2_st_sel_src(data)          ((0x40&(data))>>6)
#define MIPI0_DPHY_INTP_SEL_get_esc_cmd_lane2_st_sel(data)          ((0x40&(data))>>6)
//this->default: MIPI0_DPHY_INTP_SEL_esc_cmd_lane2_st_sel           0x0
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane1_st_sel_shift              (5)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane1_st_sel_mask               (0x20)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane1_st_sel(data)              (0x20&((data)<<5))
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane1_st_sel_src(data)          ((0x20&(data))>>5)
#define MIPI0_DPHY_INTP_SEL_get_esc_cmd_lane1_st_sel(data)          ((0x20&(data))>>5)
//this->default: MIPI0_DPHY_INTP_SEL_esc_cmd_lane1_st_sel           0x0
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane0_st_sel_shift              (4)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane0_st_sel_mask               (0x10)
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane0_st_sel(data)              (0x10&((data)<<4))
#define MIPI0_DPHY_INTP_SEL_esc_cmd_lane0_st_sel_src(data)          ((0x10&(data))>>4)
#define MIPI0_DPHY_INTP_SEL_get_esc_cmd_lane0_st_sel(data)          ((0x10&(data))>>4)
//this->default: MIPI0_DPHY_INTP_SEL_esc_cmd_lane0_st_sel           0x0
#define MIPI0_DPHY_INTP_SEL_clk_ulps_int_sel_shift              (3)
#define MIPI0_DPHY_INTP_SEL_clk_ulps_int_sel_mask               (0x8)
#define MIPI0_DPHY_INTP_SEL_clk_ulps_int_sel(data)              (0x8&((data)<<3))
#define MIPI0_DPHY_INTP_SEL_clk_ulps_int_sel_src(data)          ((0x8&(data))>>3)
#define MIPI0_DPHY_INTP_SEL_get_clk_ulps_int_sel(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DPHY_INTP_SEL_clk_ulps_int_sel           0x0
#define MIPI0_DPHY_INTP_SEL_crc16_err_st_sel_shift              (2)
#define MIPI0_DPHY_INTP_SEL_crc16_err_st_sel_mask               (0x4)
#define MIPI0_DPHY_INTP_SEL_crc16_err_st_sel(data)              (0x4&((data)<<2))
#define MIPI0_DPHY_INTP_SEL_crc16_err_st_sel_src(data)          ((0x4&(data))>>2)
#define MIPI0_DPHY_INTP_SEL_get_crc16_err_st_sel(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DPHY_INTP_SEL_crc16_err_st_sel           0x0
#define MIPI0_DPHY_INTP_SEL_ecc_cor_st_sel_shift              (1)
#define MIPI0_DPHY_INTP_SEL_ecc_cor_st_sel_mask               (0x2)
#define MIPI0_DPHY_INTP_SEL_ecc_cor_st_sel(data)              (0x2&((data)<<1))
#define MIPI0_DPHY_INTP_SEL_ecc_cor_st_sel_src(data)          ((0x2&(data))>>1)
#define MIPI0_DPHY_INTP_SEL_get_ecc_cor_st_sel(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DPHY_INTP_SEL_ecc_cor_st_sel           0x0
#define MIPI0_DPHY_INTP_SEL_ecc_err_st_sel_shift              (0)
#define MIPI0_DPHY_INTP_SEL_ecc_err_st_sel_mask               (0x1)
#define MIPI0_DPHY_INTP_SEL_ecc_err_st_sel(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_INTP_SEL_ecc_err_st_sel_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_INTP_SEL_get_ecc_err_st_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_INTP_SEL_ecc_err_st_sel           0x0

#define MIPI0_DPHY_STACNT_EN                        0x1ac
#define MIPI0_DPHY_STACNT_EN_sta_count_shift              (4)
#define MIPI0_DPHY_STACNT_EN_sta_count_mask               (0xf0)
#define MIPI0_DPHY_STACNT_EN_sta_count(data)              (0xf0&((data)<<4))
#define MIPI0_DPHY_STACNT_EN_sta_count_src(data)          ((0xf0&(data))>>4)
#define MIPI0_DPHY_STACNT_EN_get_sta_count(data)          ((0xf0&(data))>>4)
//this->default: MIPI0_DPHY_STACNT_EN_sta_count           0x7
#define MIPI0_DPHY_STACNT_EN_stacnt_en_shift              (0)
#define MIPI0_DPHY_STACNT_EN_stacnt_en_mask               (0x1)
#define MIPI0_DPHY_STACNT_EN_stacnt_en(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_STACNT_EN_stacnt_en_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_STACNT_EN_get_stacnt_en(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_STACNT_EN_stacnt_en           0x0

#define MIPI0_DPHY_INPUT_MODE                        0x1b0
#define MIPI0_DPHY_INPUT_MODE_mipi_in_mode_shift              (0)
#define MIPI0_DPHY_INPUT_MODE_mipi_in_mode_mask               (0x3)
#define MIPI0_DPHY_INPUT_MODE_mipi_in_mode(data)              (0x3&((data)<<0))
#define MIPI0_DPHY_INPUT_MODE_mipi_in_mode_src(data)          ((0x3&(data))>>0)
#define MIPI0_DPHY_INPUT_MODE_get_mipi_in_mode(data)          ((0x3&(data))>>0)
//this->default: MIPI0_DPHY_INPUT_MODE_mipi_in_mode           0x0

#define MIPI0_DPHY_MAX_SRT_EXP                        0x1b4
#define MIPI0_DPHY_MAX_SRT_EXP_max_srt_exp_shift              (0)
#define MIPI0_DPHY_MAX_SRT_EXP_max_srt_exp_mask               (0xfff)
#define MIPI0_DPHY_MAX_SRT_EXP_max_srt_exp(data)              (0xfff&((data)<<0))
#define MIPI0_DPHY_MAX_SRT_EXP_max_srt_exp_src(data)          ((0xfff&(data))>>0)
#define MIPI0_DPHY_MAX_SRT_EXP_get_max_srt_exp(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_DPHY_MAX_SRT_EXP_max_srt_exp           0x0

#define MIPI0_DPHY_FID                        0x1b8
#define MIPI0_DPHY_FID_fid_ch1_shift              (8)
#define MIPI0_DPHY_FID_fid_ch1_mask               (0x700)
#define MIPI0_DPHY_FID_fid_ch1(data)              (0x700&((data)<<8))
#define MIPI0_DPHY_FID_fid_ch1_src(data)          ((0x700&(data))>>8)
#define MIPI0_DPHY_FID_get_fid_ch1(data)          ((0x700&(data))>>8)
//this->default: MIPI0_DPHY_FID_fid_ch1           0x2
#define MIPI0_DPHY_FID_fid_ch0_shift              (0)
#define MIPI0_DPHY_FID_fid_ch0_mask               (0x7)
#define MIPI0_DPHY_FID_fid_ch0(data)              (0x7&((data)<<0))
#define MIPI0_DPHY_FID_fid_ch0_src(data)          ((0x7&(data))>>0)
#define MIPI0_DPHY_FID_get_fid_ch0(data)          ((0x7&(data))>>0)
//this->default: MIPI0_DPHY_FID_fid_ch0           0x1

#define MIPI0_CH_SEL                        0x1bc
#define MIPI0_CH_SEL_channel_sel_shift              (0)
#define MIPI0_CH_SEL_channel_sel_mask               (0x1)
#define MIPI0_CH_SEL_channel_sel(data)              (0x1&((data)<<0))
#define MIPI0_CH_SEL_channel_sel_src(data)          ((0x1&(data))>>0)
#define MIPI0_CH_SEL_get_channel_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI0_CH_SEL_channel_sel           0x0

#define MIPI0_START_TRIG                        0x1c0
#define MIPI0_START_TRIG_start_mipi_shift              (0)
#define MIPI0_START_TRIG_start_mipi_mask               (0x1)
#define MIPI0_START_TRIG_start_mipi(data)              (0x1&((data)<<0))
#define MIPI0_START_TRIG_start_mipi_src(data)          ((0x1&(data))>>0)
#define MIPI0_START_TRIG_get_start_mipi(data)          ((0x1&(data))>>0)
//this->default: MIPI0_START_TRIG_start_mipi           0x0

#define MIPI0_DESKEW_EN                        0x1c4
#define MIPI0_DESKEW_EN_deskew_lane3_delay_cycle_shift              (28)
#define MIPI0_DESKEW_EN_deskew_lane3_delay_cycle_mask               (0xf0000000)
#define MIPI0_DESKEW_EN_deskew_lane3_delay_cycle(data)              (0xf0000000&((data)<<28))
#define MIPI0_DESKEW_EN_deskew_lane3_delay_cycle_src(data)          ((0xf0000000&(data))>>28)
#define MIPI0_DESKEW_EN_get_deskew_lane3_delay_cycle(data)          ((0xf0000000&(data))>>28)
//this->default: MIPI0_DESKEW_EN_deskew_lane3_delay_cycle           0x8
#define MIPI0_DESKEW_EN_deskew_lane2_delay_cycle_shift              (24)
#define MIPI0_DESKEW_EN_deskew_lane2_delay_cycle_mask               (0xf000000)
#define MIPI0_DESKEW_EN_deskew_lane2_delay_cycle(data)              (0xf000000&((data)<<24))
#define MIPI0_DESKEW_EN_deskew_lane2_delay_cycle_src(data)          ((0xf000000&(data))>>24)
#define MIPI0_DESKEW_EN_get_deskew_lane2_delay_cycle(data)          ((0xf000000&(data))>>24)
//this->default: MIPI0_DESKEW_EN_deskew_lane2_delay_cycle           0x8
#define MIPI0_DESKEW_EN_deskew_lane1_delay_cycle_shift              (20)
#define MIPI0_DESKEW_EN_deskew_lane1_delay_cycle_mask               (0xf00000)
#define MIPI0_DESKEW_EN_deskew_lane1_delay_cycle(data)              (0xf00000&((data)<<20))
#define MIPI0_DESKEW_EN_deskew_lane1_delay_cycle_src(data)          ((0xf00000&(data))>>20)
#define MIPI0_DESKEW_EN_get_deskew_lane1_delay_cycle(data)          ((0xf00000&(data))>>20)
//this->default: MIPI0_DESKEW_EN_deskew_lane1_delay_cycle           0x8
#define MIPI0_DESKEW_EN_deskew_lane0_delay_cycle_shift              (16)
#define MIPI0_DESKEW_EN_deskew_lane0_delay_cycle_mask               (0xf0000)
#define MIPI0_DESKEW_EN_deskew_lane0_delay_cycle(data)              (0xf0000&((data)<<16))
#define MIPI0_DESKEW_EN_deskew_lane0_delay_cycle_src(data)          ((0xf0000&(data))>>16)
#define MIPI0_DESKEW_EN_get_deskew_lane0_delay_cycle(data)          ((0xf0000&(data))>>16)
//this->default: MIPI0_DESKEW_EN_deskew_lane0_delay_cycle           0x8
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane3_shift              (15)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane3_mask               (0x8000)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane3(data)              (0x8000&((data)<<15))
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane3_src(data)          ((0x8000&(data))>>15)
#define MIPI0_DESKEW_EN_get_deskew_hw_sel_lane3(data)          ((0x8000&(data))>>15)
//this->default: MIPI0_DESKEW_EN_deskew_hw_sel_lane3           0x0
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane2_shift              (14)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane2_mask               (0x4000)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane2(data)              (0x4000&((data)<<14))
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane2_src(data)          ((0x4000&(data))>>14)
#define MIPI0_DESKEW_EN_get_deskew_hw_sel_lane2(data)          ((0x4000&(data))>>14)
//this->default: MIPI0_DESKEW_EN_deskew_hw_sel_lane2           0x0
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane1_shift              (13)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane1_mask               (0x2000)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane1(data)              (0x2000&((data)<<13))
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane1_src(data)          ((0x2000&(data))>>13)
#define MIPI0_DESKEW_EN_get_deskew_hw_sel_lane1(data)          ((0x2000&(data))>>13)
//this->default: MIPI0_DESKEW_EN_deskew_hw_sel_lane1           0x0
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane0_shift              (12)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane0_mask               (0x1000)
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane0(data)              (0x1000&((data)<<12))
#define MIPI0_DESKEW_EN_deskew_hw_sel_lane0_src(data)          ((0x1000&(data))>>12)
#define MIPI0_DESKEW_EN_get_deskew_hw_sel_lane0(data)          ((0x1000&(data))>>12)
//this->default: MIPI0_DESKEW_EN_deskew_hw_sel_lane0           0x0
#define MIPI0_DESKEW_EN_deskew_en_sel_lane3_shift              (11)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane3_mask               (0x800)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane3(data)              (0x800&((data)<<11))
#define MIPI0_DESKEW_EN_deskew_en_sel_lane3_src(data)          ((0x800&(data))>>11)
#define MIPI0_DESKEW_EN_get_deskew_en_sel_lane3(data)          ((0x800&(data))>>11)
//this->default: MIPI0_DESKEW_EN_deskew_en_sel_lane3           0x1
#define MIPI0_DESKEW_EN_deskew_en_sel_lane2_shift              (10)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane2_mask               (0x400)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane2(data)              (0x400&((data)<<10))
#define MIPI0_DESKEW_EN_deskew_en_sel_lane2_src(data)          ((0x400&(data))>>10)
#define MIPI0_DESKEW_EN_get_deskew_en_sel_lane2(data)          ((0x400&(data))>>10)
//this->default: MIPI0_DESKEW_EN_deskew_en_sel_lane2           0x1
#define MIPI0_DESKEW_EN_deskew_en_sel_lane1_shift              (9)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane1_mask               (0x200)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane1(data)              (0x200&((data)<<9))
#define MIPI0_DESKEW_EN_deskew_en_sel_lane1_src(data)          ((0x200&(data))>>9)
#define MIPI0_DESKEW_EN_get_deskew_en_sel_lane1(data)          ((0x200&(data))>>9)
//this->default: MIPI0_DESKEW_EN_deskew_en_sel_lane1           0x1
#define MIPI0_DESKEW_EN_deskew_en_sel_lane0_shift              (8)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane0_mask               (0x100)
#define MIPI0_DESKEW_EN_deskew_en_sel_lane0(data)              (0x100&((data)<<8))
#define MIPI0_DESKEW_EN_deskew_en_sel_lane0_src(data)          ((0x100&(data))>>8)
#define MIPI0_DESKEW_EN_get_deskew_en_sel_lane0(data)          ((0x100&(data))>>8)
//this->default: MIPI0_DESKEW_EN_deskew_en_sel_lane0           0x1
#define MIPI0_DESKEW_EN_deskew_en_fw_lane3_shift              (3)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane3_mask               (0x8)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane3(data)              (0x8&((data)<<3))
#define MIPI0_DESKEW_EN_deskew_en_fw_lane3_src(data)          ((0x8&(data))>>3)
#define MIPI0_DESKEW_EN_get_deskew_en_fw_lane3(data)          ((0x8&(data))>>3)
//this->default: MIPI0_DESKEW_EN_deskew_en_fw_lane3           0x0
#define MIPI0_DESKEW_EN_deskew_en_fw_lane2_shift              (2)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane2_mask               (0x4)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane2(data)              (0x4&((data)<<2))
#define MIPI0_DESKEW_EN_deskew_en_fw_lane2_src(data)          ((0x4&(data))>>2)
#define MIPI0_DESKEW_EN_get_deskew_en_fw_lane2(data)          ((0x4&(data))>>2)
//this->default: MIPI0_DESKEW_EN_deskew_en_fw_lane2           0x0
#define MIPI0_DESKEW_EN_deskew_en_fw_lane1_shift              (1)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane1_mask               (0x2)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane1(data)              (0x2&((data)<<1))
#define MIPI0_DESKEW_EN_deskew_en_fw_lane1_src(data)          ((0x2&(data))>>1)
#define MIPI0_DESKEW_EN_get_deskew_en_fw_lane1(data)          ((0x2&(data))>>1)
//this->default: MIPI0_DESKEW_EN_deskew_en_fw_lane1           0x0
#define MIPI0_DESKEW_EN_deskew_en_fw_lane0_shift              (0)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane0_mask               (0x1)
#define MIPI0_DESKEW_EN_deskew_en_fw_lane0(data)              (0x1&((data)<<0))
#define MIPI0_DESKEW_EN_deskew_en_fw_lane0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DESKEW_EN_get_deskew_en_fw_lane0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DESKEW_EN_deskew_en_fw_lane0           0x0

#define MIPI0_DESKEW_TIME3                        0x1c8
#define MIPI0_DESKEW_TIME3_deskew_time_lane3_shift              (0)
#define MIPI0_DESKEW_TIME3_deskew_time_lane3_mask               (0x1ffff)
#define MIPI0_DESKEW_TIME3_deskew_time_lane3(data)              (0x1ffff&((data)<<0))
#define MIPI0_DESKEW_TIME3_deskew_time_lane3_src(data)          ((0x1ffff&(data))>>0)
#define MIPI0_DESKEW_TIME3_get_deskew_time_lane3(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI0_DESKEW_TIME3_deskew_time_lane3           0x8000

#define MIPI0_DESKEW_TIME2                        0x1cc
#define MIPI0_DESKEW_TIME2_deskew_time_lane2_shift              (0)
#define MIPI0_DESKEW_TIME2_deskew_time_lane2_mask               (0x1ffff)
#define MIPI0_DESKEW_TIME2_deskew_time_lane2(data)              (0x1ffff&((data)<<0))
#define MIPI0_DESKEW_TIME2_deskew_time_lane2_src(data)          ((0x1ffff&(data))>>0)
#define MIPI0_DESKEW_TIME2_get_deskew_time_lane2(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI0_DESKEW_TIME2_deskew_time_lane2           0x8000

#define MIPI0_DESKEW_TIME1                        0x1d0
#define MIPI0_DESKEW_TIME1_deskew_time_lane1_shift              (0)
#define MIPI0_DESKEW_TIME1_deskew_time_lane1_mask               (0x1ffff)
#define MIPI0_DESKEW_TIME1_deskew_time_lane1(data)              (0x1ffff&((data)<<0))
#define MIPI0_DESKEW_TIME1_deskew_time_lane1_src(data)          ((0x1ffff&(data))>>0)
#define MIPI0_DESKEW_TIME1_get_deskew_time_lane1(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI0_DESKEW_TIME1_deskew_time_lane1           0x8000

#define MIPI0_DESKEW_TIME0                        0x1d4
#define MIPI0_DESKEW_TIME0_deskew_time_lane0_shift              (0)
#define MIPI0_DESKEW_TIME0_deskew_time_lane0_mask               (0x1ffff)
#define MIPI0_DESKEW_TIME0_deskew_time_lane0(data)              (0x1ffff&((data)<<0))
#define MIPI0_DESKEW_TIME0_deskew_time_lane0_src(data)          ((0x1ffff&(data))>>0)
#define MIPI0_DESKEW_TIME0_get_deskew_time_lane0(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI0_DESKEW_TIME0_deskew_time_lane0           0x8000

#define MIPI0_DPHY_FRAME_CNT_CH0                        0x200
#define MIPI0_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0_shift              (0)
#define MIPI0_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0_mask               (0x1)
#define MIPI0_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_CNT_CH0_get_frame_cnt_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0           0x0

#define MIPI0_DPHY_LINE_CNT_CH0                        0x204
#define MIPI0_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0_shift              (0)
#define MIPI0_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0_mask               (0x1)
#define MIPI0_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_LINE_CNT_CH0_get_line_cnt_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0           0x0

#define MIPI0_DPHY_PIX_CNT_CH0                        0x208
#define MIPI0_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0_shift              (0)
#define MIPI0_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0_mask               (0x1)
#define MIPI0_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_PIX_CNT_CH0_get_pix_cnt_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0           0x0

#define MIPI0_DPHY_FRAME_HEIGHT_CH0                        0x20c
#define MIPI0_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0_shift              (0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0_mask               (0x1)
#define MIPI0_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH0_get_frame_height_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0           0x0

#define MIPI0_DPHY_FRAME_WIDTH_CH0                        0x210
#define MIPI0_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0_shift              (0)
#define MIPI0_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0_mask               (0x1)
#define MIPI0_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_WIDTH_CH0_get_frame_width_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0           0x0

#define MIPI0_DPHY_FRAME_CNT_CH1                        0x214
#define MIPI0_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1_shift              (0)
#define MIPI0_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1_mask               (0x1)
#define MIPI0_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_CNT_CH1_get_frame_cnt_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1           0x0

#define MIPI0_DPHY_LINE_CNT_CH1                        0x218
#define MIPI0_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1_shift              (0)
#define MIPI0_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1_mask               (0x1)
#define MIPI0_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_LINE_CNT_CH1_get_line_cnt_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1           0x0

#define MIPI0_DPHY_PIX_CNT_CH1                        0x21c
#define MIPI0_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1_shift              (0)
#define MIPI0_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1_mask               (0x1)
#define MIPI0_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_PIX_CNT_CH1_get_pix_cnt_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1           0x0

#define MIPI0_DPHY_FRAME_HEIGHT_CH1                        0x220
#define MIPI0_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1_shift              (0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1_mask               (0x1)
#define MIPI0_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH1_get_frame_height_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1           0x0

#define MIPI0_DPHY_FRAME_WIDTH_CH1                        0x224
#define MIPI0_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1_shift              (0)
#define MIPI0_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1_mask               (0x1)
#define MIPI0_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_WIDTH_CH1_get_frame_width_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1           0x0

#define MIPI0_DPHY_FRAME_CNT_CH2                        0x230
#define MIPI0_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2_shift              (0)
#define MIPI0_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2_mask               (0x1)
#define MIPI0_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_CNT_CH2_get_frame_cnt_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2           0x0

#define MIPI0_DPHY_LINE_CNT_CH2                        0x234
#define MIPI0_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2_shift              (0)
#define MIPI0_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2_mask               (0x1)
#define MIPI0_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_LINE_CNT_CH2_get_line_cnt_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2           0x0

#define MIPI0_DPHY_PIX_CNT_CH                        0x238
#define MIPI0_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2_shift              (0)
#define MIPI0_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2_mask               (0x1)
#define MIPI0_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_PIX_CNT_CH_get_pix_cnt_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2           0x0

#define MIPI0_DPHY_FRAME_HEIGHT_CH2                        0x23c
#define MIPI0_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2_shift              (0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2_mask               (0x1)
#define MIPI0_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH2_get_frame_height_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2           0x0

#define MIPI0_DPHY_FRAME_WIDTH_CH2                        0x240
#define MIPI0_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2_shift              (0)
#define MIPI0_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2_mask               (0x1)
#define MIPI0_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_WIDTH_CH2_get_frame_width_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2           0x0

#define MIPI0_DPHY_FRAME_CNT_CH3                        0x244
#define MIPI0_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3_shift              (0)
#define MIPI0_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3_mask               (0x1)
#define MIPI0_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_CNT_CH3_get_frame_cnt_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3           0x0

#define MIPI0_DPHY_LINE_CNT_CH3                        0x248
#define MIPI0_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3_shift              (0)
#define MIPI0_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3_mask               (0x1)
#define MIPI0_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_LINE_CNT_CH3_get_line_cnt_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3           0x0

#define MIPI0_DPHY_PIX_CNT_CH3                        0x24c
#define MIPI0_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3_shift              (0)
#define MIPI0_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3_mask               (0x1)
#define MIPI0_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_PIX_CNT_CH3_get_pix_cnt_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3           0x0

#define MIPI0_DPHY_FRAME_HEIGHT_CH3                        0x250
#define MIPI0_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3_shift              (0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3_mask               (0x1)
#define MIPI0_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_HEIGHT_CH3_get_frame_height_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3           0x0

#define MIPI0_DPHY_FRAME_WIDTH_CH3                        0x254
#define MIPI0_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3_shift              (0)
#define MIPI0_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3_mask               (0x1)
#define MIPI0_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_FRAME_WIDTH_CH3_get_frame_width_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3           0x0

#define MIPI0_DPHY_MIPI2ISP_DEBUG                        0x228
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_shift              (8)
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_mask               (0xff00)
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt(data)              (0xff00&((data)<<8))
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_src(data)          ((0xff00&(data))>>8)
#define MIPI0_DPHY_MIPI2ISP_DEBUG_get_errcnt(data)          ((0xff00&(data))>>8)
//this->default: MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt           0x0
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_clr_shift              (0)
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_clr_mask               (0x1)
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_clr(data)              (0x1&((data)<<0))
#define MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI0_DPHY_MIPI2ISP_DEBUG_get_errcnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI0_DPHY_MIPI2ISP_DEBUG_errcnt_clr           0x0

#define MIPI0_CROP_EN                        0x300
#define MIPI0_CROP_EN_mipi_crop_en_pre_shift              (0)
#define MIPI0_CROP_EN_mipi_crop_en_pre_mask               (0x1)
#define MIPI0_CROP_EN_mipi_crop_en_pre(data)              (0x1&((data)<<0))
#define MIPI0_CROP_EN_mipi_crop_en_pre_src(data)          ((0x1&(data))>>0)
#define MIPI0_CROP_EN_get_mipi_crop_en_pre(data)          ((0x1&(data))>>0)
//this->default: MIPI0_CROP_EN_mipi_crop_en_pre           0x0

#define MIPI0_CROP_SYNC                        0x304
#define MIPI0_CROP_SYNC_mipi_crop_reg_load_shift              (0)
#define MIPI0_CROP_SYNC_mipi_crop_reg_load_mask               (0x1)
#define MIPI0_CROP_SYNC_mipi_crop_reg_load(data)              (0x1&((data)<<0))
#define MIPI0_CROP_SYNC_mipi_crop_reg_load_src(data)          ((0x1&(data))>>0)
#define MIPI0_CROP_SYNC_get_mipi_crop_reg_load(data)          ((0x1&(data))>>0)
//this->default: MIPI0_CROP_SYNC_mipi_crop_reg_load           0x0

#define MIPI0_CROP_START_X                        0x308
#define MIPI0_CROP_START_X_mipi_blc_start_x_shift              (0)
#define MIPI0_CROP_START_X_mipi_blc_start_x_mask               (0xfff)
#define MIPI0_CROP_START_X_mipi_blc_start_x(data)              (0xfff&((data)<<0))
#define MIPI0_CROP_START_X_mipi_blc_start_x_src(data)          ((0xfff&(data))>>0)
#define MIPI0_CROP_START_X_get_mipi_blc_start_x(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_CROP_START_X_mipi_blc_start_x           0x0

#define MIPI0_CROP_START_Y                        0x30c
#define MIPI0_CROP_START_Y_mipi_blc_start_y_shift              (0)
#define MIPI0_CROP_START_Y_mipi_blc_start_y_mask               (0xfff)
#define MIPI0_CROP_START_Y_mipi_blc_start_y(data)              (0xfff&((data)<<0))
#define MIPI0_CROP_START_Y_mipi_blc_start_y_src(data)          ((0xfff&(data))>>0)
#define MIPI0_CROP_START_Y_get_mipi_blc_start_y(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_CROP_START_Y_mipi_blc_start_y           0x0

#define MIPI0_CROP_FRAME_WIDTH                        0x310
#define MIPI0_CROP_FRAME_WIDTH_mipi_blc_frame_width_shift              (0)
#define MIPI0_CROP_FRAME_WIDTH_mipi_blc_frame_width_mask               (0xfff)
#define MIPI0_CROP_FRAME_WIDTH_mipi_blc_frame_width(data)              (0xfff&((data)<<0))
#define MIPI0_CROP_FRAME_WIDTH_mipi_blc_frame_width_src(data)          ((0xfff&(data))>>0)
#define MIPI0_CROP_FRAME_WIDTH_get_mipi_blc_frame_width(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_CROP_FRAME_WIDTH_mipi_blc_frame_width           0x280

#define MIPI0_CROP_FRAME_HEIGHT                        0x314
#define MIPI0_CROP_FRAME_HEIGHT_mipi_blc_frame_height_shift              (0)
#define MIPI0_CROP_FRAME_HEIGHT_mipi_blc_frame_height_mask               (0xfff)
#define MIPI0_CROP_FRAME_HEIGHT_mipi_blc_frame_height(data)              (0xfff&((data)<<0))
#define MIPI0_CROP_FRAME_HEIGHT_mipi_blc_frame_height_src(data)          ((0xfff&(data))>>0)
#define MIPI0_CROP_FRAME_HEIGHT_get_mipi_blc_frame_height(data)          ((0xfff&(data))>>0)
//this->default: MIPI0_CROP_FRAME_HEIGHT_mipi_blc_frame_height           0x1e0

#define MIPI1_APHY_REG0                        0x400
#define MIPI1_APHY_REG0_hs_cm_shift              (8)
#define MIPI1_APHY_REG0_hs_cm_mask               (0x700)
#define MIPI1_APHY_REG0_hs_cm(data)              (0x700&((data)<<8))
#define MIPI1_APHY_REG0_hs_cm_src(data)          ((0x700&(data))>>8)
#define MIPI1_APHY_REG0_get_hs_cm(data)          ((0x700&(data))>>8)
//this->default: MIPI1_APHY_REG0_hs_cm           0x4
#define MIPI1_APHY_REG0_r50_cal_rg_shift              (0)
#define MIPI1_APHY_REG0_r50_cal_rg_mask               (0x3f)
#define MIPI1_APHY_REG0_r50_cal_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG0_r50_cal_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG0_get_r50_cal_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG0_r50_cal_rg           0x2e

#define MIPI1_APHY_REG1                        0x404
#define MIPI1_APHY_REG1_en_skw_shift              (7)
#define MIPI1_APHY_REG1_en_skw_mask               (0x80)
#define MIPI1_APHY_REG1_en_skw(data)              (0x80&((data)<<7))
#define MIPI1_APHY_REG1_en_skw_src(data)          ((0x80&(data))>>7)
#define MIPI1_APHY_REG1_get_en_skw(data)          ((0x80&(data))>>7)
//this->default: MIPI1_APHY_REG1_en_skw           0x1

#define MIPI1_APHY_REG2                        0x408
#define MIPI1_APHY_REG2_lgth_d0_shift              (4)
#define MIPI1_APHY_REG2_lgth_d0_mask               (0x70)
#define MIPI1_APHY_REG2_lgth_d0(data)              (0x70&((data)<<4))
#define MIPI1_APHY_REG2_lgth_d0_src(data)          ((0x70&(data))>>4)
#define MIPI1_APHY_REG2_get_lgth_d0(data)          ((0x70&(data))>>4)
//this->default: MIPI1_APHY_REG2_lgth_d0           0x4
#define MIPI1_APHY_REG2_pdbh_k_shift              (3)
#define MIPI1_APHY_REG2_pdbh_k_mask               (0x8)
#define MIPI1_APHY_REG2_pdbh_k(data)              (0x8&((data)<<3))
#define MIPI1_APHY_REG2_pdbh_k_src(data)          ((0x8&(data))>>3)
#define MIPI1_APHY_REG2_get_pdbh_k(data)          ((0x8&(data))>>3)
//this->default: MIPI1_APHY_REG2_pdbh_k           0x1
#define MIPI1_APHY_REG2_pwdb_osk_shift              (2)
#define MIPI1_APHY_REG2_pwdb_osk_mask               (0x4)
#define MIPI1_APHY_REG2_pwdb_osk(data)              (0x4&((data)<<2))
#define MIPI1_APHY_REG2_pwdb_osk_src(data)          ((0x4&(data))>>2)
#define MIPI1_APHY_REG2_get_pwdb_osk(data)          ((0x4&(data))>>2)
//this->default: MIPI1_APHY_REG2_pwdb_osk           0x1

#define MIPI1_APHY_REG3                        0x40c
#define MIPI1_APHY_REG3_hsamp0_rl_rg_shift              (0)
#define MIPI1_APHY_REG3_hsamp0_rl_rg_mask               (0x3f)
#define MIPI1_APHY_REG3_hsamp0_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG3_hsamp0_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG3_get_hsamp0_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG3_hsamp0_rl_rg           0x0

#define MIPI1_APHY_REG4                        0x410
#define MIPI1_APHY_REG4_hsamp1_rl_rg_shift              (0)
#define MIPI1_APHY_REG4_hsamp1_rl_rg_mask               (0x3f)
#define MIPI1_APHY_REG4_hsamp1_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG4_hsamp1_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG4_get_hsamp1_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG4_hsamp1_rl_rg           0x0

#define MIPI1_APHY_REG5                        0x414
#define MIPI1_APHY_REG5_hsamp2_rl_rg_shift              (0)
#define MIPI1_APHY_REG5_hsamp2_rl_rg_mask               (0x3f)
#define MIPI1_APHY_REG5_hsamp2_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG5_hsamp2_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG5_get_hsamp2_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG5_hsamp2_rl_rg           0x0

#define MIPI1_APHY_REG6                        0x418
#define MIPI1_APHY_REG6_hsamp3_rl_rg_shift              (0)
#define MIPI1_APHY_REG6_hsamp3_rl_rg_mask               (0x3f)
#define MIPI1_APHY_REG6_hsamp3_rl_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG6_hsamp3_rl_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG6_get_hsamp3_rl_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG6_hsamp3_rl_rg           0x0

#define MIPI1_APHY_REG7                        0x41c
#define MIPI1_APHY_REG7_sdata0_skw_rg_shift              (8)
#define MIPI1_APHY_REG7_sdata0_skw_rg_mask               (0x3f00)
#define MIPI1_APHY_REG7_sdata0_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG7_sdata0_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG7_get_sdata0_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG7_sdata0_skw_rg           0x0
#define MIPI1_APHY_REG7_sdata1_skw_rg_shift              (0)
#define MIPI1_APHY_REG7_sdata1_skw_rg_mask               (0x3f)
#define MIPI1_APHY_REG7_sdata1_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG7_sdata1_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG7_get_sdata1_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG7_sdata1_skw_rg           0x0

#define MIPI1_APHY_REG8                        0x420
#define MIPI1_APHY_REG8_sdata2_skw_rg_shift              (8)
#define MIPI1_APHY_REG8_sdata2_skw_rg_mask               (0x3f00)
#define MIPI1_APHY_REG8_sdata2_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG8_sdata2_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG8_get_sdata2_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG8_sdata2_skw_rg           0x0
#define MIPI1_APHY_REG8_sdata3_skw_rg_shift              (0)
#define MIPI1_APHY_REG8_sdata3_skw_rg_mask               (0x3f)
#define MIPI1_APHY_REG8_sdata3_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG8_sdata3_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG8_get_sdata3_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG8_sdata3_skw_rg           0x0

#define MIPI1_APHY_REG9                        0x424
#define MIPI1_APHY_REG9_sclk0_skw_rg_shift              (8)
#define MIPI1_APHY_REG9_sclk0_skw_rg_mask               (0x3f00)
#define MIPI1_APHY_REG9_sclk0_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG9_sclk0_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG9_get_sclk0_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG9_sclk0_skw_rg           0x0
#define MIPI1_APHY_REG9_sclk1_skw_rg_shift              (0)
#define MIPI1_APHY_REG9_sclk1_skw_rg_mask               (0x3f)
#define MIPI1_APHY_REG9_sclk1_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG9_sclk1_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG9_get_sclk1_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG9_sclk1_skw_rg           0x0

#define MIPI1_APHY_REG10                        0x428
#define MIPI1_APHY_REG10_sclk2_skw_rg_shift              (8)
#define MIPI1_APHY_REG10_sclk2_skw_rg_mask               (0x3f00)
#define MIPI1_APHY_REG10_sclk2_skw_rg(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG10_sclk2_skw_rg_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG10_get_sclk2_skw_rg(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG10_sclk2_skw_rg           0x0
#define MIPI1_APHY_REG10_sclk3_skw_rg_shift              (0)
#define MIPI1_APHY_REG10_sclk3_skw_rg_mask               (0x3f)
#define MIPI1_APHY_REG10_sclk3_skw_rg(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG10_sclk3_skw_rg_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG10_get_sclk3_skw_rg(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG10_sclk3_skw_rg           0x0

#define MIPI1_APHY_REG11                        0x42c
#define MIPI1_APHY_REG11_hsampck_rl_rg_shift              (0)
#define MIPI1_APHY_REG11_hsampck_rl_rg_mask               (0xf)
#define MIPI1_APHY_REG11_hsampck_rl_rg(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG11_hsampck_rl_rg_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG11_get_hsampck_rl_rg(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG11_hsampck_rl_rg           0x0

#define MIPI1_APHY_REG12                        0x430
#define MIPI1_APHY_REG12_offset_ok_shift              (0)
#define MIPI1_APHY_REG12_offset_ok_mask               (0x1f)
#define MIPI1_APHY_REG12_offset_ok(data)              (0x1f&((data)<<0))
#define MIPI1_APHY_REG12_offset_ok_src(data)          ((0x1f&(data))>>0)
#define MIPI1_APHY_REG12_get_offset_ok(data)          ((0x1f&(data))>>0)
//this->default: MIPI1_APHY_REG12_offset_ok           0x0

#define MIPI1_APHY_REG13                        0x434
#define MIPI1_APHY_REG13_offset_range_ckk_shift              (24)
#define MIPI1_APHY_REG13_offset_range_ckk_mask               (0x3000000)
#define MIPI1_APHY_REG13_offset_range_ckk(data)              (0x3000000&((data)<<24))
#define MIPI1_APHY_REG13_offset_range_ckk_src(data)          ((0x3000000&(data))>>24)
#define MIPI1_APHY_REG13_get_offset_range_ckk(data)          ((0x3000000&(data))>>24)
//this->default: MIPI1_APHY_REG13_offset_range_ckk           0x2
#define MIPI1_APHY_REG13_offset_range_shift              (16)
#define MIPI1_APHY_REG13_offset_range_mask               (0xff0000)
#define MIPI1_APHY_REG13_offset_range(data)              (0xff0000&((data)<<16))
#define MIPI1_APHY_REG13_offset_range_src(data)          ((0xff0000&(data))>>16)
#define MIPI1_APHY_REG13_get_offset_range(data)          ((0xff0000&(data))>>16)
//this->default: MIPI1_APHY_REG13_offset_range           0x80
#define MIPI1_APHY_REG13_offset_enk_shift              (8)
#define MIPI1_APHY_REG13_offset_enk_mask               (0x100)
#define MIPI1_APHY_REG13_offset_enk(data)              (0x100&((data)<<8))
#define MIPI1_APHY_REG13_offset_enk_src(data)          ((0x100&(data))>>8)
#define MIPI1_APHY_REG13_get_offset_enk(data)          ((0x100&(data))>>8)
//this->default: MIPI1_APHY_REG13_offset_enk           0x1
#define MIPI1_APHY_REG13_offset_autok_shift              (0)
#define MIPI1_APHY_REG13_offset_autok_mask               (0x1)
#define MIPI1_APHY_REG13_offset_autok(data)              (0x1&((data)<<0))
#define MIPI1_APHY_REG13_offset_autok_src(data)          ((0x1&(data))>>0)
#define MIPI1_APHY_REG13_get_offset_autok(data)          ((0x1&(data))>>0)
//this->default: MIPI1_APHY_REG13_offset_autok           0x1

#define MIPI1_APHY_REG14                        0x438
#define MIPI1_APHY_REG14_lpamp_ref_shift              (0)
#define MIPI1_APHY_REG14_lpamp_ref_mask               (0xf)
#define MIPI1_APHY_REG14_lpamp_ref(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG14_lpamp_ref_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG14_get_lpamp_ref(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG14_lpamp_ref           0x8

#define MIPI1_APHY_REG15                        0x43c
#define MIPI1_APHY_REG15_sel0_pwdb_demux_shift              (2)
#define MIPI1_APHY_REG15_sel0_pwdb_demux_mask               (0xc)
#define MIPI1_APHY_REG15_sel0_pwdb_demux(data)              (0xc&((data)<<2))
#define MIPI1_APHY_REG15_sel0_pwdb_demux_src(data)          ((0xc&(data))>>2)
#define MIPI1_APHY_REG15_get_sel0_pwdb_demux(data)          ((0xc&(data))>>2)
//this->default: MIPI1_APHY_REG15_sel0_pwdb_demux           0x1
#define MIPI1_APHY_REG15_sel_div_rg_shift              (0)
#define MIPI1_APHY_REG15_sel_div_rg_mask               (0x3)
#define MIPI1_APHY_REG15_sel_div_rg(data)              (0x3&((data)<<0))
#define MIPI1_APHY_REG15_sel_div_rg_src(data)          ((0x3&(data))>>0)
#define MIPI1_APHY_REG15_get_sel_div_rg(data)          ((0x3&(data))>>0)
//this->default: MIPI1_APHY_REG15_sel_div_rg           0x1

#define MIPI1_APHY_REG16                        0x440
#define MIPI1_APHY_REG16_hsamp3_rl_2rg_shift              (0)
#define MIPI1_APHY_REG16_hsamp3_rl_2rg_mask               (0xf)
#define MIPI1_APHY_REG16_hsamp3_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG16_hsamp3_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG16_get_hsamp3_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG16_hsamp3_rl_2rg           0x0

#define MIPI1_APHY_REG17                        0x444
#define MIPI1_APHY_REG17_hsamp2_rl_2rg_shift              (0)
#define MIPI1_APHY_REG17_hsamp2_rl_2rg_mask               (0xf)
#define MIPI1_APHY_REG17_hsamp2_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG17_hsamp2_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG17_get_hsamp2_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG17_hsamp2_rl_2rg           0x0

#define MIPI1_APHY_REG18                        0x448
#define MIPI1_APHY_REG18_hsamp1_rl_2rg_shift              (0)
#define MIPI1_APHY_REG18_hsamp1_rl_2rg_mask               (0xf)
#define MIPI1_APHY_REG18_hsamp1_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG18_hsamp1_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG18_get_hsamp1_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG18_hsamp1_rl_2rg           0x0

#define MIPI1_APHY_REG19                        0x44c
#define MIPI1_APHY_REG19_hsamp0_rl_2rg_shift              (0)
#define MIPI1_APHY_REG19_hsamp0_rl_2rg_mask               (0xf)
#define MIPI1_APHY_REG19_hsamp0_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG19_hsamp0_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG19_get_hsamp0_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG19_hsamp0_rl_2rg           0x0

#define MIPI1_APHY_REG20                        0x450
#define MIPI1_APHY_REG20_hsampck_rl_2rg_shift              (0)
#define MIPI1_APHY_REG20_hsampck_rl_2rg_mask               (0xf)
#define MIPI1_APHY_REG20_hsampck_rl_2rg(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG20_hsampck_rl_2rg_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG20_get_hsampck_rl_2rg(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG20_hsampck_rl_2rg           0x0

#define MIPI1_APHY_REG27                        0x454
#define MIPI1_APHY_REG27_rt_pow1_shift              (0)
#define MIPI1_APHY_REG27_rt_pow1_mask               (0x1)
#define MIPI1_APHY_REG27_rt_pow1(data)              (0x1&((data)<<0))
#define MIPI1_APHY_REG27_rt_pow1_src(data)          ((0x1&(data))>>0)
#define MIPI1_APHY_REG27_get_rt_pow1(data)          ((0x1&(data))>>0)
//this->default: MIPI1_APHY_REG27_rt_pow1           0x0

#define MIPI1_APHY_REG28                        0x458
#define MIPI1_APHY_REG28_force_hs_shift              (0)
#define MIPI1_APHY_REG28_force_hs_mask               (0x1)
#define MIPI1_APHY_REG28_force_hs(data)              (0x1&((data)<<0))
#define MIPI1_APHY_REG28_force_hs_src(data)          ((0x1&(data))>>0)
#define MIPI1_APHY_REG28_get_force_hs(data)          ((0x1&(data))>>0)
//this->default: MIPI1_APHY_REG28_force_hs           0x0

#define MIPI1_APHY_REG29                        0x45c
#define MIPI1_APHY_REG29_reg_manual3_mode_shift              (24)
#define MIPI1_APHY_REG29_reg_manual3_mode_mask               (0x1000000)
#define MIPI1_APHY_REG29_reg_manual3_mode(data)              (0x1000000&((data)<<24))
#define MIPI1_APHY_REG29_reg_manual3_mode_src(data)          ((0x1000000&(data))>>24)
#define MIPI1_APHY_REG29_get_reg_manual3_mode(data)          ((0x1000000&(data))>>24)
//this->default: MIPI1_APHY_REG29_reg_manual3_mode           0x0
#define MIPI1_APHY_REG29_reg_manual2_mode_shift              (16)
#define MIPI1_APHY_REG29_reg_manual2_mode_mask               (0x10000)
#define MIPI1_APHY_REG29_reg_manual2_mode(data)              (0x10000&((data)<<16))
#define MIPI1_APHY_REG29_reg_manual2_mode_src(data)          ((0x10000&(data))>>16)
#define MIPI1_APHY_REG29_get_reg_manual2_mode(data)          ((0x10000&(data))>>16)
//this->default: MIPI1_APHY_REG29_reg_manual2_mode           0x0
#define MIPI1_APHY_REG29_reg_manual1_mode_shift              (8)
#define MIPI1_APHY_REG29_reg_manual1_mode_mask               (0x100)
#define MIPI1_APHY_REG29_reg_manual1_mode(data)              (0x100&((data)<<8))
#define MIPI1_APHY_REG29_reg_manual1_mode_src(data)          ((0x100&(data))>>8)
#define MIPI1_APHY_REG29_get_reg_manual1_mode(data)          ((0x100&(data))>>8)
//this->default: MIPI1_APHY_REG29_reg_manual1_mode           0x0
#define MIPI1_APHY_REG29_reg_manual0_mode_shift              (0)
#define MIPI1_APHY_REG29_reg_manual0_mode_mask               (0x1)
#define MIPI1_APHY_REG29_reg_manual0_mode(data)              (0x1&((data)<<0))
#define MIPI1_APHY_REG29_reg_manual0_mode_src(data)          ((0x1&(data))>>0)
#define MIPI1_APHY_REG29_get_reg_manual0_mode(data)          ((0x1&(data))>>0)
//this->default: MIPI1_APHY_REG29_reg_manual0_mode           0x0

#define MIPI1_APHY_REG32                        0x460
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane3_shift              (24)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane3_mask               (0x7000000)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane3(data)              (0x7000000&((data)<<24))
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane3_src(data)          ((0x7000000&(data))>>24)
#define MIPI1_APHY_REG32_get_reg_cfg_code_adj_cyc_lane3(data)          ((0x7000000&(data))>>24)
//this->default: MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane3           0x1
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane2_shift              (16)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane2_mask               (0x70000)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane2(data)              (0x70000&((data)<<16))
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane2_src(data)          ((0x70000&(data))>>16)
#define MIPI1_APHY_REG32_get_reg_cfg_code_adj_cyc_lane2(data)          ((0x70000&(data))>>16)
//this->default: MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane2           0x1
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane1_shift              (8)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane1_mask               (0x700)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane1(data)              (0x700&((data)<<8))
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane1_src(data)          ((0x700&(data))>>8)
#define MIPI1_APHY_REG32_get_reg_cfg_code_adj_cyc_lane1(data)          ((0x700&(data))>>8)
//this->default: MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane1           0x1
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane0_shift              (0)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane0_mask               (0x7)
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane0(data)              (0x7&((data)<<0))
#define MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane0_src(data)          ((0x7&(data))>>0)
#define MIPI1_APHY_REG32_get_reg_cfg_code_adj_cyc_lane0(data)          ((0x7&(data))>>0)
//this->default: MIPI1_APHY_REG32_reg_cfg_code_adj_cyc_lane0           0x1

#define MIPI1_APHY_REG33                        0x464
#define MIPI1_APHY_REG33_reg_data3_sel_shift              (24)
#define MIPI1_APHY_REG33_reg_data3_sel_mask               (0x1000000)
#define MIPI1_APHY_REG33_reg_data3_sel(data)              (0x1000000&((data)<<24))
#define MIPI1_APHY_REG33_reg_data3_sel_src(data)          ((0x1000000&(data))>>24)
#define MIPI1_APHY_REG33_get_reg_data3_sel(data)          ((0x1000000&(data))>>24)
//this->default: MIPI1_APHY_REG33_reg_data3_sel           0x1
#define MIPI1_APHY_REG33_reg_data2_sel_shift              (16)
#define MIPI1_APHY_REG33_reg_data2_sel_mask               (0x10000)
#define MIPI1_APHY_REG33_reg_data2_sel(data)              (0x10000&((data)<<16))
#define MIPI1_APHY_REG33_reg_data2_sel_src(data)          ((0x10000&(data))>>16)
#define MIPI1_APHY_REG33_get_reg_data2_sel(data)          ((0x10000&(data))>>16)
//this->default: MIPI1_APHY_REG33_reg_data2_sel           0x1
#define MIPI1_APHY_REG33_reg_data1_sel_shift              (8)
#define MIPI1_APHY_REG33_reg_data1_sel_mask               (0x100)
#define MIPI1_APHY_REG33_reg_data1_sel(data)              (0x100&((data)<<8))
#define MIPI1_APHY_REG33_reg_data1_sel_src(data)          ((0x100&(data))>>8)
#define MIPI1_APHY_REG33_get_reg_data1_sel(data)          ((0x100&(data))>>8)
//this->default: MIPI1_APHY_REG33_reg_data1_sel           0x1
#define MIPI1_APHY_REG33_reg_data0_sel_shift              (0)
#define MIPI1_APHY_REG33_reg_data0_sel_mask               (0x1)
#define MIPI1_APHY_REG33_reg_data0_sel(data)              (0x1&((data)<<0))
#define MIPI1_APHY_REG33_reg_data0_sel_src(data)          ((0x1&(data))>>0)
#define MIPI1_APHY_REG33_get_reg_data0_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI1_APHY_REG33_reg_data0_sel           0x1

#define MIPI1_APHY_REG34                        0x468
#define MIPI1_APHY_REG34_reg_ckdly3_first_limit_shift              (24)
#define MIPI1_APHY_REG34_reg_ckdly3_first_limit_mask               (0x1f000000)
#define MIPI1_APHY_REG34_reg_ckdly3_first_limit(data)              (0x1f000000&((data)<<24))
#define MIPI1_APHY_REG34_reg_ckdly3_first_limit_src(data)          ((0x1f000000&(data))>>24)
#define MIPI1_APHY_REG34_get_reg_ckdly3_first_limit(data)          ((0x1f000000&(data))>>24)
//this->default: MIPI1_APHY_REG34_reg_ckdly3_first_limit           0x3
#define MIPI1_APHY_REG34_reg_ckdly2_first_limit_shift              (16)
#define MIPI1_APHY_REG34_reg_ckdly2_first_limit_mask               (0x1f0000)
#define MIPI1_APHY_REG34_reg_ckdly2_first_limit(data)              (0x1f0000&((data)<<16))
#define MIPI1_APHY_REG34_reg_ckdly2_first_limit_src(data)          ((0x1f0000&(data))>>16)
#define MIPI1_APHY_REG34_get_reg_ckdly2_first_limit(data)          ((0x1f0000&(data))>>16)
//this->default: MIPI1_APHY_REG34_reg_ckdly2_first_limit           0x3
#define MIPI1_APHY_REG34_reg_ckdly1_first_limit_shift              (8)
#define MIPI1_APHY_REG34_reg_ckdly1_first_limit_mask               (0x1f00)
#define MIPI1_APHY_REG34_reg_ckdly1_first_limit(data)              (0x1f00&((data)<<8))
#define MIPI1_APHY_REG34_reg_ckdly1_first_limit_src(data)          ((0x1f00&(data))>>8)
#define MIPI1_APHY_REG34_get_reg_ckdly1_first_limit(data)          ((0x1f00&(data))>>8)
//this->default: MIPI1_APHY_REG34_reg_ckdly1_first_limit           0x3
#define MIPI1_APHY_REG34_reg_ckdly0_first_limit_shift              (0)
#define MIPI1_APHY_REG34_reg_ckdly0_first_limit_mask               (0x1f)
#define MIPI1_APHY_REG34_reg_ckdly0_first_limit(data)              (0x1f&((data)<<0))
#define MIPI1_APHY_REG34_reg_ckdly0_first_limit_src(data)          ((0x1f&(data))>>0)
#define MIPI1_APHY_REG34_get_reg_ckdly0_first_limit(data)          ((0x1f&(data))>>0)
//this->default: MIPI1_APHY_REG34_reg_ckdly0_first_limit           0x3

#define MIPI1_APHY_REG35                        0x46c
#define MIPI1_APHY_REG35_reg_meta3_step_shift              (24)
#define MIPI1_APHY_REG35_reg_meta3_step_mask               (0x1f000000)
#define MIPI1_APHY_REG35_reg_meta3_step(data)              (0x1f000000&((data)<<24))
#define MIPI1_APHY_REG35_reg_meta3_step_src(data)          ((0x1f000000&(data))>>24)
#define MIPI1_APHY_REG35_get_reg_meta3_step(data)          ((0x1f000000&(data))>>24)
//this->default: MIPI1_APHY_REG35_reg_meta3_step           0x3
#define MIPI1_APHY_REG35_reg_meta2_step_shift              (16)
#define MIPI1_APHY_REG35_reg_meta2_step_mask               (0x1f0000)
#define MIPI1_APHY_REG35_reg_meta2_step(data)              (0x1f0000&((data)<<16))
#define MIPI1_APHY_REG35_reg_meta2_step_src(data)          ((0x1f0000&(data))>>16)
#define MIPI1_APHY_REG35_get_reg_meta2_step(data)          ((0x1f0000&(data))>>16)
//this->default: MIPI1_APHY_REG35_reg_meta2_step           0x3
#define MIPI1_APHY_REG35_reg_meta1_step_shift              (8)
#define MIPI1_APHY_REG35_reg_meta1_step_mask               (0x1f00)
#define MIPI1_APHY_REG35_reg_meta1_step(data)              (0x1f00&((data)<<8))
#define MIPI1_APHY_REG35_reg_meta1_step_src(data)          ((0x1f00&(data))>>8)
#define MIPI1_APHY_REG35_get_reg_meta1_step(data)          ((0x1f00&(data))>>8)
//this->default: MIPI1_APHY_REG35_reg_meta1_step           0x3
#define MIPI1_APHY_REG35_reg_meta0_step_shift              (0)
#define MIPI1_APHY_REG35_reg_meta0_step_mask               (0x1f)
#define MIPI1_APHY_REG35_reg_meta0_step(data)              (0x1f&((data)<<0))
#define MIPI1_APHY_REG35_reg_meta0_step_src(data)          ((0x1f&(data))>>0)
#define MIPI1_APHY_REG35_get_reg_meta0_step(data)          ((0x1f&(data))>>0)
//this->default: MIPI1_APHY_REG35_reg_meta0_step           0x3

#define MIPI1_APHY_REG36                        0x470
#define MIPI1_APHY_REG36_ds_first_clk_dly_lane0_shift              (24)
#define MIPI1_APHY_REG36_ds_first_clk_dly_lane0_mask               (0x3f000000)
#define MIPI1_APHY_REG36_ds_first_clk_dly_lane0(data)              (0x3f000000&((data)<<24))
#define MIPI1_APHY_REG36_ds_first_clk_dly_lane0_src(data)          ((0x3f000000&(data))>>24)
#define MIPI1_APHY_REG36_get_ds_first_clk_dly_lane0(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI1_APHY_REG36_ds_first_clk_dly_lane0           0x0
#define MIPI1_APHY_REG36_ds_second_clk_dly_lane0_shift              (16)
#define MIPI1_APHY_REG36_ds_second_clk_dly_lane0_mask               (0x3f0000)
#define MIPI1_APHY_REG36_ds_second_clk_dly_lane0(data)              (0x3f0000&((data)<<16))
#define MIPI1_APHY_REG36_ds_second_clk_dly_lane0_src(data)          ((0x3f0000&(data))>>16)
#define MIPI1_APHY_REG36_get_ds_second_clk_dly_lane0(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI1_APHY_REG36_ds_second_clk_dly_lane0           0x0
#define MIPI1_APHY_REG36_ds_first_data_dly_lane0_shift              (8)
#define MIPI1_APHY_REG36_ds_first_data_dly_lane0_mask               (0x3f00)
#define MIPI1_APHY_REG36_ds_first_data_dly_lane0(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG36_ds_first_data_dly_lane0_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG36_get_ds_first_data_dly_lane0(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG36_ds_first_data_dly_lane0           0x0
#define MIPI1_APHY_REG36_ds_cal_clk_dly_lane0_shift              (0)
#define MIPI1_APHY_REG36_ds_cal_clk_dly_lane0_mask               (0x3f)
#define MIPI1_APHY_REG36_ds_cal_clk_dly_lane0(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG36_ds_cal_clk_dly_lane0_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG36_get_ds_cal_clk_dly_lane0(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG36_ds_cal_clk_dly_lane0           0x0

#define MIPI1_APHY_REG37                        0x474
#define MIPI1_APHY_REG37_ds_cal_data_dly_lane0_shift              (24)
#define MIPI1_APHY_REG37_ds_cal_data_dly_lane0_mask               (0x3f000000)
#define MIPI1_APHY_REG37_ds_cal_data_dly_lane0(data)              (0x3f000000&((data)<<24))
#define MIPI1_APHY_REG37_ds_cal_data_dly_lane0_src(data)          ((0x3f000000&(data))>>24)
#define MIPI1_APHY_REG37_get_ds_cal_data_dly_lane0(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI1_APHY_REG37_ds_cal_data_dly_lane0           0x0
#define MIPI1_APHY_REG37_ds_first_clk_dly_lane1_shift              (16)
#define MIPI1_APHY_REG37_ds_first_clk_dly_lane1_mask               (0x3f0000)
#define MIPI1_APHY_REG37_ds_first_clk_dly_lane1(data)              (0x3f0000&((data)<<16))
#define MIPI1_APHY_REG37_ds_first_clk_dly_lane1_src(data)          ((0x3f0000&(data))>>16)
#define MIPI1_APHY_REG37_get_ds_first_clk_dly_lane1(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI1_APHY_REG37_ds_first_clk_dly_lane1           0x0
#define MIPI1_APHY_REG37_ds_second_clk_dly_lane1_shift              (8)
#define MIPI1_APHY_REG37_ds_second_clk_dly_lane1_mask               (0x3f00)
#define MIPI1_APHY_REG37_ds_second_clk_dly_lane1(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG37_ds_second_clk_dly_lane1_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG37_get_ds_second_clk_dly_lane1(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG37_ds_second_clk_dly_lane1           0x0
#define MIPI1_APHY_REG37_ds_first_data_dly_lane1_shift              (0)
#define MIPI1_APHY_REG37_ds_first_data_dly_lane1_mask               (0x3f)
#define MIPI1_APHY_REG37_ds_first_data_dly_lane1(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG37_ds_first_data_dly_lane1_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG37_get_ds_first_data_dly_lane1(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG37_ds_first_data_dly_lane1           0x0

#define MIPI1_APHY_REG38                        0x478
#define MIPI1_APHY_REG38_ds_cal_clk_dly_lane1_shift              (24)
#define MIPI1_APHY_REG38_ds_cal_clk_dly_lane1_mask               (0x3f000000)
#define MIPI1_APHY_REG38_ds_cal_clk_dly_lane1(data)              (0x3f000000&((data)<<24))
#define MIPI1_APHY_REG38_ds_cal_clk_dly_lane1_src(data)          ((0x3f000000&(data))>>24)
#define MIPI1_APHY_REG38_get_ds_cal_clk_dly_lane1(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI1_APHY_REG38_ds_cal_clk_dly_lane1           0x0
#define MIPI1_APHY_REG38_ds_cal_data_dly_lane1_shift              (16)
#define MIPI1_APHY_REG38_ds_cal_data_dly_lane1_mask               (0x3f0000)
#define MIPI1_APHY_REG38_ds_cal_data_dly_lane1(data)              (0x3f0000&((data)<<16))
#define MIPI1_APHY_REG38_ds_cal_data_dly_lane1_src(data)          ((0x3f0000&(data))>>16)
#define MIPI1_APHY_REG38_get_ds_cal_data_dly_lane1(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI1_APHY_REG38_ds_cal_data_dly_lane1           0x0
#define MIPI1_APHY_REG38_ds_first_clk_dly_lane2_shift              (8)
#define MIPI1_APHY_REG38_ds_first_clk_dly_lane2_mask               (0x3f00)
#define MIPI1_APHY_REG38_ds_first_clk_dly_lane2(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG38_ds_first_clk_dly_lane2_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG38_get_ds_first_clk_dly_lane2(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG38_ds_first_clk_dly_lane2           0x0
#define MIPI1_APHY_REG38_ds_second_clk_dly_lane2_shift              (0)
#define MIPI1_APHY_REG38_ds_second_clk_dly_lane2_mask               (0x3f)
#define MIPI1_APHY_REG38_ds_second_clk_dly_lane2(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG38_ds_second_clk_dly_lane2_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG38_get_ds_second_clk_dly_lane2(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG38_ds_second_clk_dly_lane2           0x0

#define MIPI1_APHY_REG39                        0x47c
#define MIPI1_APHY_REG39_ds_first_data_dly_lane2_shift              (24)
#define MIPI1_APHY_REG39_ds_first_data_dly_lane2_mask               (0x3f000000)
#define MIPI1_APHY_REG39_ds_first_data_dly_lane2(data)              (0x3f000000&((data)<<24))
#define MIPI1_APHY_REG39_ds_first_data_dly_lane2_src(data)          ((0x3f000000&(data))>>24)
#define MIPI1_APHY_REG39_get_ds_first_data_dly_lane2(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI1_APHY_REG39_ds_first_data_dly_lane2           0x0
#define MIPI1_APHY_REG39_ds_cal_clk_dly_lane2_shift              (16)
#define MIPI1_APHY_REG39_ds_cal_clk_dly_lane2_mask               (0x3f0000)
#define MIPI1_APHY_REG39_ds_cal_clk_dly_lane2(data)              (0x3f0000&((data)<<16))
#define MIPI1_APHY_REG39_ds_cal_clk_dly_lane2_src(data)          ((0x3f0000&(data))>>16)
#define MIPI1_APHY_REG39_get_ds_cal_clk_dly_lane2(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI1_APHY_REG39_ds_cal_clk_dly_lane2           0x0
#define MIPI1_APHY_REG39_ds_cal_data_dly_lane2_shift              (8)
#define MIPI1_APHY_REG39_ds_cal_data_dly_lane2_mask               (0x3f00)
#define MIPI1_APHY_REG39_ds_cal_data_dly_lane2(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG39_ds_cal_data_dly_lane2_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG39_get_ds_cal_data_dly_lane2(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG39_ds_cal_data_dly_lane2           0x0
#define MIPI1_APHY_REG39_ds_first_clk_dly_lane3_shift              (0)
#define MIPI1_APHY_REG39_ds_first_clk_dly_lane3_mask               (0x3f)
#define MIPI1_APHY_REG39_ds_first_clk_dly_lane3(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG39_ds_first_clk_dly_lane3_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG39_get_ds_first_clk_dly_lane3(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG39_ds_first_clk_dly_lane3           0x0

#define MIPI1_APHY_REG40                        0x480
#define MIPI1_APHY_REG40_ds_second_clk_dly_lane3_shift              (24)
#define MIPI1_APHY_REG40_ds_second_clk_dly_lane3_mask               (0x3f000000)
#define MIPI1_APHY_REG40_ds_second_clk_dly_lane3(data)              (0x3f000000&((data)<<24))
#define MIPI1_APHY_REG40_ds_second_clk_dly_lane3_src(data)          ((0x3f000000&(data))>>24)
#define MIPI1_APHY_REG40_get_ds_second_clk_dly_lane3(data)          ((0x3f000000&(data))>>24)
//this->default: MIPI1_APHY_REG40_ds_second_clk_dly_lane3           0x0
#define MIPI1_APHY_REG40_ds_first_data_dly_lane3_shift              (16)
#define MIPI1_APHY_REG40_ds_first_data_dly_lane3_mask               (0x3f0000)
#define MIPI1_APHY_REG40_ds_first_data_dly_lane3(data)              (0x3f0000&((data)<<16))
#define MIPI1_APHY_REG40_ds_first_data_dly_lane3_src(data)          ((0x3f0000&(data))>>16)
#define MIPI1_APHY_REG40_get_ds_first_data_dly_lane3(data)          ((0x3f0000&(data))>>16)
//this->default: MIPI1_APHY_REG40_ds_first_data_dly_lane3           0x0
#define MIPI1_APHY_REG40_ds_cal_clk_dly_lane3_shift              (8)
#define MIPI1_APHY_REG40_ds_cal_clk_dly_lane3_mask               (0x3f00)
#define MIPI1_APHY_REG40_ds_cal_clk_dly_lane3(data)              (0x3f00&((data)<<8))
#define MIPI1_APHY_REG40_ds_cal_clk_dly_lane3_src(data)          ((0x3f00&(data))>>8)
#define MIPI1_APHY_REG40_get_ds_cal_clk_dly_lane3(data)          ((0x3f00&(data))>>8)
//this->default: MIPI1_APHY_REG40_ds_cal_clk_dly_lane3           0x0
#define MIPI1_APHY_REG40_ds_cal_data_dly_lane3_shift              (0)
#define MIPI1_APHY_REG40_ds_cal_data_dly_lane3_mask               (0x3f)
#define MIPI1_APHY_REG40_ds_cal_data_dly_lane3(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG40_ds_cal_data_dly_lane3_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG40_get_ds_cal_data_dly_lane3(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG40_ds_cal_data_dly_lane3           0x0

#define MIPI1_APHY_REG41                        0x484
#define MIPI1_APHY_REG41_ibrx_lpf_en_shift              (4)
#define MIPI1_APHY_REG41_ibrx_lpf_en_mask               (0x10)
#define MIPI1_APHY_REG41_ibrx_lpf_en(data)              (0x10&((data)<<4))
#define MIPI1_APHY_REG41_ibrx_lpf_en_src(data)          ((0x10&(data))>>4)
#define MIPI1_APHY_REG41_get_ibrx_lpf_en(data)          ((0x10&(data))>>4)
//this->default: MIPI1_APHY_REG41_ibrx_lpf_en           0x1
#define MIPI1_APHY_REG41_ibrx_adj_shift              (0)
#define MIPI1_APHY_REG41_ibrx_adj_mask               (0x3)
#define MIPI1_APHY_REG41_ibrx_adj(data)              (0x3&((data)<<0))
#define MIPI1_APHY_REG41_ibrx_adj_src(data)          ((0x3&(data))>>0)
#define MIPI1_APHY_REG41_get_ibrx_adj(data)          ((0x3&(data))>>0)
//this->default: MIPI1_APHY_REG41_ibrx_adj           0x2

#define MIPI1_APHY_REG43                        0x48c
#define MIPI1_APHY_REG43_mipi_reserved_shift              (0)
#define MIPI1_APHY_REG43_mipi_reserved_mask               (0xffffffff)
#define MIPI1_APHY_REG43_mipi_reserved(data)              (0xffffffff&((data)<<0))
#define MIPI1_APHY_REG43_mipi_reserved_src(data)          ((0xffffffff&(data))>>0)
#define MIPI1_APHY_REG43_get_mipi_reserved(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI1_APHY_REG43_mipi_reserved           0xffff0000

#define MIPI1_APHY_REG44                        0x490
#define MIPI1_APHY_REG44_rx_acgain_sel_shift              (31)
#define MIPI1_APHY_REG44_rx_acgain_sel_mask               (0x80000000)
#define MIPI1_APHY_REG44_rx_acgain_sel(data)              (0x80000000&((data)<<31))
#define MIPI1_APHY_REG44_rx_acgain_sel_src(data)          ((0x80000000&(data))>>31)
#define MIPI1_APHY_REG44_get_rx_acgain_sel(data)          ((0x80000000&(data))>>31)
//this->default: MIPI1_APHY_REG44_rx_acgain_sel           0x1
#define MIPI1_APHY_REG44_rx_acgain_shift              (8)
#define MIPI1_APHY_REG44_rx_acgain_mask               (0xfffff00)
#define MIPI1_APHY_REG44_rx_acgain(data)              (0xfffff00&((data)<<8))
#define MIPI1_APHY_REG44_rx_acgain_src(data)          ((0xfffff00&(data))>>8)
#define MIPI1_APHY_REG44_get_rx_acgain(data)          ((0xfffff00&(data))>>8)
//this->default: MIPI1_APHY_REG44_rx_acgain           0x0
#define MIPI1_APHY_REG44_rx_acgain_ckk_shift              (0)
#define MIPI1_APHY_REG44_rx_acgain_ckk_mask               (0x1f)
#define MIPI1_APHY_REG44_rx_acgain_ckk(data)              (0x1f&((data)<<0))
#define MIPI1_APHY_REG44_rx_acgain_ckk_src(data)          ((0x1f&(data))>>0)
#define MIPI1_APHY_REG44_get_rx_acgain_ckk(data)          ((0x1f&(data))>>0)
//this->default: MIPI1_APHY_REG44_rx_acgain_ckk           0x0

#define MIPI1_APHY_REG45                        0x494
#define MIPI1_APHY_REG45_rx_d2s_psel_shift              (8)
#define MIPI1_APHY_REG45_rx_d2s_psel_mask               (0xff00)
#define MIPI1_APHY_REG45_rx_d2s_psel(data)              (0xff00&((data)<<8))
#define MIPI1_APHY_REG45_rx_d2s_psel_src(data)          ((0xff00&(data))>>8)
#define MIPI1_APHY_REG45_get_rx_d2s_psel(data)          ((0xff00&(data))>>8)
//this->default: MIPI1_APHY_REG45_rx_d2s_psel           0x80
#define MIPI1_APHY_REG45_rx_d2s_isel_shift              (0)
#define MIPI1_APHY_REG45_rx_d2s_isel_mask               (0xf)
#define MIPI1_APHY_REG45_rx_d2s_isel(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG45_rx_d2s_isel_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG45_get_rx_d2s_isel(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG45_rx_d2s_isel           0x8

#define MIPI1_APHY_REG46                        0x498
#define MIPI1_APHY_REG46_rx_eq_ac_range_ckk_shift              (8)
#define MIPI1_APHY_REG46_rx_eq_ac_range_ckk_mask               (0x100)
#define MIPI1_APHY_REG46_rx_eq_ac_range_ckk(data)              (0x100&((data)<<8))
#define MIPI1_APHY_REG46_rx_eq_ac_range_ckk_src(data)          ((0x100&(data))>>8)
#define MIPI1_APHY_REG46_get_rx_eq_ac_range_ckk(data)          ((0x100&(data))>>8)
//this->default: MIPI1_APHY_REG46_rx_eq_ac_range_ckk           0x1
#define MIPI1_APHY_REG46_rx_eq_ac_range_shift              (0)
#define MIPI1_APHY_REG46_rx_eq_ac_range_mask               (0xf)
#define MIPI1_APHY_REG46_rx_eq_ac_range(data)              (0xf&((data)<<0))
#define MIPI1_APHY_REG46_rx_eq_ac_range_src(data)          ((0xf&(data))>>0)
#define MIPI1_APHY_REG46_get_rx_eq_ac_range(data)          ((0xf&(data))>>0)
//this->default: MIPI1_APHY_REG46_rx_eq_ac_range           0x4

#define MIPI1_APHY_REG47                        0x49c
#define MIPI1_APHY_REG47_rx_ileq_adj_ckk_shift              (8)
#define MIPI1_APHY_REG47_rx_ileq_adj_ckk_mask               (0x300)
#define MIPI1_APHY_REG47_rx_ileq_adj_ckk(data)              (0x300&((data)<<8))
#define MIPI1_APHY_REG47_rx_ileq_adj_ckk_src(data)          ((0x300&(data))>>8)
#define MIPI1_APHY_REG47_get_rx_ileq_adj_ckk(data)          ((0x300&(data))>>8)
//this->default: MIPI1_APHY_REG47_rx_ileq_adj_ckk           0x2
#define MIPI1_APHY_REG47_rx_ileq_adj_shift              (0)
#define MIPI1_APHY_REG47_rx_ileq_adj_mask               (0xff)
#define MIPI1_APHY_REG47_rx_ileq_adj(data)              (0xff&((data)<<0))
#define MIPI1_APHY_REG47_rx_ileq_adj_src(data)          ((0xff&(data))>>0)
#define MIPI1_APHY_REG47_get_rx_ileq_adj(data)          ((0xff&(data))>>0)
//this->default: MIPI1_APHY_REG47_rx_ileq_adj           0x80

#define MIPI1_APHY_REG48                        0x4a0
#define MIPI1_APHY_REG48_rx_input_bias_shift              (0)
#define MIPI1_APHY_REG48_rx_input_bias_mask               (0x7)
#define MIPI1_APHY_REG48_rx_input_bias(data)              (0x7&((data)<<0))
#define MIPI1_APHY_REG48_rx_input_bias_src(data)          ((0x7&(data))>>0)
#define MIPI1_APHY_REG48_get_rx_input_bias(data)          ((0x7&(data))>>0)
//this->default: MIPI1_APHY_REG48_rx_input_bias           0x4

#define MIPI1_APHY_REG49                        0x4a4
#define MIPI1_APHY_REG49_rx_ivga_adj_ckk_shift              (8)
#define MIPI1_APHY_REG49_rx_ivga_adj_ckk_mask               (0x300)
#define MIPI1_APHY_REG49_rx_ivga_adj_ckk(data)              (0x300&((data)<<8))
#define MIPI1_APHY_REG49_rx_ivga_adj_ckk_src(data)          ((0x300&(data))>>8)
#define MIPI1_APHY_REG49_get_rx_ivga_adj_ckk(data)          ((0x300&(data))>>8)
//this->default: MIPI1_APHY_REG49_rx_ivga_adj_ckk           0x2
#define MIPI1_APHY_REG49_rx_ivga_adj_shift              (0)
#define MIPI1_APHY_REG49_rx_ivga_adj_mask               (0xff)
#define MIPI1_APHY_REG49_rx_ivga_adj(data)              (0xff&((data)<<0))
#define MIPI1_APHY_REG49_rx_ivga_adj_src(data)          ((0xff&(data))>>0)
#define MIPI1_APHY_REG49_get_rx_ivga_adj(data)          ((0xff&(data))>>0)
//this->default: MIPI1_APHY_REG49_rx_ivga_adj           0x80

#define MIPI1_APHY_REG50                        0x4a8
#define MIPI1_APHY_REG50_rx_leq_c_tune_ckk_shift              (16)
#define MIPI1_APHY_REG50_rx_leq_c_tune_ckk_mask               (0x70000)
#define MIPI1_APHY_REG50_rx_leq_c_tune_ckk(data)              (0x70000&((data)<<16))
#define MIPI1_APHY_REG50_rx_leq_c_tune_ckk_src(data)          ((0x70000&(data))>>16)
#define MIPI1_APHY_REG50_get_rx_leq_c_tune_ckk(data)          ((0x70000&(data))>>16)
//this->default: MIPI1_APHY_REG50_rx_leq_c_tune_ckk           0x4
#define MIPI1_APHY_REG50_rx_leq_c_tune_shift              (0)
#define MIPI1_APHY_REG50_rx_leq_c_tune_mask               (0xfff)
#define MIPI1_APHY_REG50_rx_leq_c_tune(data)              (0xfff&((data)<<0))
#define MIPI1_APHY_REG50_rx_leq_c_tune_src(data)          ((0xfff&(data))>>0)
#define MIPI1_APHY_REG50_get_rx_leq_c_tune(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_APHY_REG50_rx_leq_c_tune           0xf00

#define MIPI1_APHY_REG51                        0x4ac
#define MIPI1_APHY_REG51_rx_leq_ibn_const_sel_dc_shift              (8)
#define MIPI1_APHY_REG51_rx_leq_ibn_const_sel_dc_mask               (0x300)
#define MIPI1_APHY_REG51_rx_leq_ibn_const_sel_dc(data)              (0x300&((data)<<8))
#define MIPI1_APHY_REG51_rx_leq_ibn_const_sel_dc_src(data)          ((0x300&(data))>>8)
#define MIPI1_APHY_REG51_get_rx_leq_ibn_const_sel_dc(data)          ((0x300&(data))>>8)
//this->default: MIPI1_APHY_REG51_rx_leq_ibn_const_sel_dc           0x2
#define MIPI1_APHY_REG51_rx_leq_ibn_const_gm_sel_shift              (0)
#define MIPI1_APHY_REG51_rx_leq_ibn_const_gm_sel_mask               (0x3)
#define MIPI1_APHY_REG51_rx_leq_ibn_const_gm_sel(data)              (0x3&((data)<<0))
#define MIPI1_APHY_REG51_rx_leq_ibn_const_gm_sel_src(data)          ((0x3&(data))>>0)
#define MIPI1_APHY_REG51_get_rx_leq_ibn_const_gm_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI1_APHY_REG51_rx_leq_ibn_const_gm_sel           0x2

#define MIPI1_APHY_REG52                        0x4b0
#define MIPI1_APHY_REG52_z0_shift              (0)
#define MIPI1_APHY_REG52_z0_mask               (0x3f)
#define MIPI1_APHY_REG52_z0(data)              (0x3f&((data)<<0))
#define MIPI1_APHY_REG52_z0_src(data)          ((0x3f&(data))>>0)
#define MIPI1_APHY_REG52_get_z0(data)          ((0x3f&(data))>>0)
//this->default: MIPI1_APHY_REG52_z0           0x20

#define MIPI1_DPHY_RXPRE_LANE                        0x500
#define MIPI1_DPHY_RXPRE_LANE_rxpre_lane_shift              (0)
#define MIPI1_DPHY_RXPRE_LANE_rxpre_lane_mask               (0xff)
#define MIPI1_DPHY_RXPRE_LANE_rxpre_lane(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_RXPRE_LANE_rxpre_lane_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_RXPRE_LANE_get_rxpre_lane(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_RXPRE_LANE_rxpre_lane           0x0

#define MIPI1_DPHY_RXPOS_LANE                        0x504
#define MIPI1_DPHY_RXPOS_LANE_rxpos_lane_shift              (0)
#define MIPI1_DPHY_RXPOS_LANE_rxpos_lane_mask               (0xff)
#define MIPI1_DPHY_RXPOS_LANE_rxpos_lane(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_RXPOS_LANE_rxpos_lane_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_RXPOS_LANE_get_rxpos_lane(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_RXPOS_LANE_rxpos_lane           0x0

#define MIPI1_DPHY_PWDB                        0x508
#define MIPI1_DPHY_PWDB_lane3_pwdb_shift              (3)
#define MIPI1_DPHY_PWDB_lane3_pwdb_mask               (0x8)
#define MIPI1_DPHY_PWDB_lane3_pwdb(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_PWDB_lane3_pwdb_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_PWDB_get_lane3_pwdb(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_PWDB_lane3_pwdb           0x0
#define MIPI1_DPHY_PWDB_lane2_pwdb_shift              (2)
#define MIPI1_DPHY_PWDB_lane2_pwdb_mask               (0x4)
#define MIPI1_DPHY_PWDB_lane2_pwdb(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_PWDB_lane2_pwdb_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_PWDB_get_lane2_pwdb(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_PWDB_lane2_pwdb           0x0
#define MIPI1_DPHY_PWDB_lane1_pwdb_shift              (1)
#define MIPI1_DPHY_PWDB_lane1_pwdb_mask               (0x2)
#define MIPI1_DPHY_PWDB_lane1_pwdb(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_PWDB_lane1_pwdb_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_PWDB_get_lane1_pwdb(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_PWDB_lane1_pwdb           0x0
#define MIPI1_DPHY_PWDB_lane0_pwdb_shift              (0)
#define MIPI1_DPHY_PWDB_lane0_pwdb_mask               (0x1)
#define MIPI1_DPHY_PWDB_lane0_pwdb(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_PWDB_lane0_pwdb_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_PWDB_get_lane0_pwdb(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_PWDB_lane0_pwdb           0x0

#define MIPI1_DPHY_LANE_EN                        0x50c
#define MIPI1_DPHY_LANE_EN_clk_lane_en_shift              (4)
#define MIPI1_DPHY_LANE_EN_clk_lane_en_mask               (0x10)
#define MIPI1_DPHY_LANE_EN_clk_lane_en(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_LANE_EN_clk_lane_en_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_LANE_EN_get_clk_lane_en(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_LANE_EN_clk_lane_en           0x0
#define MIPI1_DPHY_LANE_EN_lane3_en_shift              (3)
#define MIPI1_DPHY_LANE_EN_lane3_en_mask               (0x8)
#define MIPI1_DPHY_LANE_EN_lane3_en(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_LANE_EN_lane3_en_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_LANE_EN_get_lane3_en(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_LANE_EN_lane3_en           0x0
#define MIPI1_DPHY_LANE_EN_lane2_en_shift              (2)
#define MIPI1_DPHY_LANE_EN_lane2_en_mask               (0x4)
#define MIPI1_DPHY_LANE_EN_lane2_en(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_LANE_EN_lane2_en_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_LANE_EN_get_lane2_en(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_LANE_EN_lane2_en           0x0
#define MIPI1_DPHY_LANE_EN_lane1_en_shift              (1)
#define MIPI1_DPHY_LANE_EN_lane1_en_mask               (0x2)
#define MIPI1_DPHY_LANE_EN_lane1_en(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_LANE_EN_lane1_en_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_LANE_EN_get_lane1_en(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_LANE_EN_lane1_en           0x0
#define MIPI1_DPHY_LANE_EN_lane0_en_shift              (0)
#define MIPI1_DPHY_LANE_EN_lane0_en_mask               (0x1)
#define MIPI1_DPHY_LANE_EN_lane0_en(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_LANE_EN_lane0_en_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_LANE_EN_get_lane0_en(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_LANE_EN_lane0_en           0x0

#define MIPI1_DPHY_VC0_DATA_FORMAT                        0x510
#define MIPI1_DPHY_VC0_DATA_FORMAT_yuv_src_sel0_shift              (16)
#define MIPI1_DPHY_VC0_DATA_FORMAT_yuv_src_sel0_mask               (0x30000)
#define MIPI1_DPHY_VC0_DATA_FORMAT_yuv_src_sel0(data)              (0x30000&((data)<<16))
#define MIPI1_DPHY_VC0_DATA_FORMAT_yuv_src_sel0_src(data)          ((0x30000&(data))>>16)
#define MIPI1_DPHY_VC0_DATA_FORMAT_get_yuv_src_sel0(data)          ((0x30000&(data))>>16)
//this->default: MIPI1_DPHY_VC0_DATA_FORMAT_yuv_src_sel0           0x0
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_format0_shift              (8)
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_format0_mask               (0x700)
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_format0(data)              (0x700&((data)<<8))
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_format0_src(data)          ((0x700&(data))>>8)
#define MIPI1_DPHY_VC0_DATA_FORMAT_get_dec_format0(data)          ((0x700&(data))>>8)
//this->default: MIPI1_DPHY_VC0_DATA_FORMAT_dec_format0           0x0
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_id0_shift              (0)
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_id0_mask               (0xff)
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_id0(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_VC0_DATA_FORMAT_dec_id0_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_VC0_DATA_FORMAT_get_dec_id0(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_VC0_DATA_FORMAT_dec_id0           0x31

#define MIPI1_DPHY_VC1_DATA_FORMAT                        0x514
#define MIPI1_DPHY_VC1_DATA_FORMAT_yuv_src_sel1_shift              (16)
#define MIPI1_DPHY_VC1_DATA_FORMAT_yuv_src_sel1_mask               (0x30000)
#define MIPI1_DPHY_VC1_DATA_FORMAT_yuv_src_sel1(data)              (0x30000&((data)<<16))
#define MIPI1_DPHY_VC1_DATA_FORMAT_yuv_src_sel1_src(data)          ((0x30000&(data))>>16)
#define MIPI1_DPHY_VC1_DATA_FORMAT_get_yuv_src_sel1(data)          ((0x30000&(data))>>16)
//this->default: MIPI1_DPHY_VC1_DATA_FORMAT_yuv_src_sel1           0x0
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_format1_shift              (8)
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_format1_mask               (0x700)
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_format1(data)              (0x700&((data)<<8))
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_format1_src(data)          ((0x700&(data))>>8)
#define MIPI1_DPHY_VC1_DATA_FORMAT_get_dec_format1(data)          ((0x700&(data))>>8)
//this->default: MIPI1_DPHY_VC1_DATA_FORMAT_dec_format1           0x0
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_id1_shift              (0)
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_id1_mask               (0xff)
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_id1(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_VC1_DATA_FORMAT_dec_id1_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_VC1_DATA_FORMAT_get_dec_id1(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_VC1_DATA_FORMAT_dec_id1           0x71

#define MIPI1_DPHY_VC2_DATA_FORMAT                        0x518
#define MIPI1_DPHY_VC2_DATA_FORMAT_yuv_src_sel2_shift              (16)
#define MIPI1_DPHY_VC2_DATA_FORMAT_yuv_src_sel2_mask               (0x30000)
#define MIPI1_DPHY_VC2_DATA_FORMAT_yuv_src_sel2(data)              (0x30000&((data)<<16))
#define MIPI1_DPHY_VC2_DATA_FORMAT_yuv_src_sel2_src(data)          ((0x30000&(data))>>16)
#define MIPI1_DPHY_VC2_DATA_FORMAT_get_yuv_src_sel2(data)          ((0x30000&(data))>>16)
//this->default: MIPI1_DPHY_VC2_DATA_FORMAT_yuv_src_sel2           0x0
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_format2_shift              (8)
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_format2_mask               (0x700)
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_format2(data)              (0x700&((data)<<8))
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_format2_src(data)          ((0x700&(data))>>8)
#define MIPI1_DPHY_VC2_DATA_FORMAT_get_dec_format2(data)          ((0x700&(data))>>8)
//this->default: MIPI1_DPHY_VC2_DATA_FORMAT_dec_format2           0x0
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_id2_shift              (0)
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_id2_mask               (0xff)
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_id2(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_VC2_DATA_FORMAT_dec_id2_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_VC2_DATA_FORMAT_get_dec_id2(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_VC2_DATA_FORMAT_dec_id2           0xb1

#define MIPI1_DPHY_VC3_DATA_FORMAT                        0x51c
#define MIPI1_DPHY_VC3_DATA_FORMAT_yuv_src_sel3_shift              (16)
#define MIPI1_DPHY_VC3_DATA_FORMAT_yuv_src_sel3_mask               (0x30000)
#define MIPI1_DPHY_VC3_DATA_FORMAT_yuv_src_sel3(data)              (0x30000&((data)<<16))
#define MIPI1_DPHY_VC3_DATA_FORMAT_yuv_src_sel3_src(data)          ((0x30000&(data))>>16)
#define MIPI1_DPHY_VC3_DATA_FORMAT_get_yuv_src_sel3(data)          ((0x30000&(data))>>16)
//this->default: MIPI1_DPHY_VC3_DATA_FORMAT_yuv_src_sel3           0x0
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_format3_shift              (8)
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_format3_mask               (0x700)
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_format3(data)              (0x700&((data)<<8))
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_format3_src(data)          ((0x700&(data))>>8)
#define MIPI1_DPHY_VC3_DATA_FORMAT_get_dec_format3(data)          ((0x700&(data))>>8)
//this->default: MIPI1_DPHY_VC3_DATA_FORMAT_dec_format3           0x0
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_id3_shift              (0)
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_id3_mask               (0xff)
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_id3(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_VC3_DATA_FORMAT_dec_id3_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_VC3_DATA_FORMAT_get_dec_id3(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_VC3_DATA_FORMAT_dec_id3           0xf1

#define MIPI1_DPHY_DEG_SEL                        0x520
#define MIPI1_DPHY_DEG_SEL_deglitch_cfg_shift              (0)
#define MIPI1_DPHY_DEG_SEL_deglitch_cfg_mask               (0x1f)
#define MIPI1_DPHY_DEG_SEL_deglitch_cfg(data)              (0x1f&((data)<<0))
#define MIPI1_DPHY_DEG_SEL_deglitch_cfg_src(data)          ((0x1f&(data))>>0)
#define MIPI1_DPHY_DEG_SEL_get_deglitch_cfg(data)          ((0x1f&(data))>>0)
//this->default: MIPI1_DPHY_DEG_SEL_deglitch_cfg           0x0

#define MIPI1_DPHY_LANE_CTRL                        0x524
#define MIPI1_DPHY_LANE_CTRL_trans_mode_sel_shift              (4)
#define MIPI1_DPHY_LANE_CTRL_trans_mode_sel_mask               (0x10)
#define MIPI1_DPHY_LANE_CTRL_trans_mode_sel(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_LANE_CTRL_trans_mode_sel_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_LANE_CTRL_get_trans_mode_sel(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_LANE_CTRL_trans_mode_sel           0x1
#define MIPI1_DPHY_LANE_CTRL_srst_shift              (0)
#define MIPI1_DPHY_LANE_CTRL_srst_mask               (0x1)
#define MIPI1_DPHY_LANE_CTRL_srst(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_LANE_CTRL_srst_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_LANE_CTRL_get_srst(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_LANE_CTRL_srst           0x0

#define MIPI1_DPHY_CFG0                        0x528
#define MIPI1_DPHY_CFG0_clk_lane_cfg_shift              (5)
#define MIPI1_DPHY_CFG0_clk_lane_cfg_mask               (0x20)
#define MIPI1_DPHY_CFG0_clk_lane_cfg(data)              (0x20&((data)<<5))
#define MIPI1_DPHY_CFG0_clk_lane_cfg_src(data)          ((0x20&(data))>>5)
#define MIPI1_DPHY_CFG0_get_clk_lane_cfg(data)          ((0x20&(data))>>5)
//this->default: MIPI1_DPHY_CFG0_clk_lane_cfg           0x0
#define MIPI1_DPHY_CFG0_pix_din_mipi_sel_shift              (4)
#define MIPI1_DPHY_CFG0_pix_din_mipi_sel_mask               (0x10)
#define MIPI1_DPHY_CFG0_pix_din_mipi_sel(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_CFG0_pix_din_mipi_sel_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_CFG0_get_pix_din_mipi_sel(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_CFG0_pix_din_mipi_sel           0x0
#define MIPI1_DPHY_CFG0_bit_swp_shift              (3)
#define MIPI1_DPHY_CFG0_bit_swp_mask               (0x8)
#define MIPI1_DPHY_CFG0_bit_swp(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_CFG0_bit_swp_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_CFG0_get_bit_swp(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_CFG0_bit_swp           0x0
#define MIPI1_DPHY_CFG0_crc16_en_shift              (2)
#define MIPI1_DPHY_CFG0_crc16_en_mask               (0x4)
#define MIPI1_DPHY_CFG0_crc16_en(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_CFG0_crc16_en_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_CFG0_get_crc16_en(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_CFG0_crc16_en           0x0
#define MIPI1_DPHY_CFG0_ecc_en_shift              (1)
#define MIPI1_DPHY_CFG0_ecc_en_mask               (0x2)
#define MIPI1_DPHY_CFG0_ecc_en(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_CFG0_ecc_en_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_CFG0_get_ecc_en(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_CFG0_ecc_en           0x1
#define MIPI1_DPHY_CFG0_clk_mode_shift              (0)
#define MIPI1_DPHY_CFG0_clk_mode_mask               (0x1)
#define MIPI1_DPHY_CFG0_clk_mode(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_CFG0_clk_mode_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_CFG0_get_clk_mode(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_CFG0_clk_mode           0x0

#define MIPI1_DPHY_HSTERM0                        0x52c
#define MIPI1_DPHY_HSTERM0_hl_interval_1_shift              (4)
#define MIPI1_DPHY_HSTERM0_hl_interval_1_mask               (0xf0)
#define MIPI1_DPHY_HSTERM0_hl_interval_1(data)              (0xf0&((data)<<4))
#define MIPI1_DPHY_HSTERM0_hl_interval_1_src(data)          ((0xf0&(data))>>4)
#define MIPI1_DPHY_HSTERM0_get_hl_interval_1(data)          ((0xf0&(data))>>4)
//this->default: MIPI1_DPHY_HSTERM0_hl_interval_1           0x2
#define MIPI1_DPHY_HSTERM0_hl_interval_0_shift              (0)
#define MIPI1_DPHY_HSTERM0_hl_interval_0_mask               (0xf)
#define MIPI1_DPHY_HSTERM0_hl_interval_0(data)              (0xf&((data)<<0))
#define MIPI1_DPHY_HSTERM0_hl_interval_0_src(data)          ((0xf&(data))>>0)
#define MIPI1_DPHY_HSTERM0_get_hl_interval_0(data)          ((0xf&(data))>>0)
//this->default: MIPI1_DPHY_HSTERM0_hl_interval_0           0x2

#define MIPI1_DPHY_HSTERM1                        0x530
#define MIPI1_DPHY_HSTERM1_hl_interval_3_shift              (4)
#define MIPI1_DPHY_HSTERM1_hl_interval_3_mask               (0xf0)
#define MIPI1_DPHY_HSTERM1_hl_interval_3(data)              (0xf0&((data)<<4))
#define MIPI1_DPHY_HSTERM1_hl_interval_3_src(data)          ((0xf0&(data))>>4)
#define MIPI1_DPHY_HSTERM1_get_hl_interval_3(data)          ((0xf0&(data))>>4)
//this->default: MIPI1_DPHY_HSTERM1_hl_interval_3           0x2
#define MIPI1_DPHY_HSTERM1_hl_interval_2_shift              (0)
#define MIPI1_DPHY_HSTERM1_hl_interval_2_mask               (0xf)
#define MIPI1_DPHY_HSTERM1_hl_interval_2(data)              (0xf&((data)<<0))
#define MIPI1_DPHY_HSTERM1_hl_interval_2_src(data)          ((0xf&(data))>>0)
#define MIPI1_DPHY_HSTERM1_get_hl_interval_2(data)          ((0xf&(data))>>0)
//this->default: MIPI1_DPHY_HSTERM1_hl_interval_2           0x2

#define MIPI1_DPHY_LANE_SEL                        0x534
#define MIPI1_DPHY_LANE_SEL_lane3_sel_shift              (6)
#define MIPI1_DPHY_LANE_SEL_lane3_sel_mask               (0xc0)
#define MIPI1_DPHY_LANE_SEL_lane3_sel(data)              (0xc0&((data)<<6))
#define MIPI1_DPHY_LANE_SEL_lane3_sel_src(data)          ((0xc0&(data))>>6)
#define MIPI1_DPHY_LANE_SEL_get_lane3_sel(data)          ((0xc0&(data))>>6)
//this->default: MIPI1_DPHY_LANE_SEL_lane3_sel           0x3
#define MIPI1_DPHY_LANE_SEL_lane2_sel_shift              (4)
#define MIPI1_DPHY_LANE_SEL_lane2_sel_mask               (0x30)
#define MIPI1_DPHY_LANE_SEL_lane2_sel(data)              (0x30&((data)<<4))
#define MIPI1_DPHY_LANE_SEL_lane2_sel_src(data)          ((0x30&(data))>>4)
#define MIPI1_DPHY_LANE_SEL_get_lane2_sel(data)          ((0x30&(data))>>4)
//this->default: MIPI1_DPHY_LANE_SEL_lane2_sel           0x2
#define MIPI1_DPHY_LANE_SEL_lane1_sel_shift              (2)
#define MIPI1_DPHY_LANE_SEL_lane1_sel_mask               (0xc)
#define MIPI1_DPHY_LANE_SEL_lane1_sel(data)              (0xc&((data)<<2))
#define MIPI1_DPHY_LANE_SEL_lane1_sel_src(data)          ((0xc&(data))>>2)
#define MIPI1_DPHY_LANE_SEL_get_lane1_sel(data)          ((0xc&(data))>>2)
//this->default: MIPI1_DPHY_LANE_SEL_lane1_sel           0x1
#define MIPI1_DPHY_LANE_SEL_lane0_sel_shift              (0)
#define MIPI1_DPHY_LANE_SEL_lane0_sel_mask               (0x3)
#define MIPI1_DPHY_LANE_SEL_lane0_sel(data)              (0x3&((data)<<0))
#define MIPI1_DPHY_LANE_SEL_lane0_sel_src(data)          ((0x3&(data))>>0)
#define MIPI1_DPHY_LANE_SEL_get_lane0_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI1_DPHY_LANE_SEL_lane0_sel           0x0

#define MIPI1_DPHY_HSCLK_SEL                        0x538
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane3_shift              (3)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane3_mask               (0x8)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane3(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane3_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_HSCLK_SEL_get_hsclk_sel_lane3(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane3           0x1
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane2_shift              (2)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane2_mask               (0x4)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane2(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane2_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_HSCLK_SEL_get_hsclk_sel_lane2(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane2           0x1
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane1_shift              (1)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane1_mask               (0x2)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane1(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane1_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_HSCLK_SEL_get_hsclk_sel_lane1(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane1           0x1
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane0_shift              (0)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane0_mask               (0x1)
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane0(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_HSCLK_SEL_get_hsclk_sel_lane0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_HSCLK_SEL_hsclk_sel_lane0           0x1

#define MIPI1_DPHY_INTP_EN                        0x53c
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch0_inten_shift              (31)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch0_inten_mask               (0x80000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch0_inten(data)              (0x80000000&((data)<<31))
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch0_inten_src(data)          ((0x80000000&(data))>>31)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_start_ch0_inten(data)          ((0x80000000&(data))>>31)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_start_ch0_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch0_inten_shift              (30)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch0_inten_mask               (0x40000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch0_inten(data)              (0x40000000&((data)<<30))
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch0_inten_src(data)          ((0x40000000&(data))>>30)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_end_ch0_inten(data)          ((0x40000000&(data))>>30)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_end_ch0_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch1_inten_shift              (29)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch1_inten_mask               (0x20000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch1_inten(data)              (0x20000000&((data)<<29))
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch1_inten_src(data)          ((0x20000000&(data))>>29)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_start_ch1_inten(data)          ((0x20000000&(data))>>29)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_start_ch1_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch1_inten_shift              (28)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch1_inten_mask               (0x10000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch1_inten(data)              (0x10000000&((data)<<28))
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch1_inten_src(data)          ((0x10000000&(data))>>28)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_end_ch1_inten(data)          ((0x10000000&(data))>>28)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_end_ch1_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch2_inten_shift              (27)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch2_inten_mask               (0x8000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch2_inten(data)              (0x8000000&((data)<<27))
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch2_inten_src(data)          ((0x8000000&(data))>>27)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_start_ch2_inten(data)          ((0x8000000&(data))>>27)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_start_ch2_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch2_inten_shift              (26)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch2_inten_mask               (0x4000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch2_inten(data)              (0x4000000&((data)<<26))
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch2_inten_src(data)          ((0x4000000&(data))>>26)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_end_ch2_inten(data)          ((0x4000000&(data))>>26)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_end_ch2_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch3_inten_shift              (25)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch3_inten_mask               (0x2000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch3_inten(data)              (0x2000000&((data)<<25))
#define MIPI1_DPHY_INTP_EN_mipi_frame_start_ch3_inten_src(data)          ((0x2000000&(data))>>25)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_start_ch3_inten(data)          ((0x2000000&(data))>>25)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_start_ch3_inten           0x0
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch3_inten_shift              (24)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch3_inten_mask               (0x1000000)
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch3_inten(data)              (0x1000000&((data)<<24))
#define MIPI1_DPHY_INTP_EN_mipi_frame_end_ch3_inten_src(data)          ((0x1000000&(data))>>24)
#define MIPI1_DPHY_INTP_EN_get_mipi_frame_end_ch3_inten(data)          ((0x1000000&(data))>>24)
//this->default: MIPI1_DPHY_INTP_EN_mipi_frame_end_ch3_inten           0x0
#define MIPI1_DPHY_INTP_EN_lane3_ulps_exit_inten_shift              (12)
#define MIPI1_DPHY_INTP_EN_lane3_ulps_exit_inten_mask               (0x1000)
#define MIPI1_DPHY_INTP_EN_lane3_ulps_exit_inten(data)              (0x1000&((data)<<12))
#define MIPI1_DPHY_INTP_EN_lane3_ulps_exit_inten_src(data)          ((0x1000&(data))>>12)
#define MIPI1_DPHY_INTP_EN_get_lane3_ulps_exit_inten(data)          ((0x1000&(data))>>12)
//this->default: MIPI1_DPHY_INTP_EN_lane3_ulps_exit_inten           0x0
#define MIPI1_DPHY_INTP_EN_lane2_ulps_exit_inten_shift              (11)
#define MIPI1_DPHY_INTP_EN_lane2_ulps_exit_inten_mask               (0x800)
#define MIPI1_DPHY_INTP_EN_lane2_ulps_exit_inten(data)              (0x800&((data)<<11))
#define MIPI1_DPHY_INTP_EN_lane2_ulps_exit_inten_src(data)          ((0x800&(data))>>11)
#define MIPI1_DPHY_INTP_EN_get_lane2_ulps_exit_inten(data)          ((0x800&(data))>>11)
//this->default: MIPI1_DPHY_INTP_EN_lane2_ulps_exit_inten           0x0
#define MIPI1_DPHY_INTP_EN_lane1_ulps_exit_inten_shift              (10)
#define MIPI1_DPHY_INTP_EN_lane1_ulps_exit_inten_mask               (0x400)
#define MIPI1_DPHY_INTP_EN_lane1_ulps_exit_inten(data)              (0x400&((data)<<10))
#define MIPI1_DPHY_INTP_EN_lane1_ulps_exit_inten_src(data)          ((0x400&(data))>>10)
#define MIPI1_DPHY_INTP_EN_get_lane1_ulps_exit_inten(data)          ((0x400&(data))>>10)
//this->default: MIPI1_DPHY_INTP_EN_lane1_ulps_exit_inten           0x0
#define MIPI1_DPHY_INTP_EN_lane0_ulps_exit_inten_shift              (9)
#define MIPI1_DPHY_INTP_EN_lane0_ulps_exit_inten_mask               (0x200)
#define MIPI1_DPHY_INTP_EN_lane0_ulps_exit_inten(data)              (0x200&((data)<<9))
#define MIPI1_DPHY_INTP_EN_lane0_ulps_exit_inten_src(data)          ((0x200&(data))>>9)
#define MIPI1_DPHY_INTP_EN_get_lane0_ulps_exit_inten(data)          ((0x200&(data))>>9)
//this->default: MIPI1_DPHY_INTP_EN_lane0_ulps_exit_inten           0x0
#define MIPI1_DPHY_INTP_EN_clk_ulps_exit_inten_shift              (8)
#define MIPI1_DPHY_INTP_EN_clk_ulps_exit_inten_mask               (0x100)
#define MIPI1_DPHY_INTP_EN_clk_ulps_exit_inten(data)              (0x100&((data)<<8))
#define MIPI1_DPHY_INTP_EN_clk_ulps_exit_inten_src(data)          ((0x100&(data))>>8)
#define MIPI1_DPHY_INTP_EN_get_clk_ulps_exit_inten(data)          ((0x100&(data))>>8)
//this->default: MIPI1_DPHY_INTP_EN_clk_ulps_exit_inten           0x0
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane3_inten_shift              (7)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane3_inten_mask               (0x80)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane3_inten(data)              (0x80&((data)<<7))
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane3_inten_src(data)          ((0x80&(data))>>7)
#define MIPI1_DPHY_INTP_EN_get_esc_cmd_lane3_inten(data)          ((0x80&(data))>>7)
//this->default: MIPI1_DPHY_INTP_EN_esc_cmd_lane3_inten           0x0
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane2_inten_shift              (6)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane2_inten_mask               (0x40)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane2_inten(data)              (0x40&((data)<<6))
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane2_inten_src(data)          ((0x40&(data))>>6)
#define MIPI1_DPHY_INTP_EN_get_esc_cmd_lane2_inten(data)          ((0x40&(data))>>6)
//this->default: MIPI1_DPHY_INTP_EN_esc_cmd_lane2_inten           0x0
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane1_inten_shift              (5)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane1_inten_mask               (0x20)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane1_inten(data)              (0x20&((data)<<5))
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane1_inten_src(data)          ((0x20&(data))>>5)
#define MIPI1_DPHY_INTP_EN_get_esc_cmd_lane1_inten(data)          ((0x20&(data))>>5)
//this->default: MIPI1_DPHY_INTP_EN_esc_cmd_lane1_inten           0x0
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane0_inten_shift              (4)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane0_inten_mask               (0x10)
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane0_inten(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_INTP_EN_esc_cmd_lane0_inten_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_INTP_EN_get_esc_cmd_lane0_inten(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_INTP_EN_esc_cmd_lane0_inten           0x0
#define MIPI1_DPHY_INTP_EN_clk_ulps_inten_shift              (3)
#define MIPI1_DPHY_INTP_EN_clk_ulps_inten_mask               (0x8)
#define MIPI1_DPHY_INTP_EN_clk_ulps_inten(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_INTP_EN_clk_ulps_inten_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_INTP_EN_get_clk_ulps_inten(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_INTP_EN_clk_ulps_inten           0x0
#define MIPI1_DPHY_INTP_EN_crc16_err_inten_shift              (2)
#define MIPI1_DPHY_INTP_EN_crc16_err_inten_mask               (0x4)
#define MIPI1_DPHY_INTP_EN_crc16_err_inten(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_INTP_EN_crc16_err_inten_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_INTP_EN_get_crc16_err_inten(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_INTP_EN_crc16_err_inten           0x0
#define MIPI1_DPHY_INTP_EN_ecc_cor_inten_shift              (1)
#define MIPI1_DPHY_INTP_EN_ecc_cor_inten_mask               (0x2)
#define MIPI1_DPHY_INTP_EN_ecc_cor_inten(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_INTP_EN_ecc_cor_inten_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_INTP_EN_get_ecc_cor_inten(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_INTP_EN_ecc_cor_inten           0x0
#define MIPI1_DPHY_INTP_EN_ecc_err_inten_shift              (0)
#define MIPI1_DPHY_INTP_EN_ecc_err_inten_mask               (0x1)
#define MIPI1_DPHY_INTP_EN_ecc_err_inten(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_INTP_EN_ecc_err_inten_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_INTP_EN_get_ecc_err_inten(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_INTP_EN_ecc_err_inten           0x0

#define MIPI1_DPHY_INTP_CLR                        0x540
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr_shift              (31)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr_mask               (0x80000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr(data)              (0x80000000&((data)<<31))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr_src(data)          ((0x80000000&(data))>>31)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_start_ch0_int_clr(data)          ((0x80000000&(data))>>31)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch0_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr_shift              (30)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr_mask               (0x40000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr(data)              (0x40000000&((data)<<30))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr_src(data)          ((0x40000000&(data))>>30)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_end_ch0_int_clr(data)          ((0x40000000&(data))>>30)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch0_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr_shift              (29)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr_mask               (0x20000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr(data)              (0x20000000&((data)<<29))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr_src(data)          ((0x20000000&(data))>>29)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_start_ch1_int_clr(data)          ((0x20000000&(data))>>29)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch1_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr_shift              (28)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr_mask               (0x10000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr(data)              (0x10000000&((data)<<28))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr_src(data)          ((0x10000000&(data))>>28)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_end_ch1_int_clr(data)          ((0x10000000&(data))>>28)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch1_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr_shift              (27)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr_mask               (0x8000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr(data)              (0x8000000&((data)<<27))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr_src(data)          ((0x8000000&(data))>>27)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_start_ch2_int_clr(data)          ((0x8000000&(data))>>27)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch2_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr_shift              (26)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr_mask               (0x4000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr(data)              (0x4000000&((data)<<26))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr_src(data)          ((0x4000000&(data))>>26)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_end_ch2_int_clr(data)          ((0x4000000&(data))>>26)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch2_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr_shift              (25)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr_mask               (0x2000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr(data)              (0x2000000&((data)<<25))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr_src(data)          ((0x2000000&(data))>>25)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_start_ch3_int_clr(data)          ((0x2000000&(data))>>25)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_start_ch3_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr_shift              (24)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr_mask               (0x1000000)
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr(data)              (0x1000000&((data)<<24))
#define MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr_src(data)          ((0x1000000&(data))>>24)
#define MIPI1_DPHY_INTP_CLR_get_mipi_frame_end_ch3_int_clr(data)          ((0x1000000&(data))>>24)
//this->default: MIPI1_DPHY_INTP_CLR_mipi_frame_end_ch3_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_lane3_ulps_exit_int_clr_shift              (12)
#define MIPI1_DPHY_INTP_CLR_lane3_ulps_exit_int_clr_mask               (0x1000)
#define MIPI1_DPHY_INTP_CLR_lane3_ulps_exit_int_clr(data)              (0x1000&((data)<<12))
#define MIPI1_DPHY_INTP_CLR_lane3_ulps_exit_int_clr_src(data)          ((0x1000&(data))>>12)
#define MIPI1_DPHY_INTP_CLR_get_lane3_ulps_exit_int_clr(data)          ((0x1000&(data))>>12)
//this->default: MIPI1_DPHY_INTP_CLR_lane3_ulps_exit_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_lane2_ulps_exit_int_clr_shift              (11)
#define MIPI1_DPHY_INTP_CLR_lane2_ulps_exit_int_clr_mask               (0x800)
#define MIPI1_DPHY_INTP_CLR_lane2_ulps_exit_int_clr(data)              (0x800&((data)<<11))
#define MIPI1_DPHY_INTP_CLR_lane2_ulps_exit_int_clr_src(data)          ((0x800&(data))>>11)
#define MIPI1_DPHY_INTP_CLR_get_lane2_ulps_exit_int_clr(data)          ((0x800&(data))>>11)
//this->default: MIPI1_DPHY_INTP_CLR_lane2_ulps_exit_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_lane1_ulps_exit_int_clr_shift              (10)
#define MIPI1_DPHY_INTP_CLR_lane1_ulps_exit_int_clr_mask               (0x400)
#define MIPI1_DPHY_INTP_CLR_lane1_ulps_exit_int_clr(data)              (0x400&((data)<<10))
#define MIPI1_DPHY_INTP_CLR_lane1_ulps_exit_int_clr_src(data)          ((0x400&(data))>>10)
#define MIPI1_DPHY_INTP_CLR_get_lane1_ulps_exit_int_clr(data)          ((0x400&(data))>>10)
//this->default: MIPI1_DPHY_INTP_CLR_lane1_ulps_exit_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_lane0_ulps_exit_int_clr_shift              (9)
#define MIPI1_DPHY_INTP_CLR_lane0_ulps_exit_int_clr_mask               (0x200)
#define MIPI1_DPHY_INTP_CLR_lane0_ulps_exit_int_clr(data)              (0x200&((data)<<9))
#define MIPI1_DPHY_INTP_CLR_lane0_ulps_exit_int_clr_src(data)          ((0x200&(data))>>9)
#define MIPI1_DPHY_INTP_CLR_get_lane0_ulps_exit_int_clr(data)          ((0x200&(data))>>9)
//this->default: MIPI1_DPHY_INTP_CLR_lane0_ulps_exit_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_clk_ulps_exit_int_clr_shift              (8)
#define MIPI1_DPHY_INTP_CLR_clk_ulps_exit_int_clr_mask               (0x100)
#define MIPI1_DPHY_INTP_CLR_clk_ulps_exit_int_clr(data)              (0x100&((data)<<8))
#define MIPI1_DPHY_INTP_CLR_clk_ulps_exit_int_clr_src(data)          ((0x100&(data))>>8)
#define MIPI1_DPHY_INTP_CLR_get_clk_ulps_exit_int_clr(data)          ((0x100&(data))>>8)
//this->default: MIPI1_DPHY_INTP_CLR_clk_ulps_exit_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane3_st_clr_shift              (7)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane3_st_clr_mask               (0x80)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane3_st_clr(data)              (0x80&((data)<<7))
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane3_st_clr_src(data)          ((0x80&(data))>>7)
#define MIPI1_DPHY_INTP_CLR_get_esc_cmd_lane3_st_clr(data)          ((0x80&(data))>>7)
//this->default: MIPI1_DPHY_INTP_CLR_esc_cmd_lane3_st_clr           0x0
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane2_st_clr_shift              (6)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane2_st_clr_mask               (0x40)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane2_st_clr(data)              (0x40&((data)<<6))
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane2_st_clr_src(data)          ((0x40&(data))>>6)
#define MIPI1_DPHY_INTP_CLR_get_esc_cmd_lane2_st_clr(data)          ((0x40&(data))>>6)
//this->default: MIPI1_DPHY_INTP_CLR_esc_cmd_lane2_st_clr           0x0
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane1_st_clr_shift              (5)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane1_st_clr_mask               (0x20)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane1_st_clr(data)              (0x20&((data)<<5))
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane1_st_clr_src(data)          ((0x20&(data))>>5)
#define MIPI1_DPHY_INTP_CLR_get_esc_cmd_lane1_st_clr(data)          ((0x20&(data))>>5)
//this->default: MIPI1_DPHY_INTP_CLR_esc_cmd_lane1_st_clr           0x0
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane0_st_clr_shift              (4)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane0_st_clr_mask               (0x10)
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane0_st_clr(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_INTP_CLR_esc_cmd_lane0_st_clr_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_INTP_CLR_get_esc_cmd_lane0_st_clr(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_INTP_CLR_esc_cmd_lane0_st_clr           0x0
#define MIPI1_DPHY_INTP_CLR_clk_ulps_int_clr_shift              (3)
#define MIPI1_DPHY_INTP_CLR_clk_ulps_int_clr_mask               (0x8)
#define MIPI1_DPHY_INTP_CLR_clk_ulps_int_clr(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_INTP_CLR_clk_ulps_int_clr_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_INTP_CLR_get_clk_ulps_int_clr(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_INTP_CLR_clk_ulps_int_clr           0x0
#define MIPI1_DPHY_INTP_CLR_crc16_err_st_clr_shift              (2)
#define MIPI1_DPHY_INTP_CLR_crc16_err_st_clr_mask               (0x4)
#define MIPI1_DPHY_INTP_CLR_crc16_err_st_clr(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_INTP_CLR_crc16_err_st_clr_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_INTP_CLR_get_crc16_err_st_clr(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_INTP_CLR_crc16_err_st_clr           0x0
#define MIPI1_DPHY_INTP_CLR_ecc_cor_st_clr_shift              (1)
#define MIPI1_DPHY_INTP_CLR_ecc_cor_st_clr_mask               (0x2)
#define MIPI1_DPHY_INTP_CLR_ecc_cor_st_clr(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_INTP_CLR_ecc_cor_st_clr_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_INTP_CLR_get_ecc_cor_st_clr(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_INTP_CLR_ecc_cor_st_clr           0x0
#define MIPI1_DPHY_INTP_CLR_ecc_err_st_clr_shift              (0)
#define MIPI1_DPHY_INTP_CLR_ecc_err_st_clr_mask               (0x1)
#define MIPI1_DPHY_INTP_CLR_ecc_err_st_clr(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_INTP_CLR_ecc_err_st_clr_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_INTP_CLR_get_ecc_err_st_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_INTP_CLR_ecc_err_st_clr           0x0

#define MIPI1_DPHY_ECC_CNT_L                        0x544
#define MIPI1_DPHY_ECC_CNT_L_ecc_cnt_clr_shift              (0)
#define MIPI1_DPHY_ECC_CNT_L_ecc_cnt_clr_mask               (0x1)
#define MIPI1_DPHY_ECC_CNT_L_ecc_cnt_clr(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_ECC_CNT_L_ecc_cnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_ECC_CNT_L_get_ecc_cnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_ECC_CNT_L_ecc_cnt_clr           0x0

#define MIPI1_DPHY_CHECK                        0x548
#define MIPI1_DPHY_CHECK_crc16_err_shift              (16)
#define MIPI1_DPHY_CHECK_crc16_err_mask               (0xf0000)
#define MIPI1_DPHY_CHECK_crc16_err(data)              (0xf0000&((data)<<16))
#define MIPI1_DPHY_CHECK_crc16_err_src(data)          ((0xf0000&(data))>>16)
#define MIPI1_DPHY_CHECK_get_crc16_err(data)          ((0xf0000&(data))>>16)
//this->default: MIPI1_DPHY_CHECK_crc16_err           0x0
#define MIPI1_DPHY_CHECK_ecc_correct_shift              (8)
#define MIPI1_DPHY_CHECK_ecc_correct_mask               (0xf00)
#define MIPI1_DPHY_CHECK_ecc_correct(data)              (0xf00&((data)<<8))
#define MIPI1_DPHY_CHECK_ecc_correct_src(data)          ((0xf00&(data))>>8)
#define MIPI1_DPHY_CHECK_get_ecc_correct(data)          ((0xf00&(data))>>8)
//this->default: MIPI1_DPHY_CHECK_ecc_correct           0x0
#define MIPI1_DPHY_CHECK_ecc_error_shift              (0)
#define MIPI1_DPHY_CHECK_ecc_error_mask               (0xf)
#define MIPI1_DPHY_CHECK_ecc_error(data)              (0xf&((data)<<0))
#define MIPI1_DPHY_CHECK_ecc_error_src(data)          ((0xf&(data))>>0)
#define MIPI1_DPHY_CHECK_get_ecc_error(data)          ((0xf&(data))>>0)
//this->default: MIPI1_DPHY_CHECK_ecc_error           0x0

#define MIPI1_DPHY_CRC_CNT_L                        0x54c
#define MIPI1_DPHY_CRC_CNT_L_crc_cnt_clr_shift              (0)
#define MIPI1_DPHY_CRC_CNT_L_crc_cnt_clr_mask               (0x1)
#define MIPI1_DPHY_CRC_CNT_L_crc_cnt_clr(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_CRC_CNT_L_crc_cnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_CRC_CNT_L_get_crc_cnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_CRC_CNT_L_crc_cnt_clr           0x0

#define MIPI1_DPHY_STAGGER_FRM_HEIGHT                        0x550
#define MIPI1_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height_shift              (0)
#define MIPI1_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height_mask               (0xfff)
#define MIPI1_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height(data)              (0xfff&((data)<<0))
#define MIPI1_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height_src(data)          ((0xfff&(data))>>0)
#define MIPI1_DPHY_STAGGER_FRM_HEIGHT_get_stagger_frame_height(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_DPHY_STAGGER_FRM_HEIGHT_stagger_frame_height           0x0

#define MIPI1_DPHY_TERM_CFG                        0x554
#define MIPI1_DPHY_TERM_CFG_clk_term_en_cfg_shift              (4)
#define MIPI1_DPHY_TERM_CFG_clk_term_en_cfg_mask               (0x10)
#define MIPI1_DPHY_TERM_CFG_clk_term_en_cfg(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_TERM_CFG_clk_term_en_cfg_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_TERM_CFG_get_clk_term_en_cfg(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_TERM_CFG_clk_term_en_cfg           0x0
#define MIPI1_DPHY_TERM_CFG_lane3_term_en_cfg_shift              (3)
#define MIPI1_DPHY_TERM_CFG_lane3_term_en_cfg_mask               (0x8)
#define MIPI1_DPHY_TERM_CFG_lane3_term_en_cfg(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_TERM_CFG_lane3_term_en_cfg_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_TERM_CFG_get_lane3_term_en_cfg(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_TERM_CFG_lane3_term_en_cfg           0x1
#define MIPI1_DPHY_TERM_CFG_lane2_term_en_cfg_shift              (2)
#define MIPI1_DPHY_TERM_CFG_lane2_term_en_cfg_mask               (0x4)
#define MIPI1_DPHY_TERM_CFG_lane2_term_en_cfg(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_TERM_CFG_lane2_term_en_cfg_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_TERM_CFG_get_lane2_term_en_cfg(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_TERM_CFG_lane2_term_en_cfg           0x1
#define MIPI1_DPHY_TERM_CFG_lane1_term_en_cfg_shift              (1)
#define MIPI1_DPHY_TERM_CFG_lane1_term_en_cfg_mask               (0x2)
#define MIPI1_DPHY_TERM_CFG_lane1_term_en_cfg(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_TERM_CFG_lane1_term_en_cfg_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_TERM_CFG_get_lane1_term_en_cfg(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_TERM_CFG_lane1_term_en_cfg           0x1
#define MIPI1_DPHY_TERM_CFG_lane0_term_en_cfg_shift              (0)
#define MIPI1_DPHY_TERM_CFG_lane0_term_en_cfg_mask               (0x1)
#define MIPI1_DPHY_TERM_CFG_lane0_term_en_cfg(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_TERM_CFG_lane0_term_en_cfg_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_TERM_CFG_get_lane0_term_en_cfg(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_TERM_CFG_lane0_term_en_cfg           0x1

#define MIPI1_DPHY_DIVSEL                        0x558
#define MIPI1_DPHY_DIVSEL_drst_sel_shift              (2)
#define MIPI1_DPHY_DIVSEL_drst_sel_mask               (0x4)
#define MIPI1_DPHY_DIVSEL_drst_sel(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_DIVSEL_drst_sel_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_DIVSEL_get_drst_sel(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_DIVSEL_drst_sel           0x0
#define MIPI1_DPHY_DIVSEL_div_sel_shift              (0)
#define MIPI1_DPHY_DIVSEL_div_sel_mask               (0x3)
#define MIPI1_DPHY_DIVSEL_div_sel(data)              (0x3&((data)<<0))
#define MIPI1_DPHY_DIVSEL_div_sel_src(data)          ((0x3&(data))>>0)
#define MIPI1_DPHY_DIVSEL_get_div_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI1_DPHY_DIVSEL_div_sel           0x1

#define MIPI1_DPHY_WKUP_H                        0x55c
#define MIPI1_DPHY_WKUP_H_wakeup_tm_shift              (0)
#define MIPI1_DPHY_WKUP_H_wakeup_tm_mask               (0xfff)
#define MIPI1_DPHY_WKUP_H_wakeup_tm(data)              (0xfff&((data)<<0))
#define MIPI1_DPHY_WKUP_H_wakeup_tm_src(data)          ((0xfff&(data))>>0)
#define MIPI1_DPHY_WKUP_H_get_wakeup_tm(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_DPHY_WKUP_H_wakeup_tm           0x0

#define MIPI1_DPHY_DBG_MODE                        0x560
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_mode_shift              (7)
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_mode_mask               (0x80)
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_mode(data)              (0x80&((data)<<7))
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_mode_src(data)          ((0x80&(data))>>7)
#define MIPI1_DPHY_DBG_MODE_get_mipi_dbg_mode(data)          ((0x80&(data))>>7)
//this->default: MIPI1_DPHY_DBG_MODE_mipi_dbg_mode           0x0
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_sel_shift              (0)
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_sel_mask               (0x1f)
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_sel(data)              (0x1f&((data)<<0))
#define MIPI1_DPHY_DBG_MODE_mipi_dbg_sel_src(data)          ((0x1f&(data))>>0)
#define MIPI1_DPHY_DBG_MODE_get_mipi_dbg_sel(data)          ((0x1f&(data))>>0)
//this->default: MIPI1_DPHY_DBG_MODE_mipi_dbg_sel           0x0

#define MIPI1_DPHY_ESCAPE0                        0x564
#define MIPI1_DPHY_ESCAPE0_esc_cmd_0_reg_shift              (0)
#define MIPI1_DPHY_ESCAPE0_esc_cmd_0_reg_mask               (0xff)
#define MIPI1_DPHY_ESCAPE0_esc_cmd_0_reg(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_ESCAPE0_esc_cmd_0_reg_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_ESCAPE0_get_esc_cmd_0_reg(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_ESCAPE0_esc_cmd_0_reg           0x0

#define MIPI1_DPHY_ESCAPE1                        0x568
#define MIPI1_DPHY_ESCAPE1_esc_cmd_1_reg_shift              (0)
#define MIPI1_DPHY_ESCAPE1_esc_cmd_1_reg_mask               (0xff)
#define MIPI1_DPHY_ESCAPE1_esc_cmd_1_reg(data)              (0xff&((data)<<0))
#define MIPI1_DPHY_ESCAPE1_esc_cmd_1_reg_src(data)          ((0xff&(data))>>0)
#define MIPI1_DPHY_ESCAPE1_get_esc_cmd_1_reg(data)          ((0xff&(data))>>0)
//this->default: MIPI1_DPHY_ESCAPE1_esc_cmd_1_reg           0x0

#define MIPI1_DUMMY_REG0                        0x56c
#define MIPI1_DUMMY_REG0_mipi_dummy0_shift              (0)
#define MIPI1_DUMMY_REG0_mipi_dummy0_mask               (0xffffffff)
#define MIPI1_DUMMY_REG0_mipi_dummy0(data)              (0xffffffff&((data)<<0))
#define MIPI1_DUMMY_REG0_mipi_dummy0_src(data)          ((0xffffffff&(data))>>0)
#define MIPI1_DUMMY_REG0_get_mipi_dummy0(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI1_DUMMY_REG0_mipi_dummy0           0xffffffff

#define MIPI1_DUMMY_REG1                        0x570
#define MIPI1_DUMMY_REG1_mipi_dummy1_shift              (0)
#define MIPI1_DUMMY_REG1_mipi_dummy1_mask               (0xffffffff)
#define MIPI1_DUMMY_REG1_mipi_dummy1(data)              (0xffffffff&((data)<<0))
#define MIPI1_DUMMY_REG1_mipi_dummy1_src(data)          ((0xffffffff&(data))>>0)
#define MIPI1_DUMMY_REG1_get_mipi_dummy1(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI1_DUMMY_REG1_mipi_dummy1           0x0

#define MIPI1_DUMMY_REG2                        0x574
#define MIPI1_DUMMY_REG2_mipi_dummy2_shift              (0)
#define MIPI1_DUMMY_REG2_mipi_dummy2_mask               (0xffffffff)
#define MIPI1_DUMMY_REG2_mipi_dummy2(data)              (0xffffffff&((data)<<0))
#define MIPI1_DUMMY_REG2_mipi_dummy2_src(data)          ((0xffffffff&(data))>>0)
#define MIPI1_DUMMY_REG2_get_mipi_dummy2(data)          ((0xffffffff&(data))>>0)
//this->default: MIPI1_DUMMY_REG2_mipi_dummy2           0xffffffff

#define MIPI1_DPHY_HS_TERM_BITS_EN                        0x578
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en_shift              (3)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en_mask               (0x8)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_HS_TERM_BITS_EN_get_lane3_drop_bits_en(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_HS_TERM_BITS_EN_lane3_drop_bits_en           0x1
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en_shift              (2)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en_mask               (0x4)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_HS_TERM_BITS_EN_get_lane2_drop_bits_en(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_HS_TERM_BITS_EN_lane2_drop_bits_en           0x1
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en_shift              (1)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en_mask               (0x2)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_HS_TERM_BITS_EN_get_lane1_drop_bits_en(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_HS_TERM_BITS_EN_lane1_drop_bits_en           0x1
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en_shift              (0)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en_mask               (0x1)
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_HS_TERM_BITS_EN_get_lane0_drop_bits_en(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_HS_TERM_BITS_EN_lane0_drop_bits_en           0x1

#define MIPI1_DPHY_HS_TERM_BITS_LANE0                        0x57c
#define MIPI1_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel_shift              (0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel_mask               (0xffff)
#define MIPI1_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI1_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE0_get_lane0_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI1_DPHY_HS_TERM_BITS_LANE0_lane0_drop_bits_sel           0xff00

#define MIPI1_DPHY_HS_TERM_BITS_LANE1                        0x580
#define MIPI1_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel_shift              (0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel_mask               (0xffff)
#define MIPI1_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI1_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE1_get_lane1_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI1_DPHY_HS_TERM_BITS_LANE1_lane1_drop_bits_sel           0xff00

#define MIPI1_DPHY_HS_TERM_BITS_LANE2                        0x584
#define MIPI1_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel_shift              (0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel_mask               (0xffff)
#define MIPI1_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI1_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE2_get_lane2_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI1_DPHY_HS_TERM_BITS_LANE2_lane2_drop_bits_sel           0xff00

#define MIPI1_DPHY_HS_TERM_BITS_LANE3                        0x588
#define MIPI1_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel_shift              (0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel_mask               (0xffff)
#define MIPI1_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel(data)              (0xffff&((data)<<0))
#define MIPI1_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel_src(data)          ((0xffff&(data))>>0)
#define MIPI1_DPHY_HS_TERM_BITS_LANE3_get_lane3_drop_bits_sel(data)          ((0xffff&(data))>>0)
//this->default: MIPI1_DPHY_HS_TERM_BITS_LANE3_lane3_drop_bits_sel           0xff00

#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL                        0x58c
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel_shift              (3)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel_mask               (0x8)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_get_lane3_div16cnt_rst_term_sel(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane3_div16cnt_rst_term_sel           0x1
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel_shift              (2)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel_mask               (0x4)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_get_lane2_div16cnt_rst_term_sel(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane2_div16cnt_rst_term_sel           0x1
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel_shift              (1)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel_mask               (0x2)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_get_lane1_div16cnt_rst_term_sel(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane1_div16cnt_rst_term_sel           0x1
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel_shift              (0)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel_mask               (0x1)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_get_lane0_div16cnt_rst_term_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_DIV16CNT_RST_TERM_SEL_lane0_div16cnt_rst_term_sel           0x1

#define MIPI1_DPHY_DIV16CNT_RST_SEL                        0x590
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel_shift              (6)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel_mask               (0xc0)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel(data)              (0xc0&((data)<<6))
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel_src(data)          ((0xc0&(data))>>6)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_get_lane3_div16cnt_rst_sel(data)          ((0xc0&(data))>>6)
//this->default: MIPI1_DPHY_DIV16CNT_RST_SEL_lane3_div16cnt_rst_sel           0x1
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel_shift              (4)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel_mask               (0x30)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel(data)              (0x30&((data)<<4))
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel_src(data)          ((0x30&(data))>>4)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_get_lane2_div16cnt_rst_sel(data)          ((0x30&(data))>>4)
//this->default: MIPI1_DPHY_DIV16CNT_RST_SEL_lane2_div16cnt_rst_sel           0x1
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel_shift              (2)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel_mask               (0xc)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel(data)              (0xc&((data)<<2))
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel_src(data)          ((0xc&(data))>>2)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_get_lane1_div16cnt_rst_sel(data)          ((0xc&(data))>>2)
//this->default: MIPI1_DPHY_DIV16CNT_RST_SEL_lane1_div16cnt_rst_sel           0x1
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel_shift              (0)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel_mask               (0x3)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel(data)              (0x3&((data)<<0))
#define MIPI1_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel_src(data)          ((0x3&(data))>>0)
#define MIPI1_DPHY_DIV16CNT_RST_SEL_get_lane0_div16cnt_rst_sel(data)          ((0x3&(data))>>0)
//this->default: MIPI1_DPHY_DIV16CNT_RST_SEL_lane0_div16cnt_rst_sel           0x1

#define MIPI1_DPHY_MERGE_OVERFLOW_CNT                        0x594
#define MIPI1_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr_shift              (0)
#define MIPI1_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr_mask               (0x1)
#define MIPI1_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_MERGE_OVERFLOW_CNT_get_merge_ovfl_cnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_MERGE_OVERFLOW_CNT_merge_ovfl_cnt_clr           0x0

#define MIPI1_DPHY_INTP_FLAG                        0x598
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch0_int_shift              (31)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch0_int_mask               (0x80000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch0_int(data)              (0x80000000&((data)<<31))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch0_int_src(data)          ((0x80000000&(data))>>31)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_start_ch0_int(data)          ((0x80000000&(data))>>31)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch0_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch0_int_shift              (30)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch0_int_mask               (0x40000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch0_int(data)              (0x40000000&((data)<<30))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch0_int_src(data)          ((0x40000000&(data))>>30)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_end_ch0_int(data)          ((0x40000000&(data))>>30)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch0_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch1_int_shift              (29)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch1_int_mask               (0x20000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch1_int(data)              (0x20000000&((data)<<29))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch1_int_src(data)          ((0x20000000&(data))>>29)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_start_ch1_int(data)          ((0x20000000&(data))>>29)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch1_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch1_int_shift              (28)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch1_int_mask               (0x10000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch1_int(data)              (0x10000000&((data)<<28))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch1_int_src(data)          ((0x10000000&(data))>>28)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_end_ch1_int(data)          ((0x10000000&(data))>>28)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch1_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch2_int_shift              (27)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch2_int_mask               (0x8000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch2_int(data)              (0x8000000&((data)<<27))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch2_int_src(data)          ((0x8000000&(data))>>27)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_start_ch2_int(data)          ((0x8000000&(data))>>27)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch2_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch2_int_shift              (26)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch2_int_mask               (0x4000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch2_int(data)              (0x4000000&((data)<<26))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch2_int_src(data)          ((0x4000000&(data))>>26)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_end_ch2_int(data)          ((0x4000000&(data))>>26)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch2_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch3_int_shift              (25)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch3_int_mask               (0x2000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch3_int(data)              (0x2000000&((data)<<25))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch3_int_src(data)          ((0x2000000&(data))>>25)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_start_ch3_int(data)          ((0x2000000&(data))>>25)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_start_ch3_int           0x0
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch3_int_shift              (24)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch3_int_mask               (0x1000000)
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch3_int(data)              (0x1000000&((data)<<24))
#define MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch3_int_src(data)          ((0x1000000&(data))>>24)
#define MIPI1_DPHY_INTP_FLAG_get_mipi_frame_end_ch3_int(data)          ((0x1000000&(data))>>24)
//this->default: MIPI1_DPHY_INTP_FLAG_mipi_frame_end_ch3_int           0x0
#define MIPI1_DPHY_INTP_FLAG_lane3_ulps_exit_int_shift              (12)
#define MIPI1_DPHY_INTP_FLAG_lane3_ulps_exit_int_mask               (0x1000)
#define MIPI1_DPHY_INTP_FLAG_lane3_ulps_exit_int(data)              (0x1000&((data)<<12))
#define MIPI1_DPHY_INTP_FLAG_lane3_ulps_exit_int_src(data)          ((0x1000&(data))>>12)
#define MIPI1_DPHY_INTP_FLAG_get_lane3_ulps_exit_int(data)          ((0x1000&(data))>>12)
//this->default: MIPI1_DPHY_INTP_FLAG_lane3_ulps_exit_int           0x0
#define MIPI1_DPHY_INTP_FLAG_lane2_ulps_exit_int_shift              (11)
#define MIPI1_DPHY_INTP_FLAG_lane2_ulps_exit_int_mask               (0x800)
#define MIPI1_DPHY_INTP_FLAG_lane2_ulps_exit_int(data)              (0x800&((data)<<11))
#define MIPI1_DPHY_INTP_FLAG_lane2_ulps_exit_int_src(data)          ((0x800&(data))>>11)
#define MIPI1_DPHY_INTP_FLAG_get_lane2_ulps_exit_int(data)          ((0x800&(data))>>11)
//this->default: MIPI1_DPHY_INTP_FLAG_lane2_ulps_exit_int           0x0
#define MIPI1_DPHY_INTP_FLAG_lane1_ulps_exit_int_shift              (10)
#define MIPI1_DPHY_INTP_FLAG_lane1_ulps_exit_int_mask               (0x400)
#define MIPI1_DPHY_INTP_FLAG_lane1_ulps_exit_int(data)              (0x400&((data)<<10))
#define MIPI1_DPHY_INTP_FLAG_lane1_ulps_exit_int_src(data)          ((0x400&(data))>>10)
#define MIPI1_DPHY_INTP_FLAG_get_lane1_ulps_exit_int(data)          ((0x400&(data))>>10)
//this->default: MIPI1_DPHY_INTP_FLAG_lane1_ulps_exit_int           0x0
#define MIPI1_DPHY_INTP_FLAG_lane0_ulps_exit_int_shift              (9)
#define MIPI1_DPHY_INTP_FLAG_lane0_ulps_exit_int_mask               (0x200)
#define MIPI1_DPHY_INTP_FLAG_lane0_ulps_exit_int(data)              (0x200&((data)<<9))
#define MIPI1_DPHY_INTP_FLAG_lane0_ulps_exit_int_src(data)          ((0x200&(data))>>9)
#define MIPI1_DPHY_INTP_FLAG_get_lane0_ulps_exit_int(data)          ((0x200&(data))>>9)
//this->default: MIPI1_DPHY_INTP_FLAG_lane0_ulps_exit_int           0x0
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_exit_int_shift              (8)
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_exit_int_mask               (0x100)
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_exit_int(data)              (0x100&((data)<<8))
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_exit_int_src(data)          ((0x100&(data))>>8)
#define MIPI1_DPHY_INTP_FLAG_get_clk_ulps_exit_int(data)          ((0x100&(data))>>8)
//this->default: MIPI1_DPHY_INTP_FLAG_clk_ulps_exit_int           0x0
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane3_st_shift              (7)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane3_st_mask               (0x80)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane3_st(data)              (0x80&((data)<<7))
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane3_st_src(data)          ((0x80&(data))>>7)
#define MIPI1_DPHY_INTP_FLAG_get_esc_cmd_lane3_st(data)          ((0x80&(data))>>7)
//this->default: MIPI1_DPHY_INTP_FLAG_esc_cmd_lane3_st           0x0
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane2_st_shift              (6)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane2_st_mask               (0x40)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane2_st(data)              (0x40&((data)<<6))
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane2_st_src(data)          ((0x40&(data))>>6)
#define MIPI1_DPHY_INTP_FLAG_get_esc_cmd_lane2_st(data)          ((0x40&(data))>>6)
//this->default: MIPI1_DPHY_INTP_FLAG_esc_cmd_lane2_st           0x0
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane1_st_shift              (5)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane1_st_mask               (0x20)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane1_st(data)              (0x20&((data)<<5))
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane1_st_src(data)          ((0x20&(data))>>5)
#define MIPI1_DPHY_INTP_FLAG_get_esc_cmd_lane1_st(data)          ((0x20&(data))>>5)
//this->default: MIPI1_DPHY_INTP_FLAG_esc_cmd_lane1_st           0x0
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane0_st_shift              (4)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane0_st_mask               (0x10)
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane0_st(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_INTP_FLAG_esc_cmd_lane0_st_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_INTP_FLAG_get_esc_cmd_lane0_st(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_INTP_FLAG_esc_cmd_lane0_st           0x0
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_int_shift              (3)
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_int_mask               (0x8)
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_int(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_INTP_FLAG_clk_ulps_int_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_INTP_FLAG_get_clk_ulps_int(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_INTP_FLAG_clk_ulps_int           0x0
#define MIPI1_DPHY_INTP_FLAG_crc16_err_st_shift              (2)
#define MIPI1_DPHY_INTP_FLAG_crc16_err_st_mask               (0x4)
#define MIPI1_DPHY_INTP_FLAG_crc16_err_st(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_INTP_FLAG_crc16_err_st_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_INTP_FLAG_get_crc16_err_st(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_INTP_FLAG_crc16_err_st           0x0
#define MIPI1_DPHY_INTP_FLAG_ecc_cor_st_shift              (1)
#define MIPI1_DPHY_INTP_FLAG_ecc_cor_st_mask               (0x2)
#define MIPI1_DPHY_INTP_FLAG_ecc_cor_st(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_INTP_FLAG_ecc_cor_st_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_INTP_FLAG_get_ecc_cor_st(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_INTP_FLAG_ecc_cor_st           0x0
#define MIPI1_DPHY_INTP_FLAG_ecc_err_st_shift              (0)
#define MIPI1_DPHY_INTP_FLAG_ecc_err_st_mask               (0x1)
#define MIPI1_DPHY_INTP_FLAG_ecc_err_st(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_INTP_FLAG_ecc_err_st_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_INTP_FLAG_get_ecc_err_st(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_INTP_FLAG_ecc_err_st           0x0

#define MIPI1_DPHY_INTP_SEL                        0x59c
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel_shift              (31)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel_mask               (0x80000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel(data)              (0x80000000&((data)<<31))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel_src(data)          ((0x80000000&(data))>>31)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_start_ch0_int_sel(data)          ((0x80000000&(data))>>31)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch0_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel_shift              (30)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel_mask               (0x40000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel(data)              (0x40000000&((data)<<30))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel_src(data)          ((0x40000000&(data))>>30)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_end_ch0_int_sel(data)          ((0x40000000&(data))>>30)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch0_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel_shift              (29)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel_mask               (0x20000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel(data)              (0x20000000&((data)<<29))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel_src(data)          ((0x20000000&(data))>>29)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_start_ch1_int_sel(data)          ((0x20000000&(data))>>29)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch1_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel_shift              (28)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel_mask               (0x10000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel(data)              (0x10000000&((data)<<28))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel_src(data)          ((0x10000000&(data))>>28)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_end_ch1_int_sel(data)          ((0x10000000&(data))>>28)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch1_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel_shift              (27)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel_mask               (0x8000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel(data)              (0x8000000&((data)<<27))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel_src(data)          ((0x8000000&(data))>>27)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_start_ch2_int_sel(data)          ((0x8000000&(data))>>27)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch2_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel_shift              (26)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel_mask               (0x4000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel(data)              (0x4000000&((data)<<26))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel_src(data)          ((0x4000000&(data))>>26)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_end_ch2_int_sel(data)          ((0x4000000&(data))>>26)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch2_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel_shift              (25)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel_mask               (0x2000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel(data)              (0x2000000&((data)<<25))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel_src(data)          ((0x2000000&(data))>>25)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_start_ch3_int_sel(data)          ((0x2000000&(data))>>25)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_start_ch3_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel_shift              (24)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel_mask               (0x1000000)
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel(data)              (0x1000000&((data)<<24))
#define MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel_src(data)          ((0x1000000&(data))>>24)
#define MIPI1_DPHY_INTP_SEL_get_mipi_frame_end_ch3_int_sel(data)          ((0x1000000&(data))>>24)
//this->default: MIPI1_DPHY_INTP_SEL_mipi_frame_end_ch3_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_lane3_ulps_exit_int_sel_shift              (12)
#define MIPI1_DPHY_INTP_SEL_lane3_ulps_exit_int_sel_mask               (0x1000)
#define MIPI1_DPHY_INTP_SEL_lane3_ulps_exit_int_sel(data)              (0x1000&((data)<<12))
#define MIPI1_DPHY_INTP_SEL_lane3_ulps_exit_int_sel_src(data)          ((0x1000&(data))>>12)
#define MIPI1_DPHY_INTP_SEL_get_lane3_ulps_exit_int_sel(data)          ((0x1000&(data))>>12)
//this->default: MIPI1_DPHY_INTP_SEL_lane3_ulps_exit_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_lane2_ulps_exit_int_sel_shift              (11)
#define MIPI1_DPHY_INTP_SEL_lane2_ulps_exit_int_sel_mask               (0x800)
#define MIPI1_DPHY_INTP_SEL_lane2_ulps_exit_int_sel(data)              (0x800&((data)<<11))
#define MIPI1_DPHY_INTP_SEL_lane2_ulps_exit_int_sel_src(data)          ((0x800&(data))>>11)
#define MIPI1_DPHY_INTP_SEL_get_lane2_ulps_exit_int_sel(data)          ((0x800&(data))>>11)
//this->default: MIPI1_DPHY_INTP_SEL_lane2_ulps_exit_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_lane1_ulps_exit_int_sel_shift              (10)
#define MIPI1_DPHY_INTP_SEL_lane1_ulps_exit_int_sel_mask               (0x400)
#define MIPI1_DPHY_INTP_SEL_lane1_ulps_exit_int_sel(data)              (0x400&((data)<<10))
#define MIPI1_DPHY_INTP_SEL_lane1_ulps_exit_int_sel_src(data)          ((0x400&(data))>>10)
#define MIPI1_DPHY_INTP_SEL_get_lane1_ulps_exit_int_sel(data)          ((0x400&(data))>>10)
//this->default: MIPI1_DPHY_INTP_SEL_lane1_ulps_exit_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_lane0_ulps_exit_int_sel_shift              (9)
#define MIPI1_DPHY_INTP_SEL_lane0_ulps_exit_int_sel_mask               (0x200)
#define MIPI1_DPHY_INTP_SEL_lane0_ulps_exit_int_sel(data)              (0x200&((data)<<9))
#define MIPI1_DPHY_INTP_SEL_lane0_ulps_exit_int_sel_src(data)          ((0x200&(data))>>9)
#define MIPI1_DPHY_INTP_SEL_get_lane0_ulps_exit_int_sel(data)          ((0x200&(data))>>9)
//this->default: MIPI1_DPHY_INTP_SEL_lane0_ulps_exit_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_clk_ulps_exit_int_sel_shift              (8)
#define MIPI1_DPHY_INTP_SEL_clk_ulps_exit_int_sel_mask               (0x100)
#define MIPI1_DPHY_INTP_SEL_clk_ulps_exit_int_sel(data)              (0x100&((data)<<8))
#define MIPI1_DPHY_INTP_SEL_clk_ulps_exit_int_sel_src(data)          ((0x100&(data))>>8)
#define MIPI1_DPHY_INTP_SEL_get_clk_ulps_exit_int_sel(data)          ((0x100&(data))>>8)
//this->default: MIPI1_DPHY_INTP_SEL_clk_ulps_exit_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane3_st_sel_shift              (7)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane3_st_sel_mask               (0x80)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane3_st_sel(data)              (0x80&((data)<<7))
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane3_st_sel_src(data)          ((0x80&(data))>>7)
#define MIPI1_DPHY_INTP_SEL_get_esc_cmd_lane3_st_sel(data)          ((0x80&(data))>>7)
//this->default: MIPI1_DPHY_INTP_SEL_esc_cmd_lane3_st_sel           0x0
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane2_st_sel_shift              (6)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane2_st_sel_mask               (0x40)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane2_st_sel(data)              (0x40&((data)<<6))
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane2_st_sel_src(data)          ((0x40&(data))>>6)
#define MIPI1_DPHY_INTP_SEL_get_esc_cmd_lane2_st_sel(data)          ((0x40&(data))>>6)
//this->default: MIPI1_DPHY_INTP_SEL_esc_cmd_lane2_st_sel           0x0
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane1_st_sel_shift              (5)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane1_st_sel_mask               (0x20)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane1_st_sel(data)              (0x20&((data)<<5))
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane1_st_sel_src(data)          ((0x20&(data))>>5)
#define MIPI1_DPHY_INTP_SEL_get_esc_cmd_lane1_st_sel(data)          ((0x20&(data))>>5)
//this->default: MIPI1_DPHY_INTP_SEL_esc_cmd_lane1_st_sel           0x0
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane0_st_sel_shift              (4)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane0_st_sel_mask               (0x10)
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane0_st_sel(data)              (0x10&((data)<<4))
#define MIPI1_DPHY_INTP_SEL_esc_cmd_lane0_st_sel_src(data)          ((0x10&(data))>>4)
#define MIPI1_DPHY_INTP_SEL_get_esc_cmd_lane0_st_sel(data)          ((0x10&(data))>>4)
//this->default: MIPI1_DPHY_INTP_SEL_esc_cmd_lane0_st_sel           0x0
#define MIPI1_DPHY_INTP_SEL_clk_ulps_int_sel_shift              (3)
#define MIPI1_DPHY_INTP_SEL_clk_ulps_int_sel_mask               (0x8)
#define MIPI1_DPHY_INTP_SEL_clk_ulps_int_sel(data)              (0x8&((data)<<3))
#define MIPI1_DPHY_INTP_SEL_clk_ulps_int_sel_src(data)          ((0x8&(data))>>3)
#define MIPI1_DPHY_INTP_SEL_get_clk_ulps_int_sel(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DPHY_INTP_SEL_clk_ulps_int_sel           0x0
#define MIPI1_DPHY_INTP_SEL_crc16_err_st_sel_shift              (2)
#define MIPI1_DPHY_INTP_SEL_crc16_err_st_sel_mask               (0x4)
#define MIPI1_DPHY_INTP_SEL_crc16_err_st_sel(data)              (0x4&((data)<<2))
#define MIPI1_DPHY_INTP_SEL_crc16_err_st_sel_src(data)          ((0x4&(data))>>2)
#define MIPI1_DPHY_INTP_SEL_get_crc16_err_st_sel(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DPHY_INTP_SEL_crc16_err_st_sel           0x0
#define MIPI1_DPHY_INTP_SEL_ecc_cor_st_sel_shift              (1)
#define MIPI1_DPHY_INTP_SEL_ecc_cor_st_sel_mask               (0x2)
#define MIPI1_DPHY_INTP_SEL_ecc_cor_st_sel(data)              (0x2&((data)<<1))
#define MIPI1_DPHY_INTP_SEL_ecc_cor_st_sel_src(data)          ((0x2&(data))>>1)
#define MIPI1_DPHY_INTP_SEL_get_ecc_cor_st_sel(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DPHY_INTP_SEL_ecc_cor_st_sel           0x0
#define MIPI1_DPHY_INTP_SEL_ecc_err_st_sel_shift              (0)
#define MIPI1_DPHY_INTP_SEL_ecc_err_st_sel_mask               (0x1)
#define MIPI1_DPHY_INTP_SEL_ecc_err_st_sel(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_INTP_SEL_ecc_err_st_sel_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_INTP_SEL_get_ecc_err_st_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_INTP_SEL_ecc_err_st_sel           0x0

#define MIPI1_DPHY_STACNT_EN                        0x5ac
#define MIPI1_DPHY_STACNT_EN_sta_count_shift              (4)
#define MIPI1_DPHY_STACNT_EN_sta_count_mask               (0xf0)
#define MIPI1_DPHY_STACNT_EN_sta_count(data)              (0xf0&((data)<<4))
#define MIPI1_DPHY_STACNT_EN_sta_count_src(data)          ((0xf0&(data))>>4)
#define MIPI1_DPHY_STACNT_EN_get_sta_count(data)          ((0xf0&(data))>>4)
//this->default: MIPI1_DPHY_STACNT_EN_sta_count           0x7
#define MIPI1_DPHY_STACNT_EN_stacnt_en_shift              (0)
#define MIPI1_DPHY_STACNT_EN_stacnt_en_mask               (0x1)
#define MIPI1_DPHY_STACNT_EN_stacnt_en(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_STACNT_EN_stacnt_en_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_STACNT_EN_get_stacnt_en(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_STACNT_EN_stacnt_en           0x0

#define MIPI1_DPHY_INPUT_MODE                        0x5b0
#define MIPI1_DPHY_INPUT_MODE_mipi_in_mode_shift              (0)
#define MIPI1_DPHY_INPUT_MODE_mipi_in_mode_mask               (0x3)
#define MIPI1_DPHY_INPUT_MODE_mipi_in_mode(data)              (0x3&((data)<<0))
#define MIPI1_DPHY_INPUT_MODE_mipi_in_mode_src(data)          ((0x3&(data))>>0)
#define MIPI1_DPHY_INPUT_MODE_get_mipi_in_mode(data)          ((0x3&(data))>>0)
//this->default: MIPI1_DPHY_INPUT_MODE_mipi_in_mode           0x0

#define MIPI1_DPHY_MAX_SRT_EXP                        0x5b4
#define MIPI1_DPHY_MAX_SRT_EXP_max_srt_exp_shift              (0)
#define MIPI1_DPHY_MAX_SRT_EXP_max_srt_exp_mask               (0xfff)
#define MIPI1_DPHY_MAX_SRT_EXP_max_srt_exp(data)              (0xfff&((data)<<0))
#define MIPI1_DPHY_MAX_SRT_EXP_max_srt_exp_src(data)          ((0xfff&(data))>>0)
#define MIPI1_DPHY_MAX_SRT_EXP_get_max_srt_exp(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_DPHY_MAX_SRT_EXP_max_srt_exp           0x0

#define MIPI1_DPHY_FID                        0x5b8
#define MIPI1_DPHY_FID_fid_ch1_shift              (8)
#define MIPI1_DPHY_FID_fid_ch1_mask               (0x700)
#define MIPI1_DPHY_FID_fid_ch1(data)              (0x700&((data)<<8))
#define MIPI1_DPHY_FID_fid_ch1_src(data)          ((0x700&(data))>>8)
#define MIPI1_DPHY_FID_get_fid_ch1(data)          ((0x700&(data))>>8)
//this->default: MIPI1_DPHY_FID_fid_ch1           0x2
#define MIPI1_DPHY_FID_fid_ch0_shift              (0)
#define MIPI1_DPHY_FID_fid_ch0_mask               (0x7)
#define MIPI1_DPHY_FID_fid_ch0(data)              (0x7&((data)<<0))
#define MIPI1_DPHY_FID_fid_ch0_src(data)          ((0x7&(data))>>0)
#define MIPI1_DPHY_FID_get_fid_ch0(data)          ((0x7&(data))>>0)
//this->default: MIPI1_DPHY_FID_fid_ch0           0x1

#define MIPI1_CH_SEL                        0x5bc
#define MIPI1_CH_SEL_channel_sel_shift              (0)
#define MIPI1_CH_SEL_channel_sel_mask               (0x1)
#define MIPI1_CH_SEL_channel_sel(data)              (0x1&((data)<<0))
#define MIPI1_CH_SEL_channel_sel_src(data)          ((0x1&(data))>>0)
#define MIPI1_CH_SEL_get_channel_sel(data)          ((0x1&(data))>>0)
//this->default: MIPI1_CH_SEL_channel_sel           0x0

#define MIPI1_START_TRIG                        0x5c0
#define MIPI1_START_TRIG_start_mipi_shift              (0)
#define MIPI1_START_TRIG_start_mipi_mask               (0x1)
#define MIPI1_START_TRIG_start_mipi(data)              (0x1&((data)<<0))
#define MIPI1_START_TRIG_start_mipi_src(data)          ((0x1&(data))>>0)
#define MIPI1_START_TRIG_get_start_mipi(data)          ((0x1&(data))>>0)
//this->default: MIPI1_START_TRIG_start_mipi           0x0

#define MIPI1_DESKEW_EN                        0x5c4
#define MIPI1_DESKEW_EN_deskew_lane3_delay_cycle_shift              (28)
#define MIPI1_DESKEW_EN_deskew_lane3_delay_cycle_mask               (0xf0000000)
#define MIPI1_DESKEW_EN_deskew_lane3_delay_cycle(data)              (0xf0000000&((data)<<28))
#define MIPI1_DESKEW_EN_deskew_lane3_delay_cycle_src(data)          ((0xf0000000&(data))>>28)
#define MIPI1_DESKEW_EN_get_deskew_lane3_delay_cycle(data)          ((0xf0000000&(data))>>28)
//this->default: MIPI1_DESKEW_EN_deskew_lane3_delay_cycle           0x8
#define MIPI1_DESKEW_EN_deskew_lane2_delay_cycle_shift              (24)
#define MIPI1_DESKEW_EN_deskew_lane2_delay_cycle_mask               (0xf000000)
#define MIPI1_DESKEW_EN_deskew_lane2_delay_cycle(data)              (0xf000000&((data)<<24))
#define MIPI1_DESKEW_EN_deskew_lane2_delay_cycle_src(data)          ((0xf000000&(data))>>24)
#define MIPI1_DESKEW_EN_get_deskew_lane2_delay_cycle(data)          ((0xf000000&(data))>>24)
//this->default: MIPI1_DESKEW_EN_deskew_lane2_delay_cycle           0x8
#define MIPI1_DESKEW_EN_deskew_lane1_delay_cycle_shift              (20)
#define MIPI1_DESKEW_EN_deskew_lane1_delay_cycle_mask               (0xf00000)
#define MIPI1_DESKEW_EN_deskew_lane1_delay_cycle(data)              (0xf00000&((data)<<20))
#define MIPI1_DESKEW_EN_deskew_lane1_delay_cycle_src(data)          ((0xf00000&(data))>>20)
#define MIPI1_DESKEW_EN_get_deskew_lane1_delay_cycle(data)          ((0xf00000&(data))>>20)
//this->default: MIPI1_DESKEW_EN_deskew_lane1_delay_cycle           0x8
#define MIPI1_DESKEW_EN_deskew_lane0_delay_cycle_shift              (16)
#define MIPI1_DESKEW_EN_deskew_lane0_delay_cycle_mask               (0xf0000)
#define MIPI1_DESKEW_EN_deskew_lane0_delay_cycle(data)              (0xf0000&((data)<<16))
#define MIPI1_DESKEW_EN_deskew_lane0_delay_cycle_src(data)          ((0xf0000&(data))>>16)
#define MIPI1_DESKEW_EN_get_deskew_lane0_delay_cycle(data)          ((0xf0000&(data))>>16)
//this->default: MIPI1_DESKEW_EN_deskew_lane0_delay_cycle           0x8
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane3_shift              (15)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane3_mask               (0x8000)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane3(data)              (0x8000&((data)<<15))
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane3_src(data)          ((0x8000&(data))>>15)
#define MIPI1_DESKEW_EN_get_deskew_hw_sel_lane3(data)          ((0x8000&(data))>>15)
//this->default: MIPI1_DESKEW_EN_deskew_hw_sel_lane3           0x0
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane2_shift              (14)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane2_mask               (0x4000)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane2(data)              (0x4000&((data)<<14))
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane2_src(data)          ((0x4000&(data))>>14)
#define MIPI1_DESKEW_EN_get_deskew_hw_sel_lane2(data)          ((0x4000&(data))>>14)
//this->default: MIPI1_DESKEW_EN_deskew_hw_sel_lane2           0x0
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane1_shift              (13)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane1_mask               (0x2000)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane1(data)              (0x2000&((data)<<13))
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane1_src(data)          ((0x2000&(data))>>13)
#define MIPI1_DESKEW_EN_get_deskew_hw_sel_lane1(data)          ((0x2000&(data))>>13)
//this->default: MIPI1_DESKEW_EN_deskew_hw_sel_lane1           0x0
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane0_shift              (12)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane0_mask               (0x1000)
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane0(data)              (0x1000&((data)<<12))
#define MIPI1_DESKEW_EN_deskew_hw_sel_lane0_src(data)          ((0x1000&(data))>>12)
#define MIPI1_DESKEW_EN_get_deskew_hw_sel_lane0(data)          ((0x1000&(data))>>12)
//this->default: MIPI1_DESKEW_EN_deskew_hw_sel_lane0           0x0
#define MIPI1_DESKEW_EN_deskew_en_sel_lane3_shift              (11)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane3_mask               (0x800)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane3(data)              (0x800&((data)<<11))
#define MIPI1_DESKEW_EN_deskew_en_sel_lane3_src(data)          ((0x800&(data))>>11)
#define MIPI1_DESKEW_EN_get_deskew_en_sel_lane3(data)          ((0x800&(data))>>11)
//this->default: MIPI1_DESKEW_EN_deskew_en_sel_lane3           0x1
#define MIPI1_DESKEW_EN_deskew_en_sel_lane2_shift              (10)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane2_mask               (0x400)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane2(data)              (0x400&((data)<<10))
#define MIPI1_DESKEW_EN_deskew_en_sel_lane2_src(data)          ((0x400&(data))>>10)
#define MIPI1_DESKEW_EN_get_deskew_en_sel_lane2(data)          ((0x400&(data))>>10)
//this->default: MIPI1_DESKEW_EN_deskew_en_sel_lane2           0x1
#define MIPI1_DESKEW_EN_deskew_en_sel_lane1_shift              (9)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane1_mask               (0x200)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane1(data)              (0x200&((data)<<9))
#define MIPI1_DESKEW_EN_deskew_en_sel_lane1_src(data)          ((0x200&(data))>>9)
#define MIPI1_DESKEW_EN_get_deskew_en_sel_lane1(data)          ((0x200&(data))>>9)
//this->default: MIPI1_DESKEW_EN_deskew_en_sel_lane1           0x1
#define MIPI1_DESKEW_EN_deskew_en_sel_lane0_shift              (8)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane0_mask               (0x100)
#define MIPI1_DESKEW_EN_deskew_en_sel_lane0(data)              (0x100&((data)<<8))
#define MIPI1_DESKEW_EN_deskew_en_sel_lane0_src(data)          ((0x100&(data))>>8)
#define MIPI1_DESKEW_EN_get_deskew_en_sel_lane0(data)          ((0x100&(data))>>8)
//this->default: MIPI1_DESKEW_EN_deskew_en_sel_lane0           0x1
#define MIPI1_DESKEW_EN_deskew_en_fw_lane3_shift              (3)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane3_mask               (0x8)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane3(data)              (0x8&((data)<<3))
#define MIPI1_DESKEW_EN_deskew_en_fw_lane3_src(data)          ((0x8&(data))>>3)
#define MIPI1_DESKEW_EN_get_deskew_en_fw_lane3(data)          ((0x8&(data))>>3)
//this->default: MIPI1_DESKEW_EN_deskew_en_fw_lane3           0x0
#define MIPI1_DESKEW_EN_deskew_en_fw_lane2_shift              (2)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane2_mask               (0x4)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane2(data)              (0x4&((data)<<2))
#define MIPI1_DESKEW_EN_deskew_en_fw_lane2_src(data)          ((0x4&(data))>>2)
#define MIPI1_DESKEW_EN_get_deskew_en_fw_lane2(data)          ((0x4&(data))>>2)
//this->default: MIPI1_DESKEW_EN_deskew_en_fw_lane2           0x0
#define MIPI1_DESKEW_EN_deskew_en_fw_lane1_shift              (1)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane1_mask               (0x2)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane1(data)              (0x2&((data)<<1))
#define MIPI1_DESKEW_EN_deskew_en_fw_lane1_src(data)          ((0x2&(data))>>1)
#define MIPI1_DESKEW_EN_get_deskew_en_fw_lane1(data)          ((0x2&(data))>>1)
//this->default: MIPI1_DESKEW_EN_deskew_en_fw_lane1           0x0
#define MIPI1_DESKEW_EN_deskew_en_fw_lane0_shift              (0)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane0_mask               (0x1)
#define MIPI1_DESKEW_EN_deskew_en_fw_lane0(data)              (0x1&((data)<<0))
#define MIPI1_DESKEW_EN_deskew_en_fw_lane0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DESKEW_EN_get_deskew_en_fw_lane0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DESKEW_EN_deskew_en_fw_lane0           0x0

#define MIPI1_DESKEW_TIME3                        0x5c8
#define MIPI1_DESKEW_TIME3_deskew_time_lane3_shift              (0)
#define MIPI1_DESKEW_TIME3_deskew_time_lane3_mask               (0x1ffff)
#define MIPI1_DESKEW_TIME3_deskew_time_lane3(data)              (0x1ffff&((data)<<0))
#define MIPI1_DESKEW_TIME3_deskew_time_lane3_src(data)          ((0x1ffff&(data))>>0)
#define MIPI1_DESKEW_TIME3_get_deskew_time_lane3(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI1_DESKEW_TIME3_deskew_time_lane3           0x8000

#define MIPI1_DESKEW_TIME2                        0x5cc
#define MIPI1_DESKEW_TIME2_deskew_time_lane2_shift              (0)
#define MIPI1_DESKEW_TIME2_deskew_time_lane2_mask               (0x1ffff)
#define MIPI1_DESKEW_TIME2_deskew_time_lane2(data)              (0x1ffff&((data)<<0))
#define MIPI1_DESKEW_TIME2_deskew_time_lane2_src(data)          ((0x1ffff&(data))>>0)
#define MIPI1_DESKEW_TIME2_get_deskew_time_lane2(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI1_DESKEW_TIME2_deskew_time_lane2           0x8000

#define MIPI1_DESKEW_TIME1                        0x5d0
#define MIPI1_DESKEW_TIME1_deskew_time_lane1_shift              (0)
#define MIPI1_DESKEW_TIME1_deskew_time_lane1_mask               (0x1ffff)
#define MIPI1_DESKEW_TIME1_deskew_time_lane1(data)              (0x1ffff&((data)<<0))
#define MIPI1_DESKEW_TIME1_deskew_time_lane1_src(data)          ((0x1ffff&(data))>>0)
#define MIPI1_DESKEW_TIME1_get_deskew_time_lane1(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI1_DESKEW_TIME1_deskew_time_lane1           0x8000

#define MIPI1_DESKEW_TIME0                        0x5d4
#define MIPI1_DESKEW_TIME0_deskew_time_lane0_shift              (0)
#define MIPI1_DESKEW_TIME0_deskew_time_lane0_mask               (0x1ffff)
#define MIPI1_DESKEW_TIME0_deskew_time_lane0(data)              (0x1ffff&((data)<<0))
#define MIPI1_DESKEW_TIME0_deskew_time_lane0_src(data)          ((0x1ffff&(data))>>0)
#define MIPI1_DESKEW_TIME0_get_deskew_time_lane0(data)          ((0x1ffff&(data))>>0)
//this->default: MIPI1_DESKEW_TIME0_deskew_time_lane0           0x8000

#define MIPI1_DPHY_FRAME_CNT_CH0                        0x600
#define MIPI1_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0_shift              (0)
#define MIPI1_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0_mask               (0x1)
#define MIPI1_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_CNT_CH0_get_frame_cnt_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_CNT_CH0_frame_cnt_clr_ch0           0x0

#define MIPI1_DPHY_LINE_CNT_CH0                        0x604
#define MIPI1_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0_shift              (0)
#define MIPI1_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0_mask               (0x1)
#define MIPI1_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_LINE_CNT_CH0_get_line_cnt_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_LINE_CNT_CH0_line_cnt_clr_ch0           0x0

#define MIPI1_DPHY_PIX_CNT_CH0                        0x608
#define MIPI1_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0_shift              (0)
#define MIPI1_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0_mask               (0x1)
#define MIPI1_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_PIX_CNT_CH0_get_pix_cnt_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_PIX_CNT_CH0_pix_cnt_clr_ch0           0x0

#define MIPI1_DPHY_FRAME_HEIGHT_CH0                        0x60c
#define MIPI1_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0_shift              (0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0_mask               (0x1)
#define MIPI1_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH0_get_frame_height_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_HEIGHT_CH0_frame_height_clr_ch0           0x0

#define MIPI1_DPHY_FRAME_WIDTH_CH0                        0x610
#define MIPI1_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0_shift              (0)
#define MIPI1_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0_mask               (0x1)
#define MIPI1_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_WIDTH_CH0_get_frame_width_clr_ch0(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_WIDTH_CH0_frame_width_clr_ch0           0x0

#define MIPI1_DPHY_FRAME_CNT_CH1                        0x614
#define MIPI1_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1_shift              (0)
#define MIPI1_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1_mask               (0x1)
#define MIPI1_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_CNT_CH1_get_frame_cnt_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_CNT_CH1_frame_cnt_clr_ch1           0x0

#define MIPI1_DPHY_LINE_CNT_CH1                        0x618
#define MIPI1_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1_shift              (0)
#define MIPI1_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1_mask               (0x1)
#define MIPI1_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_LINE_CNT_CH1_get_line_cnt_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_LINE_CNT_CH1_line_cnt_clr_ch1           0x0

#define MIPI1_DPHY_PIX_CNT_CH1                        0x61c
#define MIPI1_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1_shift              (0)
#define MIPI1_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1_mask               (0x1)
#define MIPI1_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_PIX_CNT_CH1_get_pix_cnt_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_PIX_CNT_CH1_pix_cnt_clr_ch1           0x0

#define MIPI1_DPHY_FRAME_HEIGHT_CH1                        0x620
#define MIPI1_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1_shift              (0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1_mask               (0x1)
#define MIPI1_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH1_get_frame_height_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_HEIGHT_CH1_frame_height_clr_ch1           0x0

#define MIPI1_DPHY_FRAME_WIDTH_CH1                        0x624
#define MIPI1_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1_shift              (0)
#define MIPI1_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1_mask               (0x1)
#define MIPI1_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_WIDTH_CH1_get_frame_width_clr_ch1(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_WIDTH_CH1_frame_width_clr_ch1           0x0

#define MIPI1_DPHY_FRAME_CNT_CH2                        0x630
#define MIPI1_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2_shift              (0)
#define MIPI1_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2_mask               (0x1)
#define MIPI1_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_CNT_CH2_get_frame_cnt_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_CNT_CH2_frame_cnt_clr_ch2           0x0

#define MIPI1_DPHY_LINE_CNT_CH2                        0x634
#define MIPI1_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2_shift              (0)
#define MIPI1_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2_mask               (0x1)
#define MIPI1_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_LINE_CNT_CH2_get_line_cnt_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_LINE_CNT_CH2_line_cnt_clr_ch2           0x0

#define MIPI1_DPHY_PIX_CNT_CH                        0x638
#define MIPI1_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2_shift              (0)
#define MIPI1_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2_mask               (0x1)
#define MIPI1_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_PIX_CNT_CH_get_pix_cnt_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_PIX_CNT_CH_pix_cnt_clr_ch2           0x0

#define MIPI1_DPHY_FRAME_HEIGHT_CH2                        0x63c
#define MIPI1_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2_shift              (0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2_mask               (0x1)
#define MIPI1_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH2_get_frame_height_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_HEIGHT_CH2_frame_height_clr_ch2           0x0

#define MIPI1_DPHY_FRAME_WIDTH_CH2                        0x640
#define MIPI1_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2_shift              (0)
#define MIPI1_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2_mask               (0x1)
#define MIPI1_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_WIDTH_CH2_get_frame_width_clr_ch2(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_WIDTH_CH2_frame_width_clr_ch2           0x0

#define MIPI1_DPHY_FRAME_CNT_CH3                        0x644
#define MIPI1_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3_shift              (0)
#define MIPI1_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3_mask               (0x1)
#define MIPI1_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_CNT_CH3_get_frame_cnt_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_CNT_CH3_frame_cnt_clr_ch3           0x0

#define MIPI1_DPHY_LINE_CNT_CH3                        0x648
#define MIPI1_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3_shift              (0)
#define MIPI1_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3_mask               (0x1)
#define MIPI1_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_LINE_CNT_CH3_get_line_cnt_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_LINE_CNT_CH3_line_cnt_clr_ch3           0x0

#define MIPI1_DPHY_PIX_CNT_CH3                        0x64c
#define MIPI1_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3_shift              (0)
#define MIPI1_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3_mask               (0x1)
#define MIPI1_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_PIX_CNT_CH3_get_pix_cnt_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_PIX_CNT_CH3_pix_cnt_clr_ch3           0x0

#define MIPI1_DPHY_FRAME_HEIGHT_CH3                        0x650
#define MIPI1_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3_shift              (0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3_mask               (0x1)
#define MIPI1_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_HEIGHT_CH3_get_frame_height_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_HEIGHT_CH3_frame_height_clr_ch3           0x0

#define MIPI1_DPHY_FRAME_WIDTH_CH3                        0x654
#define MIPI1_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3_shift              (0)
#define MIPI1_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3_mask               (0x1)
#define MIPI1_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_FRAME_WIDTH_CH3_get_frame_width_clr_ch3(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_FRAME_WIDTH_CH3_frame_width_clr_ch3           0x0

#define MIPI1_DPHY_MIPI2ISP_DEBUG                        0x628
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_shift              (8)
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_mask               (0xff00)
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt(data)              (0xff00&((data)<<8))
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_src(data)          ((0xff00&(data))>>8)
#define MIPI1_DPHY_MIPI2ISP_DEBUG_get_errcnt(data)          ((0xff00&(data))>>8)
//this->default: MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt           0x0
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_clr_shift              (0)
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_clr_mask               (0x1)
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_clr(data)              (0x1&((data)<<0))
#define MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_clr_src(data)          ((0x1&(data))>>0)
#define MIPI1_DPHY_MIPI2ISP_DEBUG_get_errcnt_clr(data)          ((0x1&(data))>>0)
//this->default: MIPI1_DPHY_MIPI2ISP_DEBUG_errcnt_clr           0x0

#define MIPI1_CROP_EN                        0x700
#define MIPI1_CROP_EN_mipi_crop_en_pre_shift              (0)
#define MIPI1_CROP_EN_mipi_crop_en_pre_mask               (0x1)
#define MIPI1_CROP_EN_mipi_crop_en_pre(data)              (0x1&((data)<<0))
#define MIPI1_CROP_EN_mipi_crop_en_pre_src(data)          ((0x1&(data))>>0)
#define MIPI1_CROP_EN_get_mipi_crop_en_pre(data)          ((0x1&(data))>>0)
//this->default: MIPI1_CROP_EN_mipi_crop_en_pre           0x0

#define MIPI1_CROP_SYNC                        0x704
#define MIPI1_CROP_SYNC_mipi_crop_reg_load_shift              (0)
#define MIPI1_CROP_SYNC_mipi_crop_reg_load_mask               (0x1)
#define MIPI1_CROP_SYNC_mipi_crop_reg_load(data)              (0x1&((data)<<0))
#define MIPI1_CROP_SYNC_mipi_crop_reg_load_src(data)          ((0x1&(data))>>0)
#define MIPI1_CROP_SYNC_get_mipi_crop_reg_load(data)          ((0x1&(data))>>0)
//this->default: MIPI1_CROP_SYNC_mipi_crop_reg_load           0x0

#define MIPI1_CROP_START_X                        0x708
#define MIPI1_CROP_START_X_mipi_blc_start_x_shift              (0)
#define MIPI1_CROP_START_X_mipi_blc_start_x_mask               (0xfff)
#define MIPI1_CROP_START_X_mipi_blc_start_x(data)              (0xfff&((data)<<0))
#define MIPI1_CROP_START_X_mipi_blc_start_x_src(data)          ((0xfff&(data))>>0)
#define MIPI1_CROP_START_X_get_mipi_blc_start_x(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_CROP_START_X_mipi_blc_start_x           0x0

#define MIPI1_CROP_START_Y                        0x70c
#define MIPI1_CROP_START_Y_mipi_blc_start_y_shift              (0)
#define MIPI1_CROP_START_Y_mipi_blc_start_y_mask               (0xfff)
#define MIPI1_CROP_START_Y_mipi_blc_start_y(data)              (0xfff&((data)<<0))
#define MIPI1_CROP_START_Y_mipi_blc_start_y_src(data)          ((0xfff&(data))>>0)
#define MIPI1_CROP_START_Y_get_mipi_blc_start_y(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_CROP_START_Y_mipi_blc_start_y           0x0

#define MIPI1_CROP_FRAME_WIDTH                        0x710
#define MIPI1_CROP_FRAME_WIDTH_mipi_blc_frame_width_shift              (0)
#define MIPI1_CROP_FRAME_WIDTH_mipi_blc_frame_width_mask               (0xfff)
#define MIPI1_CROP_FRAME_WIDTH_mipi_blc_frame_width(data)              (0xfff&((data)<<0))
#define MIPI1_CROP_FRAME_WIDTH_mipi_blc_frame_width_src(data)          ((0xfff&(data))>>0)
#define MIPI1_CROP_FRAME_WIDTH_get_mipi_blc_frame_width(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_CROP_FRAME_WIDTH_mipi_blc_frame_width           0x280

#define MIPI1_CROP_FRAME_HEIGHT                        0x714
#define MIPI1_CROP_FRAME_HEIGHT_mipi_blc_frame_height_shift              (0)
#define MIPI1_CROP_FRAME_HEIGHT_mipi_blc_frame_height_mask               (0xfff)
#define MIPI1_CROP_FRAME_HEIGHT_mipi_blc_frame_height(data)              (0xfff&((data)<<0))
#define MIPI1_CROP_FRAME_HEIGHT_mipi_blc_frame_height_src(data)          ((0xfff&(data))>>0)
#define MIPI1_CROP_FRAME_HEIGHT_get_mipi_blc_frame_height(data)          ((0xfff&(data))>>0)
//this->default: MIPI1_CROP_FRAME_HEIGHT_mipi_blc_frame_height           0x1e0
#endif
