// Seed: 1756285053
module module_0 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    output wire module_0,
    input uwire id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9
);
  wire id_11;
  id_12(
      (1), 1
  );
endmodule
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input supply1 module_1,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11
);
  module_0(
      id_0, id_7, id_7, id_11, id_8, id_9, id_10, id_0, id_0, id_10
  );
  assign id_5 = id_7 - id_10;
endmodule
