sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/User/Documents/GitHub/proiectare-logica/lab4/lab4_2.vf,-w,C:/Users/User/Documents/GitHub/proiectare-logica/lab4/lab4_2.sch
