
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.38

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[5]$_SDFFE_PN0P_/CK (DFF_X1)
     5    7.38    0.01    0.09    0.09 v count[5]$_SDFFE_PN0P_/Q (DFF_X1)
                                         count[5] (net)
                  0.01    0.00    0.09 v _155_/B1 (OAI21_X1)
     1    1.63    0.01    0.03    0.12 ^ _155_/ZN (OAI21_X1)
                                         _080_ (net)
                  0.01    0.00    0.12 ^ _163_/A (AOI21_X1)
     1    1.06    0.01    0.01    0.13 v _163_/ZN (AOI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.13 v count[5]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[5]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: count[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.90    0.00    0.00    0.20 v up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 v _112_/A (CLKBUF_X2)
     5    9.41    0.01    0.03    0.23 v _112_/Z (CLKBUF_X2)
                                         _043_ (net)
                  0.01    0.00    0.23 v _113_/A (INV_X1)
     8   23.23    0.06    0.07    0.30 ^ _113_/ZN (INV_X1)
                                         _099_ (net)
                  0.06    0.00    0.30 ^ _207_/B (HA_X1)
     1    3.40    0.03    0.06    0.36 ^ _207_/S (HA_X1)
                                         _105_ (net)
                  0.03    0.00    0.36 ^ _145_/A (BUF_X4)
     5    9.77    0.01    0.03    0.39 ^ _145_/Z (BUF_X4)
                                         _071_ (net)
                  0.01    0.00    0.39 ^ _159_/B (OAI211_X2)
     1    3.31    0.02    0.03    0.42 v _159_/ZN (OAI211_X2)
                                         _084_ (net)
                  0.02    0.00    0.42 v _160_/B2 (OAI21_X2)
     3    7.17    0.03    0.04    0.46 ^ _160_/ZN (OAI21_X2)
                                         _085_ (net)
                  0.03    0.00    0.46 ^ _190_/B2 (OAI221_X2)
     2    4.44    0.02    0.04    0.50 v _190_/ZN (OAI221_X2)
                                         _032_ (net)
                  0.02    0.00    0.50 v _194_/A2 (OR3_X4)
     1    3.24    0.01    0.07    0.57 v _194_/ZN (OR3_X4)
                                         _036_ (net)
                  0.01    0.00    0.57 v _195_/A3 (NAND3_X2)
     1    1.14    0.01    0.02    0.59 ^ _195_/ZN (NAND3_X2)
                                         _007_ (net)
                  0.01    0.00    0.59 ^ count[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: count[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.90    0.00    0.00    0.20 v up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 v _112_/A (CLKBUF_X2)
     5    9.41    0.01    0.03    0.23 v _112_/Z (CLKBUF_X2)
                                         _043_ (net)
                  0.01    0.00    0.23 v _113_/A (INV_X1)
     8   23.23    0.06    0.07    0.30 ^ _113_/ZN (INV_X1)
                                         _099_ (net)
                  0.06    0.00    0.30 ^ _207_/B (HA_X1)
     1    3.40    0.03    0.06    0.36 ^ _207_/S (HA_X1)
                                         _105_ (net)
                  0.03    0.00    0.36 ^ _145_/A (BUF_X4)
     5    9.77    0.01    0.03    0.39 ^ _145_/Z (BUF_X4)
                                         _071_ (net)
                  0.01    0.00    0.39 ^ _159_/B (OAI211_X2)
     1    3.31    0.02    0.03    0.42 v _159_/ZN (OAI211_X2)
                                         _084_ (net)
                  0.02    0.00    0.42 v _160_/B2 (OAI21_X2)
     3    7.17    0.03    0.04    0.46 ^ _160_/ZN (OAI21_X2)
                                         _085_ (net)
                  0.03    0.00    0.46 ^ _190_/B2 (OAI221_X2)
     2    4.44    0.02    0.04    0.50 v _190_/ZN (OAI221_X2)
                                         _032_ (net)
                  0.02    0.00    0.50 v _194_/A2 (OR3_X4)
     1    3.24    0.01    0.07    0.57 v _194_/ZN (OR3_X4)
                                         _036_ (net)
                  0.01    0.00    0.57 v _195_/A3 (NAND3_X2)
     1    1.14    0.01    0.02    0.59 ^ _195_/ZN (NAND3_X2)
                                         _007_ (net)
                  0.01    0.00    0.59 ^ count[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.21e-05   6.58e-06   6.28e-07   5.93e-05  38.1%
Combinational          5.42e-05   3.90e-05   3.27e-06   9.65e-05  61.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-04   4.56e-05   3.90e-06   1.56e-04 100.0%
                          68.2%      29.3%       2.5%
