#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8339d02030 .scope module, "cpu_test" "cpu_test" 2 2;
 .timescale -9 -9;
v0x7f8339d26a90_0 .var "clk", 0 0;
v0x7f8339d26b70_0 .net "memory_address", 7 0, v0x7f8339d25eb0_0;  1 drivers
v0x7f8339d26c40_0 .net "memory_input", 7 0, v0x7f8339d26260_0;  1 drivers
v0x7f8339d26d10_0 .net "memory_value", 7 0, v0x7f8339d26980_0;  1 drivers
v0x7f8339d26de0_0 .net "operation", 0 0, v0x7f8339d25f60_0;  1 drivers
v0x7f8339d26ef0_0 .var "reset", 0 0;
S_0x7f8339d00040 .scope module, "u_cpu" "cpu" 2 25, 3 1 0, S_0x7f8339d02030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "from_memory"
    .port_info 3 /OUTPUT 1 "memory_operation"
    .port_info 4 /OUTPUT 8 "memory_address"
    .port_info 5 /OUTPUT 8 "to_memory"
v0x7f8339d00230_0 .net "clk", 0 0, v0x7f8339d26a90_0;  1 drivers
v0x7f8339d25bd0_0 .net "from_memory", 7 0, v0x7f8339d26980_0;  alias, 1 drivers
v0x7f8339d25c70 .array "general_reg", 0 7, 7 0;
v0x7f8339d25d20_0 .var "instruction", 7 0;
v0x7f8339d25dc0_0 .var "ip", 7 0;
v0x7f8339d25eb0_0 .var "memory_address", 7 0;
v0x7f8339d25f60_0 .var "memory_operation", 0 0;
v0x7f8339d26000_0 .net "reset", 0 0, v0x7f8339d26ef0_0;  1 drivers
v0x7f8339d260a0_0 .var "status", 7 0;
v0x7f8339d261b0_0 .var "target", 7 0;
v0x7f8339d26260_0 .var "to_memory", 7 0;
E_0x7f8339d010a0 .event posedge, v0x7f8339d00230_0;
E_0x7f8339d00ec0 .event edge, v0x7f8339d26000_0;
S_0x7f8339d263a0 .scope module, "u_memory" "memory" 2 23, 4 1 0, S_0x7f8339d02030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "input_address"
    .port_info 2 /INPUT 1 "operation"
    .port_info 3 /INPUT 8 "input_value"
    .port_info 4 /OUTPUT 8 "output_value"
v0x7f8339d265e0_0 .net "clk", 0 0, v0x7f8339d26a90_0;  alias, 1 drivers
v0x7f8339d266a0_0 .net "input_address", 7 0, v0x7f8339d25eb0_0;  alias, 1 drivers
v0x7f8339d26750_0 .net "input_value", 7 0, v0x7f8339d26260_0;  alias, 1 drivers
v0x7f8339d26820 .array "mem", 99 0, 7 0;
v0x7f8339d268b0_0 .net "operation", 0 0, v0x7f8339d25f60_0;  alias, 1 drivers
v0x7f8339d26980_0 .var "output_value", 7 0;
E_0x7f8339d25e60 .event negedge, v0x7f8339d00230_0;
    .scope S_0x7f8339d263a0;
T_0 ;
    %vpi_call 4 4 "$display", "************** memory **********" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8339d263a0;
T_1 ;
    %vpi_call 4 16 "$readmemb", "ram.patt", v0x7f8339d26820 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f8339d263a0;
T_2 ;
    %wait E_0x7f8339d25e60;
    %load/vec4 v0x7f8339d268b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f8339d26750_0;
    %ix/getv 3, v0x7f8339d266a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8339d26820, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x7f8339d266a0_0;
    %load/vec4a v0x7f8339d26820, 4;
    %assign/vec4 v0x7f8339d26980_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8339d00040;
T_3 ;
    %vpi_call 3 4 "$display", "************** CPU **********" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f8339d00040;
T_4 ;
    %wait E_0x7f8339d00ec0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8339d25dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8339d25f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8339d25eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8339d26260_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8339d00040;
T_5 ;
    %wait E_0x7f8339d010a0;
    %load/vec4 v0x7f8339d260a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %vpi_call 3 93 "$display", "end of life, nothing happen" {0 0 0};
    %jmp T_5.8;
T_5.0 ;
    %vpi_call 3 34 "$display", "starting instruction process" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8339d25f60_0, 0;
    %load/vec4 v0x7f8339d25dc0_0;
    %assign/vec4 v0x7f8339d25eb0_0, 0;
    %load/vec4 v0x7f8339d260a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.8;
T_5.1 ;
    %vpi_call 3 40 "$display", "copying instruction content" {0 0 0};
    %load/vec4 v0x7f8339d25bd0_0;
    %assign/vec4 v0x7f8339d25d20_0, 0;
    %load/vec4 v0x7f8339d260a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %vpi_call 3 45 "$display", "reding target value " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8339d25f60_0, 0;
    %load/vec4 v0x7f8339d25dc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8339d25eb0_0, 0;
    %load/vec4 v0x7f8339d260a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %vpi_call 3 51 "$display", "copying target value " {0 0 0};
    %load/vec4 v0x7f8339d25bd0_0;
    %assign/vec4 v0x7f8339d261b0_0, 0;
    %load/vec4 v0x7f8339d260a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7f8339d25dc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x7f8339d25dc0_0, 0;
    %vpi_call 3 58 "$display", " got the instruction: %b with target: %b (%0d)", v0x7f8339d25d20_0, v0x7f8339d261b0_0, v0x7f8339d261b0_0 {0 0 0};
    %load/vec4 v0x7f8339d25d20_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.9 ;
    %vpi_call 3 61 "$display", "moving scalar data to reg" {0 0 0};
    %load/vec4 v0x7f8339d261b0_0;
    %load/vec4 v0x7f8339d25d20_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8339d25c70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %vpi_call 3 66 "$display", "moving data from memory to from_memory reg" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8339d25f60_0, 0;
    %load/vec4 v0x7f8339d261b0_0;
    %assign/vec4 v0x7f8339d25eb0_0, 0;
    %load/vec4 v0x7f8339d260a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %vpi_call 3 73 "$display", "get exit signal from instruction" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x7f8339d25d20_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.13 ;
    %vpi_call 3 81 "$display", "moving data from from_memory reg to target reg" {0 0 0};
    %vpi_call 3 82 "$display", "The value in from_memory is now %0d", v0x7f8339d25bd0_0 {0 0 0};
    %load/vec4 v0x7f8339d25bd0_0;
    %load/vec4 v0x7f8339d25d20_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8339d25c70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8339d260a0_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.6 ;
    %vpi_call 3 89 "$display", "end of the program, nothing happen from now" {0 0 0};
    %vpi_call 3 90 "$display", "General Reg: %b  %b", &A<v0x7f8339d25c70, 0>, &A<v0x7f8339d25c70, 1> {0 0 0};
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8339d02030;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8339d26ef0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f8339d02030;
T_7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8339d26ef0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8339d26ef0_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 11 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f8339d02030;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8339d26a90_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f8339d02030;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x7f8339d26a90_0;
    %nor/r;
    %store/vec4 v0x7f8339d26a90_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8339d02030;
T_10 ;
    %vpi_call 2 28 "$monitor", "At time %t, value = %h (%0d), clk = %h(%0d)", $time, v0x7f8339d26d10_0, v0x7f8339d26d10_0, v0x7f8339d26a90_0, v0x7f8339d26a90_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f8339d02030;
T_11 ;
    %vpi_call 2 33 "$dumpfile", "cpu_test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8339d00040 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "memory.v";
