ARM 32 bit cpu implemented using verilog.
Interfacing with SSD & DHT22

## Run & Simulate using iverilog & gtkwave.

```bash
iverilog -o output *.v
vvp output
gtkwave sim.vcd
```
