Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/VLSI_DESIGN/fifo/fifo_tb_isim_beh.exe -prj /home/ise/VLSI_DESIGN/fifo/fifo_tb_beh.prj work.fifo_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/VLSI_DESIGN/fifo/fifo_arch.vhd" into library work
Parsing VHDL file "/home/ise/VLSI_DESIGN/fifo/fifo_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98284 KB
Fuse CPU Usage: 1000 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package numeric_std
Compiling architecture behavioral of entity fifo_arch [\fifo_arch(16)\]
Compiling architecture behavior of entity fifo_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/VLSI_DESIGN/fifo/fifo_tb_isim_beh.exe
Fuse Memory Usage: 114988 KB
Fuse CPU Usage: 1370 ms
GCC CPU Usage: 3940 ms
