{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614407993820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614407993821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 08:39:53 2021 " "Processing started: Sat Feb 27 08:39:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614407993821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614407993821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614407993821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614407994265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-desc " "Found design unit 1: processor-desc" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994673 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614407994673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614407994713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ifetch.vhd 2 1 " "Using design file ifetch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFetch-behavior " "Found design unit 1: IFetch-behavior" {  } { { "ifetch.vhd" "" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994729 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFetch " "Found entity 1: IFetch" {  } { { "ifetch.vhd" "" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFetch IFetch:wiringIF " "Elaborating entity \"IFetch\" for hierarchy \"IFetch:wiringIF\"" {  } { { "processor.vhd" "wiringIF" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_reg.vhd 2 1 " "Using design file pc_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Reg-behavior " "Found design unit 1: PC_Reg-behavior" {  } { { "pc_reg.vhd" "" { Text "C:/altera/13.1/_processor/processor/pc_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994745 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "pc_reg.vhd" "" { Text "C:/altera/13.1/_processor/processor/pc_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg IFetch:wiringIF\|PC_Reg:wiring " "Elaborating entity \"PC_Reg\" for hierarchy \"IFetch:wiringIF\|PC_Reg:wiring\"" {  } { { "ifetch.vhd" "wiring" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_memory.vhd 2 1 " "Using design file inst_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inst_Memory-behavior " "Found design unit 1: Inst_Memory-behavior" {  } { { "inst_memory.vhd" "" { Text "C:/altera/13.1/_processor/processor/inst_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inst_Memory " "Found entity 1: Inst_Memory" {  } { { "inst_memory.vhd" "" { Text "C:/altera/13.1/_processor/processor/inst_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_Memory IFetch:wiringIF\|Inst_Memory:wiring2 " "Elaborating entity \"Inst_Memory\" for hierarchy \"IFetch:wiringIF\|Inst_Memory:wiring2\"" {  } { { "ifetch.vhd" "wiring2" { Text "C:/altera/13.1/_processor/processor/ifetch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.vhd 2 1 " "Using design file decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-desc " "Found design unit 1: Decode-desc" {  } { { "decode.vhd" "" { Text "C:/altera/13.1/_processor/processor/decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.vhd" "" { Text "C:/altera/13.1/_processor/processor/decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:wiringDEC " "Elaborating entity \"Decode\" for hierarchy \"Decode:wiringDEC\"" {  } { { "processor.vhd" "wiringDEC" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994773 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 decode.vhd(39) " "Verilog HDL or VHDL warning at decode.vhd(39): object \"funct7\" assigned a value but never read" {  } { { "decode.vhd" "" { Text "C:/altera/13.1/_processor/processor/decode.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614407994774 "|processor|Decode:wiringDEC"}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-behavior " "Found design unit 1: regFile-behavior" {  } { { "regfile.vhd" "" { Text "C:/altera/13.1/_processor/processor/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994786 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regfile.vhd" "" { Text "C:/altera/13.1/_processor/processor/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:wiringRFILE " "Elaborating entity \"regFile\" for hierarchy \"regFile:wiringRFILE\"" {  } { { "processor.vhd" "wiringRFILE" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "execute.vhd 2 1 " "Using design file execute.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXECUTE-desc " "Found design unit 1: EXECUTE-desc" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994807 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE " "Found entity 1: EXECUTE" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE EXECUTE:wiringEXE " "Elaborating entity \"EXECUTE\" for hierarchy \"EXECUTE:wiringEXE\"" {  } { { "processor.vhd" "wiringEXE" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994808 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] execute.vhd(96) " "Inferred latch for \"A\[0\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] execute.vhd(96) " "Inferred latch for \"A\[1\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] execute.vhd(96) " "Inferred latch for \"A\[2\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] execute.vhd(96) " "Inferred latch for \"A\[3\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] execute.vhd(96) " "Inferred latch for \"A\[4\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] execute.vhd(96) " "Inferred latch for \"A\[5\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] execute.vhd(96) " "Inferred latch for \"A\[6\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] execute.vhd(96) " "Inferred latch for \"A\[7\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] execute.vhd(96) " "Inferred latch for \"A\[8\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] execute.vhd(96) " "Inferred latch for \"A\[9\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] execute.vhd(96) " "Inferred latch for \"A\[10\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] execute.vhd(96) " "Inferred latch for \"A\[11\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] execute.vhd(96) " "Inferred latch for \"A\[12\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] execute.vhd(96) " "Inferred latch for \"A\[13\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994811 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] execute.vhd(96) " "Inferred latch for \"A\[14\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] execute.vhd(96) " "Inferred latch for \"A\[15\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[16\] execute.vhd(96) " "Inferred latch for \"A\[16\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[17\] execute.vhd(96) " "Inferred latch for \"A\[17\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[18\] execute.vhd(96) " "Inferred latch for \"A\[18\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[19\] execute.vhd(96) " "Inferred latch for \"A\[19\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[20\] execute.vhd(96) " "Inferred latch for \"A\[20\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[21\] execute.vhd(96) " "Inferred latch for \"A\[21\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[22\] execute.vhd(96) " "Inferred latch for \"A\[22\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[23\] execute.vhd(96) " "Inferred latch for \"A\[23\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[24\] execute.vhd(96) " "Inferred latch for \"A\[24\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[25\] execute.vhd(96) " "Inferred latch for \"A\[25\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[26\] execute.vhd(96) " "Inferred latch for \"A\[26\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[27\] execute.vhd(96) " "Inferred latch for \"A\[27\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[28\] execute.vhd(96) " "Inferred latch for \"A\[28\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[29\] execute.vhd(96) " "Inferred latch for \"A\[29\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[30\] execute.vhd(96) " "Inferred latch for \"A\[30\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[31\] execute.vhd(96) " "Inferred latch for \"A\[31\]\" at execute.vhd(96)" {  } { { "execute.vhd" "" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994812 "|processor|EXECUTE:wiringEXE"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-desc " "Found design unit 1: alu-desc" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu EXECUTE:wiringEXE\|alu:WIRING_THE_ALU " "Elaborating entity \"alu\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\"" {  } { { "execute.vhd" "WIRING_THE_ALU" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994825 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(110) " "Inferred latch for \"output\[0\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(110) " "Inferred latch for \"output\[1\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(110) " "Inferred latch for \"output\[2\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(110) " "Inferred latch for \"output\[3\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(110) " "Inferred latch for \"output\[4\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(110) " "Inferred latch for \"output\[5\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(110) " "Inferred latch for \"output\[6\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(110) " "Inferred latch for \"output\[7\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu.vhd(110) " "Inferred latch for \"output\[8\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu.vhd(110) " "Inferred latch for \"output\[9\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu.vhd(110) " "Inferred latch for \"output\[10\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu.vhd(110) " "Inferred latch for \"output\[11\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu.vhd(110) " "Inferred latch for \"output\[12\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu.vhd(110) " "Inferred latch for \"output\[13\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994827 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu.vhd(110) " "Inferred latch for \"output\[14\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu.vhd(110) " "Inferred latch for \"output\[15\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] alu.vhd(110) " "Inferred latch for \"output\[16\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] alu.vhd(110) " "Inferred latch for \"output\[17\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] alu.vhd(110) " "Inferred latch for \"output\[18\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] alu.vhd(110) " "Inferred latch for \"output\[19\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] alu.vhd(110) " "Inferred latch for \"output\[20\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] alu.vhd(110) " "Inferred latch for \"output\[21\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] alu.vhd(110) " "Inferred latch for \"output\[22\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] alu.vhd(110) " "Inferred latch for \"output\[23\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] alu.vhd(110) " "Inferred latch for \"output\[24\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] alu.vhd(110) " "Inferred latch for \"output\[25\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] alu.vhd(110) " "Inferred latch for \"output\[26\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] alu.vhd(110) " "Inferred latch for \"output\[27\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] alu.vhd(110) " "Inferred latch for \"output\[28\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] alu.vhd(110) " "Inferred latch for \"output\[29\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] alu.vhd(110) " "Inferred latch for \"output\[30\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] alu.vhd(110) " "Inferred latch for \"output\[31\]\" at alu.vhd(110)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614407994828 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "addsub.vhd 2 1 " "Using design file addsub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub-desc " "Found design unit 1: addSub-desc" {  } { { "addsub.vhd" "" { Text "C:/altera/13.1/_processor/processor/addsub.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994840 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addsub.vhd" "" { Text "C:/altera/13.1/_processor/processor/addsub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing " "Elaborating entity \"addSub\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\"" {  } { { "alu.vhd" "Adding_Subing" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder32bit.vhd 2 1 " "Using design file fulladder32bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder32bit-desc " "Found design unit 1: fullAdder32bit-desc" {  } { { "fulladder32bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder32bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994861 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder32bit " "Found entity 1: fullAdder32bit" {  } { { "fulladder32bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder32bit EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring " "Elaborating entity \"fullAdder32bit\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\"" {  } { { "addsub.vhd" "wiring" { Text "C:/altera/13.1/_processor/processor/addsub.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy fulladder32bit.vhd(14) " "Verilog HDL or VHDL warning at fulladder32bit.vhd(14): object \"dummy\" assigned a value but never read" {  } { { "fulladder32bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder32bit.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614407994863 "|processor|EXECUTE:wiringEXE|alu:WIRING_THE_ALU|addSub:Adding_Subing|fullAdder32bit:wiring"}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder16bit.vhd 2 1 " "Using design file fulladder16bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder16bit-desc " "Found design unit 1: fullAdder16bit-desc" {  } { { "fulladder16bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994875 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder16bit " "Found entity 1: fullAdder16bit" {  } { { "fulladder16bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder16bit EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF " "Elaborating entity \"fullAdder16bit\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\"" {  } { { "fulladder32bit.vhd" "bit0toF" { Text "C:/altera/13.1/_processor/processor/fulladder32bit.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder8bit.vhd 2 1 " "Using design file fulladder8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8bit-desc " "Found design unit 1: fullAdder8bit-desc" {  } { { "fulladder8bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder8bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994889 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8bit " "Found entity 1: fullAdder8bit" {  } { { "fulladder8bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder8bit EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7 " "Elaborating entity \"fullAdder8bit\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\"" {  } { { "fulladder16bit.vhd" "bit0to7" { Text "C:/altera/13.1/_processor/processor/fulladder16bit.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder4bit.vhd 2 1 " "Using design file fulladder4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder4bit-desc " "Found design unit 1: fullAdder4bit-desc" {  } { { "fulladder4bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder4bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994904 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder4bit " "Found entity 1: fullAdder4bit" {  } { { "fulladder4bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4bit EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\|fullAdder4bit:bit0123 " "Elaborating entity \"fullAdder4bit\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\|fullAdder4bit:bit0123\"" {  } { { "fulladder8bit.vhd" "bit0123" { Text "C:/altera/13.1/_processor/processor/fulladder8bit.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder2bit.vhd 2 1 " "Using design file fulladder2bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder2bit-desc " "Found design unit 1: fullAdder2bit-desc" {  } { { "fulladder2bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder2bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994918 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder2bit " "Found entity 1: fullAdder2bit" {  } { { "fulladder2bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/fulladder2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder2bit EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\|fullAdder4bit:bit0123\|fullAdder2bit:bit01 " "Elaborating entity \"fullAdder2bit\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\|fullAdder4bit:bit0123\|fullAdder2bit:bit01\"" {  } { { "fulladder4bit.vhd" "bit01" { Text "C:/altera/13.1/_processor/processor/fulladder4bit.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-desc " "Found design unit 1: full_adder-desc" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.1/_processor/processor/full_adder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994932 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.1/_processor/processor/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407994932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407994932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\|fullAdder4bit:bit0123\|fullAdder2bit:bit01\|full_adder:bit0 " "Elaborating entity \"full_adder\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|addSub:Adding_Subing\|fullAdder32bit:wiring\|fullAdder16bit:bit0toF\|fullAdder8bit:bit0to7\|fullAdder4bit:bit0123\|fullAdder2bit:bit01\|full_adder:bit0\"" {  } { { "fulladder2bit.vhd" "bit0" { Text "C:/altera/13.1/_processor/processor/fulladder2bit.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407994933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lt32.vhd 2 1 " "Using design file lt32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lt32-desc " "Found design unit 1: lt32-desc" {  } { { "lt32.vhd" "" { Text "C:/altera/13.1/_processor/processor/lt32.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995034 ""} { "Info" "ISGN_ENTITY_NAME" "1 lt32 " "Found entity 1: lt32" {  } { { "lt32.vhd" "" { Text "C:/altera/13.1/_processor/processor/lt32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lt32 EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|lt32:set_a_less_b " "Elaborating entity \"lt32\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|lt32:set_a_less_b\"" {  } { { "alu.vhd" "set_a_less_b" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ltu32.vhd 2 1 " "Using design file ltu32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ltu32-desc " "Found design unit 1: ltu32-desc" {  } { { "ltu32.vhd" "" { Text "C:/altera/13.1/_processor/processor/ltu32.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995051 ""} { "Info" "ISGN_ENTITY_NAME" "1 ltu32 " "Found entity 1: ltu32" {  } { { "ltu32.vhd" "" { Text "C:/altera/13.1/_processor/processor/ltu32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltu32 EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|lt32:set_a_less_b\|ltu32:wiring " "Elaborating entity \"ltu32\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|lt32:set_a_less_b\|ltu32:wiring\"" {  } { { "lt32.vhd" "wiring" { Text "C:/altera/13.1/_processor/processor/lt32.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmp1bit.vhd 2 1 " "Using design file cmp1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp1bit-desc " "Found design unit 1: cmp1bit-desc" {  } { { "cmp1bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/cmp1bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995069 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp1bit " "Found entity 1: cmp1bit" {  } { { "cmp1bit.vhd" "" { Text "C:/altera/13.1/_processor/processor/cmp1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp1bit EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|lt32:set_a_less_b\|ltu32:wiring\|cmp1bit:bits31 " "Elaborating entity \"cmp1bit\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|lt32:set_a_less_b\|ltu32:wiring\|cmp1bit:bits31\"" {  } { { "ltu32.vhd" "bits31" { Text "C:/altera/13.1/_processor/processor/ltu32.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sft32.vhd 2 1 " "Using design file sft32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sft32-desc " "Found design unit 1: sft32-desc" {  } { { "sft32.vhd" "" { Text "C:/altera/13.1/_processor/processor/sft32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995111 ""} { "Info" "ISGN_ENTITY_NAME" "1 sft32 " "Found entity 1: sft32" {  } { { "sft32.vhd" "" { Text "C:/altera/13.1/_processor/processor/sft32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sft32 EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting " "Elaborating entity \"sft32\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\"" {  } { { "alu.vhd" "Shifting" { Text "C:/altera/13.1/_processor/processor/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rotate.vhd 2 1 " "Using design file rotate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate-desc " "Found design unit 1: rotate-desc" {  } { { "rotate.vhd" "" { Text "C:/altera/13.1/_processor/processor/rotate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995125 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "rotate.vhd" "" { Text "C:/altera/13.1/_processor/processor/rotate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|rotate:rotateX " "Elaborating entity \"rotate\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|rotate:rotateX\"" {  } { { "sft32.vhd" "rotateX" { Text "C:/altera/13.1/_processor/processor/sft32.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barrelrshift.vhd 2 1 " "Using design file barrelrshift.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelRShift-desc " "Found design unit 1: barrelRShift-desc" {  } { { "barrelrshift.vhd" "" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995138 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelRShift " "Found entity 1: barrelRShift" {  } { { "barrelrshift.vhd" "" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelRShift EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting " "Elaborating entity \"barrelRShift\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\"" {  } { { "sft32.vhd" "shifting" { Text "C:/altera/13.1/_processor/processor/sft32.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sh32bit_r_16p_sftin.vhd 2 1 " "Using design file sh32bit_r_16p_sftin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh32bit_R_16p_sftIn-desc " "Found design unit 1: sh32bit_R_16p_sftIn-desc" {  } { { "sh32bit_r_16p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_16p_sftin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995153 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh32bit_R_16p_sftIn " "Found entity 1: sh32bit_R_16p_sftIn" {  } { { "sh32bit_r_16p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_16p_sftin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh32bit_R_16p_sftIn EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_16p_sftIn:shift16p " "Elaborating entity \"sh32bit_R_16p_sftIn\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_16p_sftIn:shift16p\"" {  } { { "barrelrshift.vhd" "shift16p" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sh32bit_r_8p_sftin.vhd 2 1 " "Using design file sh32bit_r_8p_sftin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh32bit_R_8p_sftIn-desc " "Found design unit 1: sh32bit_R_8p_sftIn-desc" {  } { { "sh32bit_r_8p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_8p_sftin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995167 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh32bit_R_8p_sftIn " "Found entity 1: sh32bit_R_8p_sftIn" {  } { { "sh32bit_r_8p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_8p_sftin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh32bit_R_8p_sftIn EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_8p_sftIn:shift8p " "Elaborating entity \"sh32bit_R_8p_sftIn\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_8p_sftIn:shift8p\"" {  } { { "barrelrshift.vhd" "shift8p" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995169 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sh32bit_r_4p_sftin.vhd 2 1 " "Using design file sh32bit_r_4p_sftin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh32bit_R_4p_sftIn-desc " "Found design unit 1: sh32bit_R_4p_sftIn-desc" {  } { { "sh32bit_r_4p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_4p_sftin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995182 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh32bit_R_4p_sftIn " "Found entity 1: sh32bit_R_4p_sftIn" {  } { { "sh32bit_r_4p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_4p_sftin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh32bit_R_4p_sftIn EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_4p_sftIn:shift4p " "Elaborating entity \"sh32bit_R_4p_sftIn\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_4p_sftIn:shift4p\"" {  } { { "barrelrshift.vhd" "shift4p" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sh32bit_r_2p_sftin.vhd 2 1 " "Using design file sh32bit_r_2p_sftin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh32bit_R_2p_sftIn-desc " "Found design unit 1: sh32bit_R_2p_sftIn-desc" {  } { { "sh32bit_r_2p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_2p_sftin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995197 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh32bit_R_2p_sftIn " "Found entity 1: sh32bit_R_2p_sftIn" {  } { { "sh32bit_r_2p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_2p_sftin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh32bit_R_2p_sftIn EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_2p_sftIn:shift2p " "Elaborating entity \"sh32bit_R_2p_sftIn\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_2p_sftIn:shift2p\"" {  } { { "barrelrshift.vhd" "shift2p" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sh32bit_r_1p_sftin.vhd 2 1 " "Using design file sh32bit_r_1p_sftin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh32bit_R_1p_sftIn-desc " "Found design unit 1: sh32bit_R_1p_sftIn-desc" {  } { { "sh32bit_r_1p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_1p_sftin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995211 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh32bit_R_1p_sftIn " "Found entity 1: sh32bit_R_1p_sftIn" {  } { { "sh32bit_r_1p_sftin.vhd" "" { Text "C:/altera/13.1/_processor/processor/sh32bit_r_1p_sftin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh32bit_R_1p_sftIn EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_1p_sftIn:shift1p " "Elaborating entity \"sh32bit_R_1p_sftIn\" for hierarchy \"EXECUTE:wiringEXE\|alu:WIRING_THE_ALU\|sft32:Shifting\|barrelRShift:shifting\|sh32bit_R_1p_sftIn:shift1p\"" {  } { { "barrelrshift.vhd" "shift1p" { Text "C:/altera/13.1/_processor/processor/barrelrshift.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_add1.vhd 2 1 " "Using design file pc_add1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_add1-desc " "Found design unit 1: PC_add1-desc" {  } { { "pc_add1.vhd" "" { Text "C:/altera/13.1/_processor/processor/pc_add1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995226 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_add1 " "Found entity 1: PC_add1" {  } { { "pc_add1.vhd" "" { Text "C:/altera/13.1/_processor/processor/pc_add1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_add1 EXECUTE:wiringEXE\|PC_add1:PCADDING_1 " "Elaborating entity \"PC_add1\" for hierarchy \"EXECUTE:wiringEXE\|PC_add1:PCADDING_1\"" {  } { { "execute.vhd" "PCADDING_1" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nextpc_comp.vhd 2 1 " "Using design file nextpc_comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nextPC_comp-desc " "Found design unit 1: nextPC_comp-desc" {  } { { "nextpc_comp.vhd" "" { Text "C:/altera/13.1/_processor/processor/nextpc_comp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995239 ""} { "Info" "ISGN_ENTITY_NAME" "1 nextPC_comp " "Found entity 1: nextPC_comp" {  } { { "nextpc_comp.vhd" "" { Text "C:/altera/13.1/_processor/processor/nextpc_comp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextPC_comp EXECUTE:wiringEXE\|nextPC_comp:wiring_THE_nPC " "Elaborating entity \"nextPC_comp\" for hierarchy \"EXECUTE:wiringEXE\|nextPC_comp:wiring_THE_nPC\"" {  } { { "execute.vhd" "wiring_THE_nPC" { Text "C:/altera/13.1/_processor/processor/execute.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.vhd 2 1 " "Using design file data_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-behavior " "Found design unit 1: Data_Memory-behavior" {  } { { "data_memory.vhd" "" { Text "C:/altera/13.1/_processor/processor/data_memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "data_memory.vhd" "" { Text "C:/altera/13.1/_processor/processor/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614407995332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614407995332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:wiringDATAMEMORY " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:wiringDATAMEMORY\"" {  } { { "processor.vhd" "wiringDATAMEMORY" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614407995333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614407996215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614407996215 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pulse_Me_to_Fly " "No output dependent on input pin \"Pulse_Me_to_Fly\"" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614407996279 "|processor|Pulse_Me_to_Fly"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.vhd" "" { Text "C:/altera/13.1/_processor/processor/processor.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614407996279 "|processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614407996279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614407996280 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614407996280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614407996280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614407996321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 08:39:56 2021 " "Processing ended: Sat Feb 27 08:39:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614407996321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614407996321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614407996321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614407996321 ""}
