[1] Y. Alkabani and F. Koushanfar. 2007. Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security. 291–306.
[2] ARM. 2013. Cortex-M0 Processor. (2013). https://www.arm.com/products/ processors/cortex-m/cortex-m0.php
[3] J.P. Baukus, L.W. Chow, R.P. Cocchi, P.O., and B.J. Wang. 2012. Building Block for a Secure CMOS Logic Cell Library. (2012). US Patent no. 8111089.
[4] J.P. Baukus, L.W. Chow, R.P. Cocchi, and B.J. Wang. 2012. Method and Apparatus for Camouflaging a Standard Cell based Integrated Circuit with Micro Circuits and Post Processing. (2012). US Patent no. 20120139582.
[5] A. Baumgarten, A. Tyagi, and J. Zambreno. 2010. Preventing IC Piracy Using Reconfigurable Logic Barriers. IEEE Des. Test. Comput. 27, 1 (2010), 66–75.
[6] R. Brayton and A. Mishchenko. 2010. ABC: An Academic Industrial-strength
Verification Tool. In International Conference on Computer Aided Verification.
Springer, 24–40.
[7] F. Brglez, D. Bryan, and K. Kozminski. 1989. Combinational Profiles of Sequential
Benchmark Circuits. In IEEE International Symposium on Circuits and Systems.
1929–1934.
[8] Q. Chen, A. M. Azab, G. Ganesh, and P. Ning. 2017. PrivWatcher: Non-bypassable
Monitoring and Protection of Process Credentials from Memory Corruption Attacks. In ACM Asia Conference on Computer and Communications Security. 167–178.
[9] Chipworks. 2012. Intel‘s 22-nm Tri-gate Transistors Exposed. http://www.chipworks.com/blog/technologyblog/2012/04/23/intels-22- nm-tri-gate-transistors-exposed/. (2012).
[10] S. Chu and C Burrus. 1984. Multirate filter designs using comb filters. IEEE Transactions on Circuits and Systems 31, 11 (1984), 913–924.
[11] S. Davidson. 1999. Notes on ITC’99 Benchmarks. http://www.cerc.utexas.edu/ itc99-benchmarks/bendoc1.html. (1999).
[12] J. Diguet, S. Evain, R. Vaslin, G. Gogniat, and E. Juin. 2007. NOC-centric security of reconfigurable SoC. In IEEE First International Symposium on Networks-on-Chip. 223–232.
[13] C. Helfmeier, D. Nedospasov, C. Tarnovsky, J.S. Krissler, C. Boit, and J.P. Seifert. 2013. Breaking and Entering through the Silicon. In ACM SIGSAC Conference on Computer and Communications Security. 733–744.
[14] F. Imeson, A. Emtenan, S. Garg, and M. V. Tripunitara. 2013. Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation. In USENIX Conference on Security. 495–510.
[15] Maxim Integrated. 2010. DeepCover Security Manager for Low-Voltage Operation with 1KB Secure Memory and Programmable Tamper Hier- archy. https://www.maximintegrated.com/en/products/power/supervisors- voltage-monitors-sequencers/DS3660.html/tb tab0. (2010).
[16] R.W. Jarvis and M.G. McIntyre. 2007. Split Manufacturing Method for Advanced Semiconductor Circuits. (2007). US Patent 7,195,931.
[17] A.B. Kahng, J. Lach, W. H Mangione-Smith, S. Mantik, I.L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe. 1998. Watermarking Techniques for Intellectual Property Protection. In IEEE/ACM Design Automation Conference. 776–781.
[18] A.B. Kahng, S. Mantik, I.L. Markov, M. Potkonjak, P. Tucker, Huijuan Wang, and G. Wolfe. 1998. Robust IP watermarking methodologies for physical design. Design Automation Conference (1998), 782–787.
[19] M. Kammerstetter, M. Muellner, D. Burian, D. Platzer, and W. Kastner. 2014. Breaking Integrated Circuit Device Security Through Test Mode Silicon Reverse Engineering. In ACM SIGSAC Conference on Computer and Communications Security. 549–557.
[20] R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipoor. 2010. Trustworthy Hardware: Identifying and Classifying Hardware Trojans. Computer 43, 10 (2010), 39–46.
[21] D. Kirovski and M. Potkonjak. 2003. Local watermarks: methodology and appli- cation to behavioral synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22, 9 (2003), 1277–1283.
[22] F. Koushanfar. 2012. Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management. IEEE Trans. Inf. Forensics Security 7, 1 (2012), 51–63.
[23] F. Koushanfar and G. Qu. 2001. Hardware Metering. In IEEE/ACM Design Au- tomation Conference. 490–493.
[24] S. Kumar, S. Dharmapurikar, F. Yu, P. Crowley, and J. Turner. 2006. Algorithms to accelerate multiple regular expressions matching for deep packet inspection. In ACM SIGCOMM Computer Communication Review, Vol. 36. 339–350.
[25] H.K. Lee and D.S. Ha. 1993. Atalanta: an Efficient ATPG for Combinational Circuits. In Technical Report.
[26] S. Leef. 2017. In Pursuit of Secure Silicon. http://textlab.io/doc/22959027/mr.- serge-leef--vp-new-ventures--mentor-graphics. (2017).
[27] M. Li, K. Shamsi, T. Meade, Z. Zhao, B. Yu, Y. Jin, and D.Z. Pan. 2016. Provably Secure Camouflaging Strategy for IC Protection. In IEEE/ACM International Conference on Computer-Aided Design. 28:1–28:8.
[28] M.E. Massad, S. Garg, and M.V. Tripunitara. 2015. Integrated Circuit (IC) Decam- ouflaging: Reverse Engineering Camouflaged ICs within Minutes. In Network
and Distributed System Security Symposium.
[29] M.E. Massad, J. Zhang, S. Garg, and M.V. Tripunitara. 2017. Logic Locking for Secure Outsourced Chip Fabrication: A New Attack and Provably Secure Defense Mechanism. CoRR abs/1703.10187 (2017). http://arxiv.org/abs/1703.10187
[30] E.J. McCluskey. 1956. Minimization of Boolean functions. Bell System Technical Journal 35, 6 (1956), 1417–1444.
[31] A.L. Oliveira. 1999. Robust Techniques for Watermarking Sequential Circuit Designs. In IEEE/ACM Design Automation Conference. 837–842.
[32] T. S. Perry. 2017. Why Hardware Engineers Have to Think Like Cybercriminals, and Why Engineers Are Easy to Fool. (2017). http://spectrum.ieee.org/view- from- the- valley/computing/embedded- systems/why- hardware- engineers- have- to- think- like- cybercriminals- and- why- engineers- are- easy- to- fool
[33] S.M. Plaza and I.L. Markov. 2015. Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking. IEEE Transactions on CAD of Integrated Circuits and Systems 34, 6 (2015), 961–971.
[34] J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. 2012. Security Analysis of Logic Obfuscation. In IEEE/ACM Design Automation Conference. 83–89.
[35] J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri. 2013. Security Analysis of Integrated Circuit Camouflaging. In ACM/SIGSAC Conference on Computer & Communications Security. 709–720.
[36] J. Rajendran, Huan Zhang, Chi Zhang, G.S. Rose, Youngok Pino, O. Sinanoglu, and R. Karri. 2015. Fault Analysis-Based Logic Encryption. IEEE Transactions on Computer 64, 2 (2015), 410–424.
[37] M. Rostami, F. Koushanfar, and R. Karri. 2014. A Primer on Hardware Security: Models, Methods, and Metrics. IEEE 102, 8 (2014), 1283–1295.
[38] J.A. Roy, F. Koushanfar, and Igor L Markov. 2010. Ending Piracy of Integrated Circuits. IEEE Computer 43, 10 (2010), 30–38.
[39] SEMI. 2008. Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement. (2008). www.semi.org/en/Issues/IntellectualProperty/ssLINK/ P043785 [June 10, 2015].
[40] K. Shamsi, M. Li, T. Meade, Z. Zhao, D.P. Z., and Y. Jin. 2017. AppSAT: Approx- imately Deobfuscating Integrated Circuits. In to appear in IEEE International Symposium on Hardware Oriented Security and Trust.
[41] Y. Shen and H. Zhou. 2017. Double DIP: Re-Evaluating Security of Logic Encryption Algorithms. Cryptology ePrint Archive, Report 2017/290. (2017). http://eprint.iacr.org/2017/290.
[42] J. P. Skudlarek, T. Katsioulas, and M. Chen. 2016. A Platform Solution for Secure Supply-Chain and Chip Life-Cycle Management. Computer 49, 8 (2016), 28–34.
[43] J.E. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W.R. Davis, P. D Franzon, M. Bucher, S. Basavarajaiah, J. Oh, et al. 2007. FreePDK: An Open-Source Variation- Aware Design Kit. In IEEE International Conference on Microelectronic Systems Education. 173–174.
[44] P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the Security of Logic Encryption Algorithms. In IEEE International Symposium on Hardware Oriented Security and Trust. 137–143.
[45] P. Subramanyan, N. Tsiskaridze, K. Pasricha, D. Reisman, A. Susnea, and S. Malik. 2013. Reverse Engineering Digital Circuits Using Functional Analysis. IEEE/ACM Design Automation and Test in Europe (2013).
[46] SypherMedia. 2017. SypherMedia Library Circuit Camouflage Technology. http:// www.smi.tv/syphermedia library circuit camouflage technology.html. (2017).
[47] TechInsights. 2017. Samsung Galaxy S8 (SM-G950W) Teardown. http://www.techinsights.com/about-techinsights/overview/blog/samsung- galaxy-s8-teardown. (2017).
[48]  M. M. Tehranipoor, U. Guin, and S. Bhunia. 2017. Invasion of the Hardware Snatchers. IEEE Spectrum 54, 5 (2017), 36–41.
[49]  R. Torrance and D. James. 2011. The State-of-the-Art in Semiconductor Reverse Engineering. In IEEE/ACM Design Automation Conference. 333–338.
[50] P. Tuyls, G. Schrijen, B. Skoric ́, J. van Geloven, N. Verhaegh, and R. Wolters.  2006. Read-Proof Hardware from Protective Coatings. In International Conference on Cryptographic Hardware and Embedded Systems, Louis Goubin and Mitsuru Matsui (Eds.). 369–383.
[51] A. Vijayakumar, V.C. Patil, D.E. Holcomb, C. Paar, and S. Kundu. 2017. Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques. IEEE Transactions on Information Forensics and Security 12, 1 (2017), 64–77.
[52] Y. Xie and A. Srivastava. 2016. Mitigating SAT Attack on Logic Locking. In International Conference on Cryptographic Hardware and Embedded Systems. 127– 146.
[53] X. Xu, B. Shakya, M.M. Tehranipoor, and D. Forte. 2017. Novel Bypass Attack and BDD-based Tradeoff Analysis Against all Known Logic Locking Attacks. Cryptology ePrint Archive, Report 2017/621. (2017). http://eprint.iacr.org/2017/ 621.
[54] M. Yasin, B. Mazumdar, S. S. Ali, and O. Sinanoglu. 2015. Security Analysis of Logic Encryption against the Most Effective Side-Channel Attack: DPA. In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. 97–102.
[55] M. Yasin, B. Mazumdar, J. Rajendran, and O. Sinanoglu. 2016. SARLock: SAT Attack Resistant Logic Locking. In IEEE International Symposium on Hardware
Oriented Security and Trust. 236–241.
[56] M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2016. CamoPerturb:
Secure IC Camouflaging for Minterm Protection. IEEE/ACM International Con-
ference on Computer-Aided Design, 29:1–29:8.
[57] M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2016. Security Analysis
of Anti-SAT. IEEE Asia and South Pacific Design Automation Conference (2016),
342–347.
[58] M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2017. Removal Attacks
on Logic Locking and Camouflaging Techniques. IEEE Transactions on Emerging
Topics in Computing 99, 0 (2017), PP.
[59] M. Yasin, J. Rajendran, O. Sinanoglu, and R. Karri. 2016. On Improving the
Security of Logic Locking. IEEE Transactions on CAD of Integrated Circuits and Systems 35, 9 (2016), 1411–1424.
[60] M. Yasin, S. M. Saeed, J. Rajendran, and O. Sinanoglu. 2016. Activation of Logic Encrypted Chips: Pre-test or Post-Test?. In Design, Automation Test in Europe. 139–144.
[61] M. Yasin, A. Sengupta, B.C. Schafer, Y. Makris, O. Sinanoglu, and J. Rajendran. 2017. What to Lock?: Functional and Parametric Locking. In Great Lakes Sympo- sium on VLSI. 351–356.
[62] M. Yasin, O. Sinanoglu, and J. Rajendran. 2017. Testing the Trustworthiness of IC Testing: An Oracle-Less Attack on IC Camouflaging. IEEE Transactions on Information Forensics and Security 12, 11 (2017), 2668–2682.
[63] M. Yasin, T. Tekeste, H. Saleh, B. Mohammad, O. Sinanoglu, and M. Ismail. 2017. Ultra-Low Power, Secure IoT Platform for Predicting Cardiovascular Diseases. IEEE Transactions on Circuits and Systems I: Regular Papers PP, 99 (2017), 1–14.
