// Seed: 3801889058
module module_0;
  assign id_1 = 1 == 1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_4;
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wire  id_2,
    input  wire  id_3,
    input  tri1  id_4,
    output tri1  id_5
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
