\hypertarget{group___h_a_l___exported___macros}{}\doxysection{HAL Exported Macros}
\label{group___h_a_l___exported___macros}\index{HAL Exported Macros@{HAL Exported Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}))
\begin{DoxyCompactList}\small\item\em Freeze/\+Unfreeze Peripherals in Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaf2fe2b6d0a5e8df4ebb38020acf210d9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga9ec45e12bbea210d8ec91d9cdd9f911c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga051eca105d8696d54e19fdfc8343a0a2}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaccdcfde9ae6f78f0ca359776b021f87c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga8541da9b4d428d41e218e9701e4307d1}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga2bbe99ec741228b520e17b1bf38eb2ad}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga21bfaea50e429031982861b2869c6863}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaf4d10c15c1644eeff138829af21c219c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga87edecce17579a16e9d9f99cee25f0a4}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0506c23cae7a89fae28fecd8b6e6cd5}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga6ea586c594feb6eb0f2aba52f1c69f4c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga81215154725c479c67fb1adac906fbd9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gabab7ab631ba58fb6246a9385e8af9d0d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga6160f642dcff812be3a04c5b5c66e31d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gacc31f8475c2e3e30ee99e53814faa523}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gacd3fd0373b45de1b86be07bd4007c30e}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga94dfdca0c7c69da6f2cf1c516bc1b02c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C4\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga1d225003f36f6a22ffea1a41a4a78cec}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gadb4f2b03a03936de95c1a9f939d452c0}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga93d7e54d78e5dea068f5f6a94d5f94c7}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaeee90b698bfc2421155265b4c5b43f09}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga391a0780e10993d06c519addf582a438}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM9}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaee80dea9c85b61d2fb2499cbd97d8478}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM10}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gac1f554993a6d5c7a953dab2c6cc564dd}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM11}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gafd40134436233985a840e1cd8eb6c4c3}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga5aecefa008a37ef7c6489a2e29415e69}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gac73202fc9f0913f52ef70c42b6cab287}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga0669527789fb4616ec07ed711a600d04}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM5}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaab127b51706a565b72c397e29b145234}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM6}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga4a6c5081b976583921ac5d140e15bb85}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM7}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaa8e882be8db24537679bc0d4a129f448}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM12}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga00b605f660d43ab1b833926dabe352fe}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM13}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaa62a0abc610b769d15fd9d20bdc14cd7}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM14}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gae8c5b2ecee4a1f6ac3b8b24711a10584}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+LPTIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0506c23cae7a89fae28fecd8b6e6cd5}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga3d85d5cda1979c7df426634a1d3d7d35}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+RTC}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaa14c8a2e8911976b8c8ce6ca278372a2}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gab29a88ef9c31cbe107c58b9ecc3bdf79}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga636083d6b6931b1cf35e7c39aebf0723}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga0308bdec86c19b7bbe236c4724d7d536}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga8beda05b7dc4962557f98a06e29326a4}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gadce4099c04903ce686de6b57d733fbbb}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C4\+\_\+\+TIMEOUT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gad580d0ec1c7b8eb8d5935e1fcbd58b07}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga10fd523f4709571f091465b8d58ad385}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga2f91eec9f9a424ab611be0e770c6692e}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga7375cef18047e43c68f6bd871de40f1a}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM8}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga3c336afea7d87b769cee4fb059ed2477}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM9}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gaa63c03a742fa4728b49077514189b318}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM10}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_gae6396470b3bddff9424201bf07573f19}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM11}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga911da0daaaa54611ad5cc53b909836ee}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FMC}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc9935984aa2d506eb568944cf4a45f}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+SWP\+\_\+\+FMC}}))
\begin{DoxyCompactList}\small\item\em FMC (NOR/\+RAM) mapped at 0x60000000 and SDRAM mapped at 0x\+C0000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga9289478fb2dc47d4cce6e0c956b4dafd}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FMC\+\_\+\+SDRAM}}()
\begin{DoxyCompactList}\small\item\em FMC/\+SDRAM mapped at 0x60000000 (NOR/\+RAM) mapped at 0x\+C0000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE}}()~\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efc5ebe6f79c27456ab4c7f5d0c8066}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+BOOT}})
\begin{DoxyCompactList}\small\item\em Return the memory boot mapping as configured by user. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___h_a_l___exported___macros_ga1d225003f36f6a22ffea1a41a4a78cec}\label{group___h_a_l___exported___macros_ga1d225003f36f6a22ffea1a41a4a78cec}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_CAN1@{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_CAN1@{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00096}{96}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gadb4f2b03a03936de95c1a9f939d452c0}\label{group___h_a_l___exported___macros_gadb4f2b03a03936de95c1a9f939d452c0}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_CAN2@{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_CAN2@{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00097}{97}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga6160f642dcff812be3a04c5b5c66e31d}\label{group___h_a_l___exported___macros_ga6160f642dcff812be3a04c5b5c66e31d}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00092}{92}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gacc31f8475c2e3e30ee99e53814faa523}\label{group___h_a_l___exported___macros_gacc31f8475c2e3e30ee99e53814faa523}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00093}{93}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gacd3fd0373b45de1b86be07bd4007c30e}\label{group___h_a_l___exported___macros_gacd3fd0373b45de1b86be07bd4007c30e}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00094}{94}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga94dfdca0c7c69da6f2cf1c516bc1b02c}\label{group___h_a_l___exported___macros_ga94dfdca0c7c69da6f2cf1c516bc1b02c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT}{\_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C4\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00095}{95}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gabab7ab631ba58fb6246a9385e8af9d0d}\label{group___h_a_l___exported___macros_gabab7ab631ba58fb6246a9385e8af9d0d}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_IWDG@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_IWDG@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00091}{91}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga87edecce17579a16e9d9f99cee25f0a4}\label{group___h_a_l___exported___macros_ga87edecce17579a16e9d9f99cee25f0a4}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0506c23cae7a89fae28fecd8b6e6cd5}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00088}{88}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga6ea586c594feb6eb0f2aba52f1c69f4c}\label{group___h_a_l___exported___macros_ga6ea586c594feb6eb0f2aba52f1c69f4c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_RTC@{\_\_HAL\_DBGMCU\_FREEZE\_RTC}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_RTC@{\_\_HAL\_DBGMCU\_FREEZE\_RTC}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_RTC}{\_\_HAL\_DBGMCU\_FREEZE\_RTC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00089}{89}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga93d7e54d78e5dea068f5f6a94d5f94c7}\label{group___h_a_l___exported___macros_ga93d7e54d78e5dea068f5f6a94d5f94c7}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM1@{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM1@{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00098}{98}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaee80dea9c85b61d2fb2499cbd97d8478}\label{group___h_a_l___exported___macros_gaee80dea9c85b61d2fb2499cbd97d8478}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM10@{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM10@{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM10(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00101}{101}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gac1f554993a6d5c7a953dab2c6cc564dd}\label{group___h_a_l___exported___macros_gac1f554993a6d5c7a953dab2c6cc564dd}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM11@{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM11@{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM11(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00102}{102}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga2bbe99ec741228b520e17b1bf38eb2ad}\label{group___h_a_l___exported___macros_ga2bbe99ec741228b520e17b1bf38eb2ad}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM12@{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM12@{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00085}{85}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga21bfaea50e429031982861b2869c6863}\label{group___h_a_l___exported___macros_ga21bfaea50e429031982861b2869c6863}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM13@{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM13@{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00086}{86}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaf4d10c15c1644eeff138829af21c219c}\label{group___h_a_l___exported___macros_gaf4d10c15c1644eeff138829af21c219c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM14@{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM14@{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00087}{87}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga4a466905a367266e7c23417248dc741d}\label{group___h_a_l___exported___macros_ga4a466905a367266e7c23417248dc741d}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}))}



Freeze/\+Unfreeze Peripherals in Debug mode. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00079}{79}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaf2fe2b6d0a5e8df4ebb38020acf210d9}\label{group___h_a_l___exported___macros_gaf2fe2b6d0a5e8df4ebb38020acf210d9}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00080}{80}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga9ec45e12bbea210d8ec91d9cdd9f911c}\label{group___h_a_l___exported___macros_ga9ec45e12bbea210d8ec91d9cdd9f911c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM4@{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM4@{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00081}{81}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga051eca105d8696d54e19fdfc8343a0a2}\label{group___h_a_l___exported___macros_ga051eca105d8696d54e19fdfc8343a0a2}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM5@{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM5@{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00082}{82}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaccdcfde9ae6f78f0ca359776b021f87c}\label{group___h_a_l___exported___macros_gaccdcfde9ae6f78f0ca359776b021f87c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM6@{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM6@{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00083}{83}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga8541da9b4d428d41e218e9701e4307d1}\label{group___h_a_l___exported___macros_ga8541da9b4d428d41e218e9701e4307d1}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM7@{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM7@{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00084}{84}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaeee90b698bfc2421155265b4c5b43f09}\label{group___h_a_l___exported___macros_gaeee90b698bfc2421155265b4c5b43f09}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM8@{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM8@{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00099}{99}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga391a0780e10993d06c519addf582a438}\label{group___h_a_l___exported___macros_ga391a0780e10993d06c519addf582a438}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM9@{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM9@{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM9(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00100}{100}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga81215154725c479c67fb1adac906fbd9}\label{group___h_a_l___exported___macros_ga81215154725c479c67fb1adac906fbd9}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_WWDG@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_WWDG@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00090}{90}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gad580d0ec1c7b8eb8d5935e1fcbd58b07}\label{group___h_a_l___exported___macros_gad580d0ec1c7b8eb8d5935e1fcbd58b07}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00121}{121}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga10fd523f4709571f091465b8d58ad385}\label{group___h_a_l___exported___macros_ga10fd523f4709571f091465b8d58ad385}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00122}{122}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga636083d6b6931b1cf35e7c39aebf0723}\label{group___h_a_l___exported___macros_ga636083d6b6931b1cf35e7c39aebf0723}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00117}{117}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga0308bdec86c19b7bbe236c4724d7d536}\label{group___h_a_l___exported___macros_ga0308bdec86c19b7bbe236c4724d7d536}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00118}{118}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga8beda05b7dc4962557f98a06e29326a4}\label{group___h_a_l___exported___macros_ga8beda05b7dc4962557f98a06e29326a4}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00119}{119}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gadce4099c04903ce686de6b57d733fbbb}\label{group___h_a_l___exported___macros_gadce4099c04903ce686de6b57d733fbbb}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT}{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C4\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gab29a88ef9c31cbe107c58b9ecc3bdf79}\label{group___h_a_l___exported___macros_gab29a88ef9c31cbe107c58b9ecc3bdf79}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gae8c5b2ecee4a1f6ac3b8b24711a10584}\label{group___h_a_l___exported___macros_gae8c5b2ecee4a1f6ac3b8b24711a10584}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1@{\_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1@{\_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1}{\_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+LPTIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0506c23cae7a89fae28fecd8b6e6cd5}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga3d85d5cda1979c7df426634a1d3d7d35}\label{group___h_a_l___exported___macros_ga3d85d5cda1979c7df426634a1d3d7d35}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_RTC@{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC@{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+RTC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00114}{114}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga2f91eec9f9a424ab611be0e770c6692e}\label{group___h_a_l___exported___macros_ga2f91eec9f9a424ab611be0e770c6692e}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00123}{123}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaa63c03a742fa4728b49077514189b318}\label{group___h_a_l___exported___macros_gaa63c03a742fa4728b49077514189b318}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM10(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gae6396470b3bddff9424201bf07573f19}\label{group___h_a_l___exported___macros_gae6396470b3bddff9424201bf07573f19}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM11(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00127}{127}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaa8e882be8db24537679bc0d4a129f448}\label{group___h_a_l___exported___macros_gaa8e882be8db24537679bc0d4a129f448}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM12(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga00b605f660d43ab1b833926dabe352fe}\label{group___h_a_l___exported___macros_ga00b605f660d43ab1b833926dabe352fe}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM13(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaa62a0abc610b769d15fd9d20bdc14cd7}\label{group___h_a_l___exported___macros_gaa62a0abc610b769d15fd9d20bdc14cd7}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM14(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gafd40134436233985a840e1cd8eb6c4c3}\label{group___h_a_l___exported___macros_gafd40134436233985a840e1cd8eb6c4c3}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00104}{104}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga5aecefa008a37ef7c6489a2e29415e69}\label{group___h_a_l___exported___macros_ga5aecefa008a37ef7c6489a2e29415e69}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gac73202fc9f0913f52ef70c42b6cab287}\label{group___h_a_l___exported___macros_gac73202fc9f0913f52ef70c42b6cab287}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00106}{106}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga0669527789fb4616ec07ed711a600d04}\label{group___h_a_l___exported___macros_ga0669527789fb4616ec07ed711a600d04}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00107}{107}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaab127b51706a565b72c397e29b145234}\label{group___h_a_l___exported___macros_gaab127b51706a565b72c397e29b145234}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM6(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga4a6c5081b976583921ac5d140e15bb85}\label{group___h_a_l___exported___macros_ga4a6c5081b976583921ac5d140e15bb85}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM7(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00109}{109}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga7375cef18047e43c68f6bd871de40f1a}\label{group___h_a_l___exported___macros_ga7375cef18047e43c68f6bd871de40f1a}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM8(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga3c336afea7d87b769cee4fb059ed2477}\label{group___h_a_l___exported___macros_ga3c336afea7d87b769cee4fb059ed2477}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM9(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00125}{125}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_gaa14c8a2e8911976b8c8ce6ca278372a2}\label{group___h_a_l___exported___macros_gaa14c8a2e8911976b8c8ce6ca278372a2}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+FZ \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}\label{group___h_a_l___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE@{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
\index{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE@{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efc5ebe6f79c27456ab4c7f5d0c8066}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+BOOT}})}



Return the memory boot mapping as configured by user. 


\begin{DoxyRetVals}{Return values}
{\em The} & boot mode as configured by user. The returned value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___s_y_s_c_f_g___boot_mode_ga0201d0bbb235dec012edcd4bad92222b}{SYSCFG\+\_\+\+MEM\+\_\+\+BOOT\+\_\+\+ADD0}} \item \mbox{\hyperlink{group___s_y_s_c_f_g___boot_mode_ga71ed21f88bd74634a995cc1ae06169c2}{SYSCFG\+\_\+\+MEM\+\_\+\+BOOT\+\_\+\+ADD1}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga911da0daaaa54611ad5cc53b909836ee}\label{group___h_a_l___exported___macros_ga911da0daaaa54611ad5cc53b909836ee}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FMC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc9935984aa2d506eb568944cf4a45f}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+SWP\+\_\+\+FMC}}))}



FMC (NOR/\+RAM) mapped at 0x60000000 and SDRAM mapped at 0x\+C0000000. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l___exported___macros_ga9289478fb2dc47d4cce6e0c956b4dafd}\label{group___h_a_l___exported___macros_ga9289478fb2dc47d4cce6e0c956b4dafd}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FMC\+\_\+\+SDRAM(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          \textcolor{keywordflow}{do} \{\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>MEMRMP \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc9935984aa2d506eb568944cf4a45f}{SYSCFG\_MEMRMP\_SWP\_FMC}});\(\backslash\)}
\DoxyCodeLine{                                          SYSCFG-\/>MEMRMP |= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276499965fb1684630220852279130a1}{SYSCFG\_MEMRMP\_SWP\_FMC\_0}});\(\backslash\)}
\DoxyCodeLine{                                         \}\textcolor{keywordflow}{while}(0);}

\end{DoxyCode}


FMC/\+SDRAM mapped at 0x60000000 (NOR/\+RAM) mapped at 0x\+C0000000. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f7xx__hal_8h_source}{stm32f7xx\+\_\+hal.\+h}}.

