// Seed: 3315311067
module module_0;
  wire id_1, id_2, id_3;
  assign module_2.id_18 = 0;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1,
    input tri1 id_2
);
  tri1 id_4;
  module_0 modCall_1 ();
  assign id_5 = -1;
  always id_4 = -1 - id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_15;
  assign id_11 = id_8;
  assign id_12 = id_13;
  wire id_16;
  tri0 id_17, id_18;
  parameter id_19 = id_9;
  module_0 modCall_1 ();
  assign id_18 = -1 & 1'b0;
  assign id_11 = 1;
  and primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  id_20(
      1'd0 == {-1{id_11}}, 1'b0
  );
endmodule
