# PLL-for-SoC
An All-Digital Phase-Locked Loop (ADPLL) in 0.18Âµm CMOS for SoC clock generation
