#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul 28 08:12:52 2020
# Process ID: 15508
# Current directory: C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15236 C:\Users\M.F.M.MUAZ\Desktop\HDL\project\New folder\HDL_Project\HDL_Project\HDL_Project.xpr
# Log file: C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/vivado.log
# Journal file: C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/bd/Block_ram/Block_ram.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/bd/Block_ram/Block_ram.bd}}
file delete -force {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/bd/Block_ram}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {625} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/hex_image.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
generate_target all [get_files  {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
launch_runs -jobs 2 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.ip_user_files} -ipstatic_source_dir {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/modelsim} {questa=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/questa} {riviera=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project {C:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.xpr}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir {c:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {625} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}]
close [ open {C:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/new/write_ram.vhd} w ]
add_files {{C:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/project_1/project_1.srcs/sources_1/new/write_ram.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project HDL_Project
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir {c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {625} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}]
generate_target all [get_files  {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}]
launch_runs -jobs 2 blk_mem_gen_1_synth_1
wait_on_run blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files {{c:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}] -directory {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.ip_user_files} -ipstatic_source_dir {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/modelsim} {questa=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/questa} {riviera=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new
file mkdir C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new
file mkdir C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new
file mkdir C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new
file mkdir C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new
file mkdir C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new
file mkdir {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new}
close [ open {C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new/in_memory_unit.vhd} w ]
add_files {{C:/Users/M.F.M.MUAZ/Desktop/HDL/project/New folder/HDL_Project/HDL_Project/HDL_Project.srcs/sources_1/new/in_memory_unit.vhd}}
update_compile_order -fileset sources_1
