// Seed: 606097077
program module_0 (
    input tri0 id_0
);
  assign {id_0 ? 1 : 1, id_0} = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    id_13,
    input tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    id_14,
    input supply1 id_10,
    output supply0 id_11
);
  assign id_3 = -1;
  logic [7:0] id_15;
  assign id_13 = 1'd0;
  tri0 id_16 = -1;
  module_0 modCall_1 (id_6);
  assign modCall_1.type_0 = 0;
  assign id_15[-1] = id_7;
endmodule
