module PCLogic( 
	input [3:0] Rd, 
	input Branch, RegW, 
	output PCSrc);
	
	
	assign PCSrc = ((Rd == 15) & RegW);

endmodule 