
Project_FOTA_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000223c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080023d4  080023d4  000123d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002508  08002508  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  08002508  08002508  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002508  08002508  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002508  08002508  00012508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800250c  0800250c  0001250c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  08002510  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000054  08002564  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08002564  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001fb9  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000095d  00000000  00000000  00022080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000002d0  00000000  00000000  000229e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001fd  00000000  00000000  00022cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000209f  00000000  00000000  00022ead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001fa5  00000000  00000000  00024f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a436  00000000  00000000  00026ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000da8  00000000  00000000  00031328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000320d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000054 	.word	0x20000054
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080023bc 	.word	0x080023bc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000058 	.word	0x20000058
 80001d4:	080023bc 	.word	0x080023bc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <MFMI_vInit>:
/* Func. Name: MFMI_vInit                        */
/* i/p arguments: nothing 					     */
/* o/p arguments: nothing                        */
/* Desc. : This API initializes the Flash Driver */
/*************************************************/
void MFMI_vInit(void) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	/* Unlock the Flash */
	Private_vFlashUnlock();
 80009b8:	f000 f8dc 	bl	8000b74 <Private_vFlashUnlock>
	/* Set the Programming Size */
	WRITE_BITS(FMI->CR, MFMI_PROGRAM_SIZE, TWO_BITS, MFMI_CR_PSIZE_BIT);
 80009bc:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <MFMI_vInit+0x20>)
 80009be:	691b      	ldr	r3, [r3, #16]
 80009c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80009c4:	4a03      	ldr	r2, [pc, #12]	; (80009d4 <MFMI_vInit+0x20>)
 80009c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ca:	6113      	str	r3, [r2, #16]
	/* Lock the Flash */
	Private_vFlashLock();
 80009cc:	f000 f8c2 	bl	8000b54 <Private_vFlashLock>
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40023c00 	.word	0x40023c00

080009d8 <MFMI_getSectorNumber>:
/* Func. Name: MFMI_getSectorNumber                              */
/* i/p arguments: Copy_u32Address: Address by the User           */
/* o/p arguments: The Sector Number Where the Address is Located */
/* Desc. : This API initializes the Flash Driver                 */
/*****************************************************************/
MFMI_SectorNumber MFMI_getSectorNumber(u32 Copy_u32Address) {
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	if (Copy_u32Address < MFMI_SECTOR_ZERO)  return MFMI_FALSE_SECTOR;
	if (Copy_u32Address < MFMI_SECTOR_ONE)   return MFMI_SECTOR_ZERO;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d101      	bne.n	80009ea <MFMI_getSectorNumber+0x12>
 80009e6:	2300      	movs	r3, #0
 80009e8:	e024      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < MFMI_SECTOR_TWO)   return MFMI_SECTOR_ONE;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d801      	bhi.n	80009f4 <MFMI_getSectorNumber+0x1c>
 80009f0:	2301      	movs	r3, #1
 80009f2:	e01f      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < MFMI_SECTOR_THREE) return MFMI_SECTOR_TWO;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d801      	bhi.n	80009fe <MFMI_getSectorNumber+0x26>
 80009fa:	2302      	movs	r3, #2
 80009fc:	e01a      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < MFMI_SECTOR_FOUR)  return MFMI_SECTOR_THREE;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2b03      	cmp	r3, #3
 8000a02:	d801      	bhi.n	8000a08 <MFMI_getSectorNumber+0x30>
 8000a04:	2303      	movs	r3, #3
 8000a06:	e015      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < MFMI_SECTOR_FIVE)  return MFMI_SECTOR_FOUR;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b04      	cmp	r3, #4
 8000a0c:	d801      	bhi.n	8000a12 <MFMI_getSectorNumber+0x3a>
 8000a0e:	2304      	movs	r3, #4
 8000a10:	e010      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < MFMI_SECTOR_SIX)   return MFMI_SECTOR_FIVE;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2b05      	cmp	r3, #5
 8000a16:	d801      	bhi.n	8000a1c <MFMI_getSectorNumber+0x44>
 8000a18:	2305      	movs	r3, #5
 8000a1a:	e00b      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < MFMI_SECTOR_SEVEN) return MFMI_SECTOR_SIX;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2b06      	cmp	r3, #6
 8000a20:	d801      	bhi.n	8000a26 <MFMI_getSectorNumber+0x4e>
 8000a22:	2306      	movs	r3, #6
 8000a24:	e006      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	if (Copy_u32Address < 0x0807FFFF)        return MFMI_SECTOR_SEVEN;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a05      	ldr	r2, [pc, #20]	; (8000a40 <MFMI_getSectorNumber+0x68>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d201      	bcs.n	8000a32 <MFMI_getSectorNumber+0x5a>
 8000a2e:	2307      	movs	r3, #7
 8000a30:	e000      	b.n	8000a34 <MFMI_getSectorNumber+0x5c>
	return MFMI_FALSE_SECTOR;
 8000a32:	230a      	movs	r3, #10
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	0807ffff 	.word	0x0807ffff

08000a44 <MFMI_vSectorErase>:
/* i/p arguments: Copy_u8SectorNumber: Sector to be Erased */
/* o/p arguments: nothing                              	   */
/* Desc. : This API Erases a Full Sector in the Flash      */
/***********************************************************/
void MFMI_vSectorErase(u8 Copy_u8SectorNumber)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	71fb      	strb	r3, [r7, #7]
	/* Wait for the Flash to be not Busy */
	while(GET_BIT(FMI->SR, MFMI_SR_BSY_BIT));
 8000a4e:	bf00      	nop
 8000a50:	4b1b      	ldr	r3, [pc, #108]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d1f9      	bne.n	8000a50 <MFMI_vSectorErase+0xc>
	/* Unlock the Flash */
	Private_vFlashUnlock();
 8000a5c:	f000 f88a 	bl	8000b74 <Private_vFlashUnlock>
	/* Select Sector Number */
	WRITE_BITS(FMI->CR,Copy_u8SectorNumber, FOUR_BITS, MFMI_CR_SNB_BIT);
 8000a60:	79fb      	ldrb	r3, [r7, #7]
 8000a62:	00db      	lsls	r3, r3, #3
 8000a64:	4619      	mov	r1, r3
 8000a66:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a68:	691b      	ldr	r3, [r3, #16]
 8000a6a:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8000a6e:	4a14      	ldr	r2, [pc, #80]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a70:	430b      	orrs	r3, r1
 8000a72:	6113      	str	r3, [r2, #16]
	/* Select Erase Operation */
	SET_BIT(FMI->CR, MFMI_CR_SER_BIT);
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a76:	691b      	ldr	r3, [r3, #16]
 8000a78:	4a11      	ldr	r2, [pc, #68]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a7a:	f043 0302 	orr.w	r3, r3, #2
 8000a7e:	6113      	str	r3, [r2, #16]
	/* Start Operation */
	SET_BIT(FMI->CR, MFMI_CR_STRT_BIT);
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a82:	691b      	ldr	r3, [r3, #16]
 8000a84:	4a0e      	ldr	r2, [pc, #56]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a8a:	6113      	str	r3, [r2, #16]
	/* Wait for the Flash to be not Busy */
	while(GET_BIT(FMI->SR, MFMI_SR_BSY_BIT));
 8000a8c:	bf00      	nop
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a90:	68db      	ldr	r3, [r3, #12]
 8000a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d1f9      	bne.n	8000a8e <MFMI_vSectorErase+0x4a>
	/* Clear EOP by Writing 1 */
	SET_BIT(FMI->SR, MFMI_SR_EOP_BIT);
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	4a08      	ldr	r2, [pc, #32]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	60d3      	str	r3, [r2, #12]
	/* Deselect Erase Operation */
	CLR_BIT(FMI->CR, MFMI_CR_SER_BIT);
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000aa8:	691b      	ldr	r3, [r3, #16]
 8000aaa:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <MFMI_vSectorErase+0x7c>)
 8000aac:	f023 0302 	bic.w	r3, r3, #2
 8000ab0:	6113      	str	r3, [r2, #16]
	/* Lock the Flash */
	Private_vFlashLock();
 8000ab2:	f000 f84f 	bl	8000b54 <Private_vFlashLock>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023c00 	.word	0x40023c00

08000ac4 <MFMI_vProgram>:
/* i/p arguments: Copy_u16Length: Array Size 									 */
/* o/p arguments: nothing                              				   			 */
/* Desc. : This API Flashes an Array at a Specific Address 			   			 */
/*********************************************************************************/
void MFMI_vProgram(u32 Copy_u32Address, u16* Copy_u16DataToBeWritten, u16 Copy_u16Length)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	80fb      	strh	r3, [r7, #6]
	/* Wait for the Flash to be not Busy */
	while(GET_BIT(FMI->SR,MFMI_SR_BSY_BIT));
 8000ad2:	bf00      	nop
 8000ad4:	4b1e      	ldr	r3, [pc, #120]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d1f9      	bne.n	8000ad4 <MFMI_vProgram+0x10>
	/* Unlock the Flash */
	Private_vFlashUnlock();
 8000ae0:	f000 f848 	bl	8000b74 <Private_vFlashUnlock>
	/* Select Programming Operation */
	SET_BIT(FMI->CR,MFMI_CR_PG_BIT);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000ae6:	691b      	ldr	r3, [r3, #16]
 8000ae8:	4a19      	ldr	r2, [pc, #100]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	6113      	str	r3, [r2, #16]
	/* Write The Data to be Written */
	u16 Local_u16Counter = 0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	82fb      	strh	r3, [r7, #22]
	for (Local_u16Counter = 0; Local_u16Counter < Copy_u16Length; Local_u16Counter++)
 8000af4:	2300      	movs	r3, #0
 8000af6:	82fb      	strh	r3, [r7, #22]
 8000af8:	e019      	b.n	8000b2e <MFMI_vProgram+0x6a>
	{
		*(volatile u16*)Copy_u32Address = Copy_u16DataToBeWritten[Local_u16Counter];
 8000afa:	8afb      	ldrh	r3, [r7, #22]
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	68ba      	ldr	r2, [r7, #8]
 8000b00:	441a      	add	r2, r3
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	8812      	ldrh	r2, [r2, #0]
 8000b06:	801a      	strh	r2, [r3, #0]
		Copy_u32Address += 2;
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	3302      	adds	r3, #2
 8000b0c:	60fb      	str	r3, [r7, #12]
		/* Wait for the Flash to be not Busy */
		while(GET_BIT(FMI->SR,MFMI_SR_BSY_BIT));
 8000b0e:	bf00      	nop
 8000b10:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1f9      	bne.n	8000b10 <MFMI_vProgram+0x4c>
		/* Clear EOP by Writing 1 */
		SET_BIT(FMI->SR,MFMI_SR_EOP_BIT);
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	4a0b      	ldr	r2, [pc, #44]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	60d3      	str	r3, [r2, #12]
	for (Local_u16Counter = 0; Local_u16Counter < Copy_u16Length; Local_u16Counter++)
 8000b28:	8afb      	ldrh	r3, [r7, #22]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	82fb      	strh	r3, [r7, #22]
 8000b2e:	8afa      	ldrh	r2, [r7, #22]
 8000b30:	88fb      	ldrh	r3, [r7, #6]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d3e1      	bcc.n	8000afa <MFMI_vProgram+0x36>
	}
	/* Deselect Programming Operation */
	CLR_BIT(FMI->CR,MFMI_CR_PG_BIT);
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000b38:	691b      	ldr	r3, [r3, #16]
 8000b3a:	4a05      	ldr	r2, [pc, #20]	; (8000b50 <MFMI_vProgram+0x8c>)
 8000b3c:	f023 0301 	bic.w	r3, r3, #1
 8000b40:	6113      	str	r3, [r2, #16]
	/* Lock the Flash */
	Private_vFlashLock();
 8000b42:	f000 f807 	bl	8000b54 <Private_vFlashLock>
}
 8000b46:	bf00      	nop
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40023c00 	.word	0x40023c00

08000b54 <Private_vFlashLock>:
/* i/p arguments: nothing 		    */
/* o/p arguments: nothing           */
/* Desc. : This API Locks the Flash */
/************************************/
static void Private_vFlashLock()
{ SET_BIT(FMI->CR,MFMI_CR_LOCK_BIT); }
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <Private_vFlashLock+0x1c>)
 8000b5a:	691b      	ldr	r3, [r3, #16]
 8000b5c:	4a04      	ldr	r2, [pc, #16]	; (8000b70 <Private_vFlashLock+0x1c>)
 8000b5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b62:	6113      	str	r3, [r2, #16]
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023c00 	.word	0x40023c00

08000b74 <Private_vFlashUnlock>:
/* i/p arguments: nothing 		      */
/* o/p arguments: nothing             */
/* Desc. : This API Unlocks the Flash */
/**************************************/
static void Private_vFlashUnlock()
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
	FMI->KEYR = MFMI_KEYR_KEY1;
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <Private_vFlashUnlock+0x1c>)
 8000b7a:	4a06      	ldr	r2, [pc, #24]	; (8000b94 <Private_vFlashUnlock+0x20>)
 8000b7c:	605a      	str	r2, [r3, #4]
	FMI->KEYR = MFMI_KEYR_KEY2;
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <Private_vFlashUnlock+0x1c>)
 8000b80:	4a05      	ldr	r2, [pc, #20]	; (8000b98 <Private_vFlashUnlock+0x24>)
 8000b82:	605a      	str	r2, [r3, #4]
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	40023c00 	.word	0x40023c00
 8000b94:	45670123 	.word	0x45670123
 8000b98:	cdef89ab 	.word	0xcdef89ab

08000b9c <MGPIO_vSetPinMode>:
/* i/p arguments: Copy_GPIOPin: MGPIO_PIN00 --> MGPIO_PIN15       */
/* i/p arguments: Copy_u8Mode: MGPIO_MODE_<Mode Type>             */
/* o/p arguments: nothing                                         */
/* Desc. : This API Allows User to Set the mode of a Specific Pin */
/******************************************************************/
void MGPIO_vSetPinMode(GPIO_t* GPIOx, MGPIO_PIN Copy_GPIOPin, u8 Copy_u8Mode) {
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70fb      	strb	r3, [r7, #3]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	70bb      	strb	r3, [r7, #2]
    /* i/p Validation */
    if (Copy_u8Mode > MGPIO_MODE_ANALOG) { return; /* Do Nothing */ }
 8000bac:	78bb      	ldrb	r3, [r7, #2]
 8000bae:	2b03      	cmp	r3, #3
 8000bb0:	d813      	bhi.n	8000bda <MGPIO_vSetPinMode+0x3e>
    WRITE_BITS(GPIOx->MODER, Copy_u8Mode, TWO_BITS, Copy_GPIOPin * 2);
 8000bb2:	78ba      	ldrb	r2, [r7, #2]
 8000bb4:	78fb      	ldrb	r3, [r7, #3]
 8000bb6:	005b      	lsls	r3, r3, #1
 8000bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	78fb      	ldrb	r3, [r7, #3]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	2103      	movs	r1, #3
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	4013      	ands	r3, r2
 8000bd0:	ea40 0203 	orr.w	r2, r0, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	e000      	b.n	8000bdc <MGPIO_vSetPinMode+0x40>
    if (Copy_u8Mode > MGPIO_MODE_ANALOG) { return; /* Do Nothing */ }
 8000bda:	bf00      	nop
}
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr

08000be6 <MGPIO_vSetPinOutputType>:
/* i/p arguments: Copy_GPIOPin: MGPIO_PIN00 --> MGPIO_PIN15              */
/* i/p arguments: Copy_u8Type: MGPIO_OUTPUT_TYPE_<Output Type>           */
/* o/p arguments: nothing                                                */
/* Desc. : This API Allows User to Set the Output Type of a Specific Pin */
/*************************************************************************/
void MGPIO_vSetPinOutputType(GPIO_t* GPIOx, MGPIO_PIN Copy_GPIOPin, u8 Copy_u8OType) {
 8000be6:	b480      	push	{r7}
 8000be8:	b083      	sub	sp, #12
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
 8000bee:	460b      	mov	r3, r1
 8000bf0:	70fb      	strb	r3, [r7, #3]
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	70bb      	strb	r3, [r7, #2]
    /* i/p Validation */
    if (Copy_u8OType > MGPIO_OUTPUT_TYPE_OD) { return; /* Do Nothing */ }
 8000bf6:	78bb      	ldrb	r3, [r7, #2]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d811      	bhi.n	8000c20 <MGPIO_vSetPinOutputType+0x3a>
    WRITE_BITS(GPIOx->OTYPER, Copy_u8OType, ONE_BIT, Copy_GPIOPin);
 8000bfc:	78ba      	ldrb	r2, [r7, #2]
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	fa02 f303 	lsl.w	r3, r2, r3
 8000c04:	4618      	mov	r0, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	685a      	ldr	r2, [r3, #4]
 8000c0a:	78fb      	ldrb	r3, [r7, #3]
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c12:	43db      	mvns	r3, r3
 8000c14:	4013      	ands	r3, r2
 8000c16:	ea40 0203 	orr.w	r2, r0, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	e000      	b.n	8000c22 <MGPIO_vSetPinOutputType+0x3c>
    if (Copy_u8OType > MGPIO_OUTPUT_TYPE_OD) { return; /* Do Nothing */ }
 8000c20:	bf00      	nop
}
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <MGPIO_vSetPinOutputSpeed>:
/* i/p arguments: Copy_GPIOPin: MGPIO_PIN00 --> MGPIO_PIN15               */
/* i/p arguments: Copy_u8Speed: MGPIO_<Speed>_SPEED                       */
/* o/p arguments: nothing                                                 */
/* Desc. : This API Allows User to Set the Output Speed of a Specific Pin */
/**************************************************************************/
void MGPIO_vSetPinOutputSpeed(GPIO_t* GPIOx, MGPIO_PIN Copy_GPIOPin, u8 Copy_u8Speed) {
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	460b      	mov	r3, r1
 8000c36:	70fb      	strb	r3, [r7, #3]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	70bb      	strb	r3, [r7, #2]
    /* i/p Validation */
    if (Copy_u8Speed > MGPIO_VHIGH_SPEED) { return; /* Do Nothing */ }
 8000c3c:	78bb      	ldrb	r3, [r7, #2]
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d813      	bhi.n	8000c6a <MGPIO_vSetPinOutputSpeed+0x3e>
    WRITE_BITS(GPIOx->OSPEEDR, Copy_u8Speed, TWO_BITS, Copy_GPIOPin * 2);
 8000c42:	78ba      	ldrb	r2, [r7, #2]
 8000c44:	78fb      	ldrb	r3, [r7, #3]
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	689a      	ldr	r2, [r3, #8]
 8000c52:	78fb      	ldrb	r3, [r7, #3]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	4013      	ands	r3, r2
 8000c60:	ea40 0203 	orr.w	r2, r0, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	e000      	b.n	8000c6c <MGPIO_vSetPinOutputSpeed+0x40>
    if (Copy_u8Speed > MGPIO_VHIGH_SPEED) { return; /* Do Nothing */ }
 8000c6a:	bf00      	nop
}
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <MGPIO_vSetPinAFDirection>:
/* i/p arguments: Copy_GPIOPin: MGPIO_PIN00 --> MGPIO_PIN15                   */
/* i/p arguments: Copy_GPIOPinDirection: MGPIO_AF00 --> MGPIO_AF15            */
/* o/p arguments: nothing                                                     */
/* Desc. : This API Allows User to Set the Direction of AF for a Specific Pin */
/******************************************************************************/
void MGPIO_vSetPinAFDirection(GPIO_t* GPIOx, MGPIO_PIN Copy_GPIOPin, MGPIO_AF Copy_GPIOAFDir) {
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	460b      	mov	r3, r1
 8000c80:	70fb      	strb	r3, [r7, #3]
 8000c82:	4613      	mov	r3, r2
 8000c84:	70bb      	strb	r3, [r7, #2]
    if (Copy_GPIOPin <= MGPIO_PIN07) { WRITE_BITS(GPIOx->AFRL, Copy_GPIOAFDir, FOUR_BITS, Copy_GPIOPin * 4); }
 8000c86:	78fb      	ldrb	r3, [r7, #3]
 8000c88:	2b07      	cmp	r3, #7
 8000c8a:	d813      	bhi.n	8000cb4 <MGPIO_vSetPinAFDirection+0x3e>
 8000c8c:	78ba      	ldrb	r2, [r7, #2]
 8000c8e:	78fb      	ldrb	r3, [r7, #3]
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a1a      	ldr	r2, [r3, #32]
 8000c9c:	78fb      	ldrb	r3, [r7, #3]
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	210f      	movs	r1, #15
 8000ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca6:	43db      	mvns	r3, r3
 8000ca8:	4013      	ands	r3, r2
 8000caa:	ea40 0203 	orr.w	r2, r0, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	621a      	str	r2, [r3, #32]
    else		 					 { WRITE_BITS(GPIOx->AFRH, Copy_GPIOAFDir, FOUR_BITS, (Copy_GPIOPin - 8) * 4); }
}
 8000cb2:	e014      	b.n	8000cde <MGPIO_vSetPinAFDirection+0x68>
    else		 					 { WRITE_BITS(GPIOx->AFRH, Copy_GPIOAFDir, FOUR_BITS, (Copy_GPIOPin - 8) * 4); }
 8000cb4:	78ba      	ldrb	r2, [r7, #2]
 8000cb6:	78fb      	ldrb	r3, [r7, #3]
 8000cb8:	3b08      	subs	r3, #8
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000cc6:	78fb      	ldrb	r3, [r7, #3]
 8000cc8:	3b08      	subs	r3, #8
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	210f      	movs	r1, #15
 8000cce:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	ea40 0203 	orr.w	r2, r0, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <MGPIO_vSetPinValue>:
/* i/p arguments: Copy_GPIOPin: MGPIO_PIN00 --> MGPIO_PIN15        */
/* i/p arguments: Copy_GPIOPinValue: MGPIO_OUTPUT_<Output Value>   */
/* o/p arguments: nothing                                          */
/* Desc. : This API Allows User to Set the Value of a Specific Pin */
/*******************************************************************/
void MGPIO_vSetPinValue(GPIO_t* GPIOx, MGPIO_PIN Copy_GPIOPin, u8 Copy_u8Value) {
 8000cea:	b480      	push	{r7}
 8000cec:	b083      	sub	sp, #12
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	70fb      	strb	r3, [r7, #3]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	70bb      	strb	r3, [r7, #2]
    if      (Copy_u8Value == MGPIO_OUTPUT_HIGH) { SET_BIT(GPIOx->ODR, Copy_GPIOPin); }
 8000cfa:	78bb      	ldrb	r3, [r7, #2]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d109      	bne.n	8000d14 <MGPIO_vSetPinValue+0x2a>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	78fa      	ldrb	r2, [r7, #3]
 8000d06:	2101      	movs	r1, #1
 8000d08:	fa01 f202 	lsl.w	r2, r1, r2
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	615a      	str	r2, [r3, #20]
    else if	(Copy_u8Value == MGPIO_OUTPUT_LOW)  { CLR_BIT(GPIOx->ODR, Copy_GPIOPin); }
}
 8000d12:	e00c      	b.n	8000d2e <MGPIO_vSetPinValue+0x44>
    else if	(Copy_u8Value == MGPIO_OUTPUT_LOW)  { CLR_BIT(GPIOx->ODR, Copy_GPIOPin); }
 8000d14:	78bb      	ldrb	r3, [r7, #2]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d109      	bne.n	8000d2e <MGPIO_vSetPinValue+0x44>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	78fa      	ldrb	r2, [r7, #3]
 8000d20:	2101      	movs	r1, #1
 8000d22:	fa01 f202 	lsl.w	r2, r1, r2
 8000d26:	43d2      	mvns	r2, r2
 8000d28:	401a      	ands	r2, r3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	615a      	str	r2, [r3, #20]
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
	...

08000d3c <MRCC_vInitSysAndBusClock>:
/* Func. Name: MRCC_vInitSysAndBusClock 						  */
/* i/p arguments: nothing              	   						  */
/* o/p arguments: nothing              							  */
/* Desc. : This API Initializes the The System CLK and Busses CLK */
/******************************************************************/
void MRCC_vInitSysAndBusClock() {
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
	#if MRCC_SYSTEM_CLOCK_SOURCE == MRCC_HSI_CLK_SOURCE
		/* Enable HSI */
		SET_BIT(RCC_CR, MRCC_CR_HSION_BIT);
 8000d40:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <MRCC_vInitSysAndBusClock+0x6c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a18      	ldr	r2, [pc, #96]	; (8000da8 <MRCC_vInitSysAndBusClock+0x6c>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]
		/* Trim HSI */
		WRITE_BITS(RCC_CR, MRCC_HSI_TRIMMING, FIVE_BITS, MRCC_CR_HSITRIM_BIT);
 8000d4c:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <MRCC_vInitSysAndBusClock+0x6c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000d54:	4a14      	ldr	r2, [pc, #80]	; (8000da8 <MRCC_vInitSysAndBusClock+0x6c>)
 8000d56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d5a:	6013      	str	r3, [r2, #0]
		/* Switch System Clock to HSI */
		WRITE_BITS(RCC_CFGR, MRCC_SW_SWITCH_TO_HSI, TWO_BITS, MRCC_CFGR_SW_BIT);
 8000d5c:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a12      	ldr	r2, [pc, #72]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d62:	f023 0303 	bic.w	r3, r3, #3
 8000d66:	6013      	str	r3, [r2, #0]
		/* booling till HSI is Stable */
		while(!GET_BIT(RCC_CR, MRCC_CR_HSIRDY_BIT));
 8000d68:	bf00      	nop
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <MRCC_vInitSysAndBusClock+0x6c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0f9      	beq.n	8000d6a <MRCC_vInitSysAndBusClock+0x2e>
		while(!GET_BIT(RCC_CR, MRCC_CR_PLLRDY_BIT));
	#else
		#warning "Invalid Clock Source Configuration!"
	#endif
	/* Set the AHB Prescaler */
	WRITE_BITS(RCC_CFGR, MRCC_AHB_PRESCALER, FOUR_BITS, MRCC_CFGR_HPRE_BIT);
 8000d76:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000d7e:	4a0b      	ldr	r2, [pc, #44]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d84:	6013      	str	r3, [r2, #0]
	/* Set the APB1 Prescaler */
	WRITE_BITS(RCC_CFGR, MRCC_APB1_PRESCALER, THREE_BITS, MRCC_CFGR_PPRE1_BIT);
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a08      	ldr	r2, [pc, #32]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d8c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d90:	6013      	str	r3, [r2, #0]
	/* Set the APB2 Prescaler */
	WRITE_BITS(RCC_CFGR, MRCC_APB2_PRESCALER, THREE_BITS, MRCC_CFGR_PPRE2_BIT);
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <MRCC_vInitSysAndBusClock+0x70>)
 8000d98:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000d9c:	6013      	str	r3, [r2, #0]
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	40023800 	.word	0x40023800
 8000dac:	40023808 	.word	0x40023808

08000db0 <MRCC_vEnablePeriphClock>:
/* i/p arguments: Copy_BusID: MRCC_BUS_AHB1 -->  MRCC_BUS_APB2LP             */
/* i/p arguments: Copy_PeriphID: <PeripheralName>EN || <PeripheralName>LPEN  */
/* o/p arguments: nothing                                                    */
/* Desc. : This API Allows the User to Enable CLK for a Specific Peripheral  */
/*****************************************************************************/
void MRCC_vEnablePeriphClock(MRCC_BUS Copy_BusID, MRCC_PeriphClock Copy_PeriphID) {
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	460a      	mov	r2, r1
 8000dba:	71fb      	strb	r3, [r7, #7]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	71bb      	strb	r3, [r7, #6]
	switch (Copy_BusID) {
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	2b07      	cmp	r3, #7
 8000dc4:	d86a      	bhi.n	8000e9c <MRCC_vEnablePeriphClock+0xec>
 8000dc6:	a201      	add	r2, pc, #4	; (adr r2, 8000dcc <MRCC_vEnablePeriphClock+0x1c>)
 8000dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dcc:	08000ded 	.word	0x08000ded
 8000dd0:	08000e03 	.word	0x08000e03
 8000dd4:	08000e19 	.word	0x08000e19
 8000dd8:	08000e2f 	.word	0x08000e2f
 8000ddc:	08000e45 	.word	0x08000e45
 8000de0:	08000e5b 	.word	0x08000e5b
 8000de4:	08000e71 	.word	0x08000e71
 8000de8:	08000e87 	.word	0x08000e87
		case MRCC_BUS_AHB1:   SET_BIT(RCC_AHB1ENR, Copy_PeriphID);   break;
 8000dec:	4b2f      	ldr	r3, [pc, #188]	; (8000eac <MRCC_vEnablePeriphClock+0xfc>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	79ba      	ldrb	r2, [r7, #6]
 8000df2:	2101      	movs	r1, #1
 8000df4:	fa01 f202 	lsl.w	r2, r1, r2
 8000df8:	4611      	mov	r1, r2
 8000dfa:	4a2c      	ldr	r2, [pc, #176]	; (8000eac <MRCC_vEnablePeriphClock+0xfc>)
 8000dfc:	430b      	orrs	r3, r1
 8000dfe:	6013      	str	r3, [r2, #0]
 8000e00:	e04d      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        case MRCC_BUS_AHB2:   SET_BIT(RCC_AHB2ENR, Copy_PeriphID);   break;
 8000e02:	4b2b      	ldr	r3, [pc, #172]	; (8000eb0 <MRCC_vEnablePeriphClock+0x100>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	79ba      	ldrb	r2, [r7, #6]
 8000e08:	2101      	movs	r1, #1
 8000e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e0e:	4611      	mov	r1, r2
 8000e10:	4a27      	ldr	r2, [pc, #156]	; (8000eb0 <MRCC_vEnablePeriphClock+0x100>)
 8000e12:	430b      	orrs	r3, r1
 8000e14:	6013      	str	r3, [r2, #0]
 8000e16:	e042      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        case MRCC_BUS_APB1:   SET_BIT(RCC_APB1ENR, Copy_PeriphID);   break;
 8000e18:	4b26      	ldr	r3, [pc, #152]	; (8000eb4 <MRCC_vEnablePeriphClock+0x104>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	79ba      	ldrb	r2, [r7, #6]
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fa01 f202 	lsl.w	r2, r1, r2
 8000e24:	4611      	mov	r1, r2
 8000e26:	4a23      	ldr	r2, [pc, #140]	; (8000eb4 <MRCC_vEnablePeriphClock+0x104>)
 8000e28:	430b      	orrs	r3, r1
 8000e2a:	6013      	str	r3, [r2, #0]
 8000e2c:	e037      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        case MRCC_BUS_APB2:   SET_BIT(RCC_APB2ENR, Copy_PeriphID);   break;
 8000e2e:	4b22      	ldr	r3, [pc, #136]	; (8000eb8 <MRCC_vEnablePeriphClock+0x108>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	79ba      	ldrb	r2, [r7, #6]
 8000e34:	2101      	movs	r1, #1
 8000e36:	fa01 f202 	lsl.w	r2, r1, r2
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	4a1e      	ldr	r2, [pc, #120]	; (8000eb8 <MRCC_vEnablePeriphClock+0x108>)
 8000e3e:	430b      	orrs	r3, r1
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	e02c      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
		case MRCC_BUS_AHB1LP: SET_BIT(RCC_AHB1LPENR, Copy_PeriphID); break;
 8000e44:	4b1d      	ldr	r3, [pc, #116]	; (8000ebc <MRCC_vEnablePeriphClock+0x10c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	79ba      	ldrb	r2, [r7, #6]
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e50:	4611      	mov	r1, r2
 8000e52:	4a1a      	ldr	r2, [pc, #104]	; (8000ebc <MRCC_vEnablePeriphClock+0x10c>)
 8000e54:	430b      	orrs	r3, r1
 8000e56:	6013      	str	r3, [r2, #0]
 8000e58:	e021      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        case MRCC_BUS_AHB2LP: SET_BIT(RCC_AHB2LPENR, Copy_PeriphID); break;
 8000e5a:	4b19      	ldr	r3, [pc, #100]	; (8000ec0 <MRCC_vEnablePeriphClock+0x110>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	79ba      	ldrb	r2, [r7, #6]
 8000e60:	2101      	movs	r1, #1
 8000e62:	fa01 f202 	lsl.w	r2, r1, r2
 8000e66:	4611      	mov	r1, r2
 8000e68:	4a15      	ldr	r2, [pc, #84]	; (8000ec0 <MRCC_vEnablePeriphClock+0x110>)
 8000e6a:	430b      	orrs	r3, r1
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	e016      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        case MRCC_BUS_APB1LP: SET_BIT(RCC_APB1LPENR, Copy_PeriphID); break;
 8000e70:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <MRCC_vEnablePeriphClock+0x114>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	79ba      	ldrb	r2, [r7, #6]
 8000e76:	2101      	movs	r1, #1
 8000e78:	fa01 f202 	lsl.w	r2, r1, r2
 8000e7c:	4611      	mov	r1, r2
 8000e7e:	4a11      	ldr	r2, [pc, #68]	; (8000ec4 <MRCC_vEnablePeriphClock+0x114>)
 8000e80:	430b      	orrs	r3, r1
 8000e82:	6013      	str	r3, [r2, #0]
 8000e84:	e00b      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        case MRCC_BUS_APB2LP: SET_BIT(RCC_APB2LPENR, Copy_PeriphID); break;
 8000e86:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <MRCC_vEnablePeriphClock+0x118>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	79ba      	ldrb	r2, [r7, #6]
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e92:	4611      	mov	r1, r2
 8000e94:	4a0c      	ldr	r2, [pc, #48]	; (8000ec8 <MRCC_vEnablePeriphClock+0x118>)
 8000e96:	430b      	orrs	r3, r1
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e000      	b.n	8000e9e <MRCC_vEnablePeriphClock+0xee>
        default: break;
 8000e9c:	bf00      	nop
    }
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	40023830 	.word	0x40023830
 8000eb0:	40023834 	.word	0x40023834
 8000eb4:	40023840 	.word	0x40023840
 8000eb8:	40023844 	.word	0x40023844
 8000ebc:	40023850 	.word	0x40023850
 8000ec0:	40023854 	.word	0x40023854
 8000ec4:	40023860 	.word	0x40023860
 8000ec8:	40023864 	.word	0x40023864

08000ecc <MSTK_vInit>:
/* Func. Name: MSTK_vInit               */
/* i/p arguments: nothing               */
/* o/p arguments: nothing               */
/* Desc. : This API Initializes SysTick */
/****************************************/
void MSTK_vInit(void) {
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
    /* Disable Systick */
    CLR_BIT(STK_CTRL, MSTK_CTRL_ENABLE_BIT);
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <MSTK_vInit+0x34>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0a      	ldr	r2, [pc, #40]	; (8000f00 <MSTK_vInit+0x34>)
 8000ed6:	f023 0301 	bic.w	r3, r3, #1
 8000eda:	6013      	str	r3, [r2, #0]
    /* Disable Systick INT */
    CLR_BIT(STK_CTRL, MSTK_CTRL_TICKINT_BIT);
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <MSTK_vInit+0x34>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <MSTK_vInit+0x34>)
 8000ee2:	f023 0302 	bic.w	r3, r3, #2
 8000ee6:	6013      	str	r3, [r2, #0]
    /* Select SysTick CLK Source */
    WRITE_BITS(STK_CTRL, MSTK_CLOCK_SOURCE, ONE_BIT, MSTK_CTRL_CLKSOURCE_BIT);
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <MSTK_vInit+0x34>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a04      	ldr	r2, [pc, #16]	; (8000f00 <MSTK_vInit+0x34>)
 8000eee:	f023 0304 	bic.w	r3, r3, #4
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000e010 	.word	0xe000e010

08000f04 <MSTK_vBusyWait>:
/* Func. Name: MSTK_vDelay                         */
/* i/p arguments: Copy_u32Ticks                    */
/* o/p arguments: nothing                          */
/* Desc. : This API Make Delay Using SysTick Timer */
/***************************************************/
void MSTK_vBusyWait(u32 Copy_u32Ticks) {
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
    /* Reload the value in the load register */
    STK_LOAD = Copy_u32Ticks;
 8000f0c:	4a10      	ldr	r2, [pc, #64]	; (8000f50 <MSTK_vBusyWait+0x4c>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
    /* Start Systick */
    SET_BIT(STK_CTRL, MSTK_CTRL_ENABLE_BIT);
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <MSTK_vBusyWait+0x50>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <MSTK_vBusyWait+0x50>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	6013      	str	r3, [r2, #0]
    /* Booling Till the Flag is Raised */
    while(!GET_BIT(STK_CTRL, MSTK_CTRL_COUNTFLAG_BIT));
 8000f1e:	bf00      	nop
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <MSTK_vBusyWait+0x50>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0f9      	beq.n	8000f20 <MSTK_vBusyWait+0x1c>
    /* Stop the Timer */
    CLR_BIT(STK_CTRL, MSTK_CTRL_ENABLE_BIT);
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <MSTK_vBusyWait+0x50>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a08      	ldr	r2, [pc, #32]	; (8000f54 <MSTK_vBusyWait+0x50>)
 8000f32:	f023 0301 	bic.w	r3, r3, #1
 8000f36:	6013      	str	r3, [r2, #0]
    STK_LOAD = 0;
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <MSTK_vBusyWait+0x4c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
    STK_VAL = 0;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MSTK_vBusyWait+0x54>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000e014 	.word	0xe000e014
 8000f54:	e000e010 	.word	0xe000e010
 8000f58:	e000e018 	.word	0xe000e018

08000f5c <SysTick_Handler>:
/* Func. Name: SysTick_Handler           */
/* i/p arguments: nothing                */
/* o/p arguments: nothing                */
/* Desc. : This API is SysTick Interrupt */
/*****************************************/
void SysTick_Handler() {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    if (Global_u8CallMode == MSTK_SINGLE_CALL_MODE) {
 8000f60:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <SysTick_Handler+0x48>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d111      	bne.n	8000f8c <SysTick_Handler+0x30>
        /* Disable INT */
        CLR_BIT(STK_CTRL,MSTK_CTRL_TICKINT_BIT);
 8000f68:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <SysTick_Handler+0x4c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a0e      	ldr	r2, [pc, #56]	; (8000fa8 <SysTick_Handler+0x4c>)
 8000f6e:	f023 0302 	bic.w	r3, r3, #2
 8000f72:	6013      	str	r3, [r2, #0]
        /* Stop the Timer */
        CLR_BIT(STK_CTRL,MSTK_CTRL_ENABLE_BIT);
 8000f74:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <SysTick_Handler+0x4c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <SysTick_Handler+0x4c>)
 8000f7a:	f023 0301 	bic.w	r3, r3, #1
 8000f7e:	6013      	str	r3, [r2, #0]
        STK_LOAD = 0;
 8000f80:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <SysTick_Handler+0x50>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
        STK_VAL = 0;
 8000f86:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <SysTick_Handler+0x54>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
    }
    if (MSTK_CallBack != (void*)0) { MSTK_CallBack(); }
 8000f8c:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <SysTick_Handler+0x58>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d002      	beq.n	8000f9a <SysTick_Handler+0x3e>
 8000f94:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <SysTick_Handler+0x58>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4798      	blx	r3
    /* Clear Flag */
    (void)GET_BIT(STK_CTRL,MSTK_CTRL_COUNTFLAG_BIT);
 8000f9a:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <SysTick_Handler+0x4c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000074 	.word	0x20000074
 8000fa8:	e000e010 	.word	0xe000e010
 8000fac:	e000e014 	.word	0xe000e014
 8000fb0:	e000e018 	.word	0xe000e018
 8000fb4:	20000070 	.word	0x20000070

08000fb8 <MUSART_vInit>:
/* i/p arguemnts: A_ClockInitStruct: Contains the USART Clock Settings */
/* i/p arguemnts: USARTx: USART1, USART2, USART6    				   */
/* o/p arguments: nothing                              				   */
/* Desc. : This API initializes USARTx with Specifications 			   */
/***********************************************************************/
void MUSART_vInit(USART_t* USARTx, MUSART_InitTypeDef* A_InitStruct, MUSART_ClockInitTypeDef* A_ClockInitStruct) {
 8000fb8:	b590      	push	{r4, r7, lr}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
	/* Set The Baudrate */
	switch (A_InitStruct->Oversampling)
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	7a9b      	ldrb	r3, [r3, #10]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d002      	beq.n	8000fd2 <MUSART_vInit+0x1a>
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d072      	beq.n	80010b6 <MUSART_vInit+0xfe>
 8000fd0:	e0e1      	b.n	8001196 <MUSART_vInit+0x1de>
	{
		case MUSART_OVER_SAMPLING_16: USARTx->BRR = MUSART_BRR_SAMPLING16(__MUSART_PCLK__, A_InitStruct->BaudRate); break;
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fa40 	bl	800045c <__aeabi_ui2d>
 8000fdc:	f04f 0200 	mov.w	r2, #0
 8000fe0:	4b8f      	ldr	r3, [pc, #572]	; (8001220 <MUSART_vInit+0x268>)
 8000fe2:	f7ff fab5 	bl	8000550 <__aeabi_dmul>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	a18b      	add	r1, pc, #556	; (adr r1, 8001218 <MUSART_vInit+0x260>)
 8000fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000ff0:	f7ff fbd8 	bl	80007a4 <__aeabi_ddiv>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f7ff fcba 	bl	8000974 <__aeabi_d2uiz>
 8001000:	4603      	mov	r3, r0
 8001002:	4a88      	ldr	r2, [pc, #544]	; (8001224 <MUSART_vInit+0x26c>)
 8001004:	fba2 2303 	umull	r2, r3, r2, r3
 8001008:	095b      	lsrs	r3, r3, #5
 800100a:	011c      	lsls	r4, r3, #4
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fa23 	bl	800045c <__aeabi_ui2d>
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	4b81      	ldr	r3, [pc, #516]	; (8001220 <MUSART_vInit+0x268>)
 800101c:	f7ff fa98 	bl	8000550 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	a17c      	add	r1, pc, #496	; (adr r1, 8001218 <MUSART_vInit+0x260>)
 8001026:	e9d1 0100 	ldrd	r0, r1, [r1]
 800102a:	f7ff fbbb 	bl	80007a4 <__aeabi_ddiv>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4610      	mov	r0, r2
 8001034:	4619      	mov	r1, r3
 8001036:	f7ff fc9d 	bl	8000974 <__aeabi_d2uiz>
 800103a:	4602      	mov	r2, r0
 800103c:	4b79      	ldr	r3, [pc, #484]	; (8001224 <MUSART_vInit+0x26c>)
 800103e:	fba3 1302 	umull	r1, r3, r3, r2
 8001042:	095b      	lsrs	r3, r3, #5
 8001044:	2164      	movs	r1, #100	; 0x64
 8001046:	fb01 f303 	mul.w	r3, r1, r3
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	3332      	adds	r3, #50	; 0x32
 8001050:	4a74      	ldr	r2, [pc, #464]	; (8001224 <MUSART_vInit+0x26c>)
 8001052:	fba2 2303 	umull	r2, r3, r2, r3
 8001056:	095b      	lsrs	r3, r3, #5
 8001058:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800105c:	441c      	add	r4, r3
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff f9fa 	bl	800045c <__aeabi_ui2d>
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	4b6c      	ldr	r3, [pc, #432]	; (8001220 <MUSART_vInit+0x268>)
 800106e:	f7ff fa6f 	bl	8000550 <__aeabi_dmul>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	a168      	add	r1, pc, #416	; (adr r1, 8001218 <MUSART_vInit+0x260>)
 8001078:	e9d1 0100 	ldrd	r0, r1, [r1]
 800107c:	f7ff fb92 	bl	80007a4 <__aeabi_ddiv>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fc74 	bl	8000974 <__aeabi_d2uiz>
 800108c:	4602      	mov	r2, r0
 800108e:	4b65      	ldr	r3, [pc, #404]	; (8001224 <MUSART_vInit+0x26c>)
 8001090:	fba3 1302 	umull	r1, r3, r3, r2
 8001094:	095b      	lsrs	r3, r3, #5
 8001096:	2164      	movs	r1, #100	; 0x64
 8001098:	fb01 f303 	mul.w	r3, r1, r3
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	3332      	adds	r3, #50	; 0x32
 80010a2:	4a60      	ldr	r2, [pc, #384]	; (8001224 <MUSART_vInit+0x26c>)
 80010a4:	fba2 2303 	umull	r2, r3, r2, r3
 80010a8:	095b      	lsrs	r3, r3, #5
 80010aa:	f003 030f 	and.w	r3, r3, #15
 80010ae:	18e2      	adds	r2, r4, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	e06f      	b.n	8001196 <MUSART_vInit+0x1de>
		case MUSART_OVER_SAMPLING_8:  USARTx->BRR = MUSART_BRR_SAMPLING8(__MUSART_PCLK__, A_InitStruct->BaudRate);  break;
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff f9ce 	bl	800045c <__aeabi_ui2d>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	f7ff f88e 	bl	80001e4 <__adddf3>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	a152      	add	r1, pc, #328	; (adr r1, 8001218 <MUSART_vInit+0x260>)
 80010ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010d2:	f7ff fb67 	bl	80007a4 <__aeabi_ddiv>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fc49 	bl	8000974 <__aeabi_d2uiz>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4a4f      	ldr	r2, [pc, #316]	; (8001224 <MUSART_vInit+0x26c>)
 80010e6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ea:	095b      	lsrs	r3, r3, #5
 80010ec:	011c      	lsls	r4, r3, #4
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff f9b2 	bl	800045c <__aeabi_ui2d>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	f7ff f872 	bl	80001e4 <__adddf3>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	a144      	add	r1, pc, #272	; (adr r1, 8001218 <MUSART_vInit+0x260>)
 8001106:	e9d1 0100 	ldrd	r0, r1, [r1]
 800110a:	f7ff fb4b 	bl	80007a4 <__aeabi_ddiv>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f7ff fc2d 	bl	8000974 <__aeabi_d2uiz>
 800111a:	4602      	mov	r2, r0
 800111c:	4b41      	ldr	r3, [pc, #260]	; (8001224 <MUSART_vInit+0x26c>)
 800111e:	fba3 1302 	umull	r1, r3, r3, r2
 8001122:	095b      	lsrs	r3, r3, #5
 8001124:	2164      	movs	r1, #100	; 0x64
 8001126:	fb01 f303 	mul.w	r3, r1, r3
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	00db      	lsls	r3, r3, #3
 800112e:	3332      	adds	r3, #50	; 0x32
 8001130:	4a3c      	ldr	r2, [pc, #240]	; (8001224 <MUSART_vInit+0x26c>)
 8001132:	fba2 2303 	umull	r2, r3, r2, r3
 8001136:	095b      	lsrs	r3, r3, #5
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800113e:	441c      	add	r4, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff f989 	bl	800045c <__aeabi_ui2d>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	f7ff f849 	bl	80001e4 <__adddf3>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	a130      	add	r1, pc, #192	; (adr r1, 8001218 <MUSART_vInit+0x260>)
 8001158:	e9d1 0100 	ldrd	r0, r1, [r1]
 800115c:	f7ff fb22 	bl	80007a4 <__aeabi_ddiv>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	f7ff fc04 	bl	8000974 <__aeabi_d2uiz>
 800116c:	4602      	mov	r2, r0
 800116e:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <MUSART_vInit+0x26c>)
 8001170:	fba3 1302 	umull	r1, r3, r3, r2
 8001174:	095b      	lsrs	r3, r3, #5
 8001176:	2164      	movs	r1, #100	; 0x64
 8001178:	fb01 f303 	mul.w	r3, r1, r3
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	3332      	adds	r3, #50	; 0x32
 8001182:	4a28      	ldr	r2, [pc, #160]	; (8001224 <MUSART_vInit+0x26c>)
 8001184:	fba2 2303 	umull	r2, r3, r2, r3
 8001188:	095b      	lsrs	r3, r3, #5
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	18e2      	adds	r2, r4, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	bf00      	nop
	}
	/* Set The Control Register */
	USARTx->CR1 = (A_InitStruct->Oversampling << MUSART_CR1_OVER8_BIT)     |
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	7a9b      	ldrb	r3, [r3, #10]
 800119a:	03da      	lsls	r2, r3, #15
			      (A_InitStruct->HardwareFlowControl << MUSART_CR1_UE_BIT) |
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	7a5b      	ldrb	r3, [r3, #9]
 80011a0:	035b      	lsls	r3, r3, #13
	USARTx->CR1 = (A_InitStruct->Oversampling << MUSART_CR1_OVER8_BIT)     |
 80011a2:	431a      	orrs	r2, r3
				  (A_InitStruct->DataWidth << MUSART_CR1_M_BIT)            |
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	791b      	ldrb	r3, [r3, #4]
 80011a8:	031b      	lsls	r3, r3, #12
			      (A_InitStruct->HardwareFlowControl << MUSART_CR1_UE_BIT) |
 80011aa:	431a      	orrs	r2, r3
				  (A_InitStruct->Parity_Enable << MUSART_CR1_PCE_BIT)      |
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	799b      	ldrb	r3, [r3, #6]
 80011b0:	029b      	lsls	r3, r3, #10
				  (A_InitStruct->DataWidth << MUSART_CR1_M_BIT)            |
 80011b2:	431a      	orrs	r2, r3
				  (A_InitStruct->Parity_Selection << MUSART_CR1_PS_BIT)    ;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	79db      	ldrb	r3, [r3, #7]
 80011b8:	025b      	lsls	r3, r3, #9
				  (A_InitStruct->Parity_Enable << MUSART_CR1_PCE_BIT)      |
 80011ba:	4313      	orrs	r3, r2
 80011bc:	461a      	mov	r2, r3
	USARTx->CR1 = (A_InitStruct->Oversampling << MUSART_CR1_OVER8_BIT)     |
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	60da      	str	r2, [r3, #12]
	/* Set The Direction of Transferring Data */
	WRITE_BITS(USARTx->CR1, A_InitStruct->TransferDirection, TWO_BITS, MUSART_CR1_RE_BIT);
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	7a1b      	ldrb	r3, [r3, #8]
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	461a      	mov	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	f023 030c 	bic.w	r3, r3, #12
 80011d2:	431a      	orrs	r2, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	60da      	str	r2, [r3, #12]
	/* Set The Second Control Register */
	USARTx->CR2 =   (A_InitStruct->StopBits << MUSART_CR2_STOP_BIT)				   |
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	795b      	ldrb	r3, [r3, #5]
 80011dc:	031a      	lsls	r2, r3, #12
					(A_ClockInitStruct->ClockOutput << MUSART_CR2_CLKEN_BIT)       |
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	02db      	lsls	r3, r3, #11
	USARTx->CR2 =   (A_InitStruct->StopBits << MUSART_CR2_STOP_BIT)				   |
 80011e4:	431a      	orrs	r2, r3
					(A_ClockInitStruct->ClockPhase << MUSART_CR2_CPHA_BIT)         |
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	789b      	ldrb	r3, [r3, #2]
 80011ea:	025b      	lsls	r3, r3, #9
					(A_ClockInitStruct->ClockOutput << MUSART_CR2_CLKEN_BIT)       |
 80011ec:	431a      	orrs	r2, r3
					(A_ClockInitStruct->ClockPolarity << MUSART_CR2_CPOL_BIT)      |
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	785b      	ldrb	r3, [r3, #1]
 80011f2:	029b      	lsls	r3, r3, #10
					(A_ClockInitStruct->ClockPhase << MUSART_CR2_CPHA_BIT)         |
 80011f4:	431a      	orrs	r2, r3
					(A_ClockInitStruct->LastBitClockPulse << MUSART_CR2_LBCL_BIT)  ;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	78db      	ldrb	r3, [r3, #3]
 80011fa:	021b      	lsls	r3, r3, #8
					(A_ClockInitStruct->ClockPolarity << MUSART_CR2_CPOL_BIT)      |
 80011fc:	4313      	orrs	r3, r2
 80011fe:	461a      	mov	r2, r3
	USARTx->CR2 =   (A_InitStruct->StopBits << MUSART_CR2_STOP_BIT)				   |
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	611a      	str	r2, [r3, #16]
	/* Clear The Status Register */
	USARTx->SR = 0;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
}
 800120a:	bf00      	nop
 800120c:	3714      	adds	r7, #20
 800120e:	46bd      	mov	sp, r7
 8001210:	bd90      	pop	{r4, r7, pc}
 8001212:	bf00      	nop
 8001214:	f3af 8000 	nop.w
 8001218:	00000000 	.word	0x00000000
 800121c:	41a7d784 	.word	0x41a7d784
 8001220:	40100000 	.word	0x40100000
 8001224:	51eb851f 	.word	0x51eb851f

08001228 <MUSART_vEnable>:
/* i/p arguemnts: USARTx: USART1, USART2, USART6 */
/* o/p arguments: nothing                        */
/* Desc. : This API Enables USARTx  			 */
/*************************************************/
void MUSART_vEnable(USART_t* USARTx)
{ SET_BIT(USARTx->CR1,MUSART_CR1_UE_BIT); }
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	60da      	str	r2, [r3, #12]
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <MUSART_vTransmitByte>:
/* i/p arguemnts: USARTx: USART1, USART2, USART6      */
/* i/p arguemnts: Copy_u8Byte: Byte to be Transmitted */
/* o/p arguments: nothing                             */
/* Desc. : This API Transmit Byte using USARTx 		  */
/******************************************************/
void MUSART_vTransmitByte(USART_t* USARTx, u8 Copy_u8Byte) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	70fb      	strb	r3, [r7, #3]
	while (GET_BIT(USARTx->SR, MUSART_SR_TXE_BIT) == 0);
 8001254:	bf00      	nop
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0f9      	beq.n	8001256 <MUSART_vTransmitByte+0xe>
	USARTx->DR= Copy_u8Byte;
 8001262:	78fa      	ldrb	r2, [r7, #3]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	605a      	str	r2, [r3, #4]
	while (GET_BIT(USARTx->SR, MUSART_SR_TC_BIT) == 0);
 8001268:	bf00      	nop
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0f9      	beq.n	800126a <MUSART_vTransmitByte+0x22>
	CLR_BIT(USARTx->SR, MUSART_SR_TC_BIT);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	601a      	str	r2, [r3, #0]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <MUSART_vTransmitString>:
/* i/p arguemnts: USARTx: USART1, USART2, USART6          */
/* i/p arguemnts: Copy_u8String: String to be Transmitted */
/* o/p arguments: nothing                                 */
/* Desc. : This API Transmit String using USARTx 		  */
/**********************************************************/
void MUSART_vTransmitString(USART_t* USARTx, u8* Copy_u8String) {
 800128e:	b580      	push	{r7, lr}
 8001290:	b084      	sub	sp, #16
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	6039      	str	r1, [r7, #0]
	u8 Local_u8Counter = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	73fb      	strb	r3, [r7, #15]
	while (Copy_u8String[Local_u8Counter] != '\0') {
 800129c:	e00a      	b.n	80012b4 <MUSART_vTransmitString+0x26>
		MUSART_vTransmitByte(USARTx, Copy_u8String[Local_u8Counter]);
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	683a      	ldr	r2, [r7, #0]
 80012a2:	4413      	add	r3, r2
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	4619      	mov	r1, r3
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ffcd 	bl	8001248 <MUSART_vTransmitByte>
		Local_u8Counter++;
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	3301      	adds	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
	while (Copy_u8String[Local_u8Counter] != '\0') {
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	683a      	ldr	r2, [r7, #0]
 80012b8:	4413      	add	r3, r2
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1ee      	bne.n	800129e <MUSART_vTransmitString+0x10>
	}
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <MUSART_u8ReceiveByteSynchBlocking>:
/* Func. Name: MUSART_u8ReceiveByteSynchBlocking        */
/* i/p arguments: USARTx: USART1, USART2, USART6        */
/* o/p arguments: Recieved Data                         */
/* Desc. : This API Receives With Blocking using USARTx */
/********************************************************/
u8 MUSART_u8ReceiveByteSynchBlocking(USART_t* USARTx, u8* Copy_u8Data) {
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
	u32 Local_u32TimeOut = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
	/* Iterate untill recieving is complete, or untill timeout */
	while ((!GET_BIT(USARTx->SR,MUSART_SR_RXNE_BIT)) && (Local_u32TimeOut < MUSART_THRESHOLD_VALUE)) { Local_u32TimeOut++; }
 80012da:	e002      	b.n	80012e2 <MUSART_u8ReceiveByteSynchBlocking+0x16>
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	3301      	adds	r3, #1
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0320 	and.w	r3, r3, #32
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d103      	bne.n	80012f6 <MUSART_u8ReceiveByteSynchBlocking+0x2a>
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	4a0a      	ldr	r2, [pc, #40]	; (800131c <MUSART_u8ReceiveByteSynchBlocking+0x50>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d9f2      	bls.n	80012dc <MUSART_u8ReceiveByteSynchBlocking+0x10>
	/* return 255 if timeout, else return the recieved data */
	if (Local_u32TimeOut == MUSART_THRESHOLD_VALUE) { return 0; }
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	4a09      	ldr	r2, [pc, #36]	; (8001320 <MUSART_u8ReceiveByteSynchBlocking+0x54>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d101      	bne.n	8001302 <MUSART_u8ReceiveByteSynchBlocking+0x36>
 80012fe:	2300      	movs	r3, #0
 8001300:	e005      	b.n	800130e <MUSART_u8ReceiveByteSynchBlocking+0x42>
	else { *Copy_u8Data = USARTx->DR; return 1; }
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	b2da      	uxtb	r2, r3
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	701a      	strb	r2, [r3, #0]
 800130c:	2301      	movs	r3, #1
}
 800130e:	4618      	mov	r0, r3
 8001310:	3714      	adds	r7, #20
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	0001869f 	.word	0x0001869f
 8001320:	000186a0 	.word	0x000186a0

08001324 <MUSART_vReceiveStringSynchBlocking>:
/* Func. Name: MUSART_vReceiveStringSynchBlocking       	   */
/* i/p arguments: USARTx: USART1, USART2, USART6      		   */
/* o/p arguments: Copy_u8String: Received String               */
/* Desc. : This API Receives String With Blocking using USARTx */
/***************************************************************/
void MUSART_vReceiveStringSynchBlocking(USART_t* USARTx, u8* Copy_u8String) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	u8 Local_u8Counter = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	73fb      	strb	r3, [r7, #15]
	u8 Local_u8DataRecieved = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	73bb      	strb	r3, [r7, #14]
	while(MUSART_u8ReceiveByteSynchBlocking(USARTx,&Local_u8DataRecieved))
 8001336:	e007      	b.n	8001348 <MUSART_vReceiveStringSynchBlocking+0x24>
	{
		Copy_u8String[Local_u8Counter] = Local_u8DataRecieved;
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	4413      	add	r3, r2
 800133e:	7bba      	ldrb	r2, [r7, #14]
 8001340:	701a      	strb	r2, [r3, #0]
		Local_u8Counter++;
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	3301      	adds	r3, #1
 8001346:	73fb      	strb	r3, [r7, #15]
	while(MUSART_u8ReceiveByteSynchBlocking(USARTx,&Local_u8DataRecieved))
 8001348:	f107 030e 	add.w	r3, r7, #14
 800134c:	4619      	mov	r1, r3
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ffbc 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1ee      	bne.n	8001338 <MUSART_vReceiveStringSynchBlocking+0x14>
	}
	Copy_u8String[Local_u8Counter] = '\0';
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	683a      	ldr	r2, [r7, #0]
 800135e:	4413      	add	r3, r2
 8001360:	2200      	movs	r2, #0
 8001362:	701a      	strb	r2, [r3, #0]
}
 8001364:	bf00      	nop
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <MUSART_vRxIntStatus>:
/* i/p arguments: USARTx: USART1, USART2, USART6 	 */
/* i/p arguments: Copy_u8Status: ENABLE, DISABLE 	 */
/* o/p arguments: nothing                        	 */
/* Desc. : This API Set the interrupt flag of USARTx */
/*****************************************************/
void MUSART_vRxIntStatus(USART_t* USARTx, u8 Copy_u8Status) {
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	70fb      	strb	r3, [r7, #3]
	switch (Copy_u8Status)
 8001378:	78fb      	ldrb	r3, [r7, #3]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d008      	beq.n	8001390 <MUSART_vRxIntStatus+0x24>
 800137e:	2b01      	cmp	r3, #1
 8001380:	d10d      	bne.n	800139e <MUSART_vRxIntStatus+0x32>
	{
		case MUSART_ENABLE:  SET_BIT(USARTx->CR1,MUSART_CR1_RXNEIE_BIT); break;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	f043 0220 	orr.w	r2, r3, #32
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	e007      	b.n	80013a0 <MUSART_vRxIntStatus+0x34>
		case MUSART_DISABLE: CLR_BIT(USARTx->CR1,MUSART_CR1_RXNEIE_BIT); break;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	f023 0220 	bic.w	r2, r3, #32
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	e000      	b.n	80013a0 <MUSART_vRxIntStatus+0x34>
		default: break;
 800139e:	bf00      	nop
	}
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <USART1_IRQHandler>:
{ MUSART2_CallBack = ptr; }
void MUSART6_vSetCallBack(void (*ptr)(void))
{ MUSART6_CallBack = ptr; }


void USART1_IRQHandler(void) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	USART1->SR = 0;
 80013b0:	4b03      	ldr	r3, [pc, #12]	; (80013c0 <USART1_IRQHandler+0x14>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
	MUSART1_CallBack();
 80013b6:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <USART1_IRQHandler+0x18>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4798      	blx	r3
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40011000 	.word	0x40011000
 80013c4:	20000078 	.word	0x20000078

080013c8 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	USART2->SR = 0;
 80013cc:	4b03      	ldr	r3, [pc, #12]	; (80013dc <USART2_IRQHandler+0x14>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
	MUSART2_CallBack();
 80013d2:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <USART2_IRQHandler+0x18>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4798      	blx	r3
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40004400 	.word	0x40004400
 80013e0:	2000007c 	.word	0x2000007c

080013e4 <USART6_IRQHandler>:

void USART6_IRQHandler(void) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
	USART6->SR = 0;
 80013e8:	4b03      	ldr	r3, [pc, #12]	; (80013f8 <USART6_IRQHandler+0x14>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
	MUSART6_CallBack();
 80013ee:	4b03      	ldr	r3, [pc, #12]	; (80013fc <USART6_IRQHandler+0x18>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4798      	blx	r3
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40011400 	.word	0x40011400
 80013fc:	20000080 	.word	0x20000080

08001400 <Private_u8ASCII2Hex>:
#include "MFMI_Interface.h"

u32 Global_u32BaseAddress = 0;

static u8 Private_u8ASCII2Hex(u8 Copy_u8ASCII)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
	if (Copy_u8ASCII >= '0' && Copy_u8ASCII <= '9') { return Copy_u8ASCII - '0'; }
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b2f      	cmp	r3, #47	; 0x2f
 800140e:	d906      	bls.n	800141e <Private_u8ASCII2Hex+0x1e>
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b39      	cmp	r3, #57	; 0x39
 8001414:	d803      	bhi.n	800141e <Private_u8ASCII2Hex+0x1e>
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	3b30      	subs	r3, #48	; 0x30
 800141a:	b2db      	uxtb	r3, r3
 800141c:	e00a      	b.n	8001434 <Private_u8ASCII2Hex+0x34>
	else if (Copy_u8ASCII >= 'A' && Copy_u8ASCII <= 'F') { return Copy_u8ASCII - 55; }
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b40      	cmp	r3, #64	; 0x40
 8001422:	d906      	bls.n	8001432 <Private_u8ASCII2Hex+0x32>
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	2b46      	cmp	r3, #70	; 0x46
 8001428:	d803      	bhi.n	8001432 <Private_u8ASCII2Hex+0x32>
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	3b37      	subs	r3, #55	; 0x37
 800142e:	b2db      	uxtb	r3, r3
 8001430:	e000      	b.n	8001434 <Private_u8ASCII2Hex+0x34>
	return 0;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <SHPR_u32ParseAddress>:

u32 SHPR_u32ParseAddress(u8* Copy_u8Address) {
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	return ((u32)(Private_u8ASCII2Hex(Copy_u8Address[0]) << 28)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ffd7 	bl	8001400 <Private_u8ASCII2Hex>
 8001452:	4603      	mov	r3, r0
 8001454:	071b      	lsls	r3, r3, #28
 8001456:	461c      	mov	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[1]) << 24)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3301      	adds	r3, #1
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ffce 	bl	8001400 <Private_u8ASCII2Hex>
 8001464:	4603      	mov	r3, r0
 8001466:	061b      	lsls	r3, r3, #24
 8001468:	431c      	orrs	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[2]) << 20)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	3302      	adds	r3, #2
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ffc5 	bl	8001400 <Private_u8ASCII2Hex>
 8001476:	4603      	mov	r3, r0
 8001478:	051b      	lsls	r3, r3, #20
 800147a:	431c      	orrs	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[3]) << 16)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3303      	adds	r3, #3
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff ffbc 	bl	8001400 <Private_u8ASCII2Hex>
 8001488:	4603      	mov	r3, r0
 800148a:	041b      	lsls	r3, r3, #16
 800148c:	431c      	orrs	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[4]) << 12)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	3304      	adds	r3, #4
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ffb3 	bl	8001400 <Private_u8ASCII2Hex>
 800149a:	4603      	mov	r3, r0
 800149c:	031b      	lsls	r3, r3, #12
 800149e:	431c      	orrs	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[5]) << 8)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	3305      	adds	r3, #5
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff ffaa 	bl	8001400 <Private_u8ASCII2Hex>
 80014ac:	4603      	mov	r3, r0
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	431c      	orrs	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[6]) << 4)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3306      	adds	r3, #6
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ffa1 	bl	8001400 <Private_u8ASCII2Hex>
 80014be:	4603      	mov	r3, r0
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	431c      	orrs	r4, r3
		  | (u32)(Private_u8ASCII2Hex(Copy_u8Address[7]) << 0));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3307      	adds	r3, #7
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff98 	bl	8001400 <Private_u8ASCII2Hex>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4323      	orrs	r3, r4
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd90      	pop	{r4, r7, pc}

080014dc <SHPR_u8GetRecordLength>:

u8 SHPR_u8GetRecordLength(u8* Copy_u8DataRecord) {
 80014dc:	b590      	push	{r4, r7, lr}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	/* Get the Length of the Record [1][2] */
	return (Private_u8ASCII2Hex(Copy_u8DataRecord[1]) << 4) + Private_u8ASCII2Hex(Copy_u8DataRecord[2]);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3301      	adds	r3, #1
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff88 	bl	8001400 <Private_u8ASCII2Hex>
 80014f0:	4603      	mov	r3, r0
 80014f2:	011b      	lsls	r3, r3, #4
 80014f4:	b2dc      	uxtb	r4, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	3302      	adds	r3, #2
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff7f 	bl	8001400 <Private_u8ASCII2Hex>
 8001502:	4603      	mov	r3, r0
 8001504:	4423      	add	r3, r4
 8001506:	b2db      	uxtb	r3, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bd90      	pop	{r4, r7, pc}

08001510 <SHPR_vParseHexRecord>:

void SHPR_vParseHexRecord(u8* Copy_u8DataRecord) {
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b087      	sub	sp, #28
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	/* If Start Record, Set the Base Address */
	if (Copy_u8DataRecord[8] == '4') {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3308      	adds	r3, #8
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b34      	cmp	r3, #52	; 0x34
 8001520:	d126      	bne.n	8001570 <SHPR_vParseHexRecord+0x60>
		Global_u32BaseAddress = (u32)( ((u32)(Private_u8ASCII2Hex(Copy_u8DataRecord[9])  << 28))
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	3309      	adds	r3, #9
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff69 	bl	8001400 <Private_u8ASCII2Hex>
 800152e:	4603      	mov	r3, r0
 8001530:	071b      	lsls	r3, r3, #28
 8001532:	461c      	mov	r4, r3
									 | ((u32)(Private_u8ASCII2Hex(Copy_u8DataRecord[10]) << 24))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	330a      	adds	r3, #10
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff60 	bl	8001400 <Private_u8ASCII2Hex>
 8001540:	4603      	mov	r3, r0
 8001542:	061b      	lsls	r3, r3, #24
 8001544:	431c      	orrs	r4, r3
									 | ((u32)(Private_u8ASCII2Hex(Copy_u8DataRecord[11]) << 20))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	330b      	adds	r3, #11
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff57 	bl	8001400 <Private_u8ASCII2Hex>
 8001552:	4603      	mov	r3, r0
 8001554:	051b      	lsls	r3, r3, #20
 8001556:	431c      	orrs	r4, r3
									 | ((u32)(Private_u8ASCII2Hex(Copy_u8DataRecord[12]) << 16)) );
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	330c      	adds	r3, #12
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff ff4e 	bl	8001400 <Private_u8ASCII2Hex>
 8001564:	4603      	mov	r3, r0
 8001566:	041b      	lsls	r3, r3, #16
		Global_u32BaseAddress = (u32)( ((u32)(Private_u8ASCII2Hex(Copy_u8DataRecord[9])  << 28))
 8001568:	4323      	orrs	r3, r4
 800156a:	4a57      	ldr	r2, [pc, #348]	; (80016c8 <SHPR_vParseHexRecord+0x1b8>)
 800156c:	6013      	str	r3, [r2, #0]
												 | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+11])<<12))
												 | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+12])<<8)));
		}
		MFMI_vProgram(Local_u32Addresss, (u16*)Local_u16Data, Local_u8Length/2);
	}
}
 800156e:	e0a7      	b.n	80016c0 <SHPR_vParseHexRecord+0x1b0>
	else if (Copy_u8DataRecord[8] == '0') {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3308      	adds	r3, #8
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b30      	cmp	r3, #48	; 0x30
 8001578:	f040 80a2 	bne.w	80016c0 <SHPR_vParseHexRecord+0x1b0>
		u8 Local_u8Length = (Private_u8ASCII2Hex(Copy_u8DataRecord[1]) << 4) + Private_u8ASCII2Hex(Copy_u8DataRecord[2]);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3301      	adds	r3, #1
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff ff3c 	bl	8001400 <Private_u8ASCII2Hex>
 8001588:	4603      	mov	r3, r0
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	b2dc      	uxtb	r4, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3302      	adds	r3, #2
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff33 	bl	8001400 <Private_u8ASCII2Hex>
 800159a:	4603      	mov	r3, r0
 800159c:	4423      	add	r3, r4
 800159e:	75bb      	strb	r3, [r7, #22]
		u16 Local_u16OffsetAddress = (u16)( ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[3])<<12))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3303      	adds	r3, #3
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ff2a 	bl	8001400 <Private_u8ASCII2Hex>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	b29c      	uxth	r4, r3
				 	 	 	 	 	 	  | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[4])<< 8))
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3304      	adds	r3, #4
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff ff20 	bl	8001400 <Private_u8ASCII2Hex>
 80015c0:	4603      	mov	r3, r0
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b29b      	uxth	r3, r3
		u16 Local_u16OffsetAddress = (u16)( ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[3])<<12))
 80015c8:	4323      	orrs	r3, r4
 80015ca:	b29c      	uxth	r4, r3
										  | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[5])<< 4))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3305      	adds	r3, #5
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff ff14 	bl	8001400 <Private_u8ASCII2Hex>
 80015d8:	4603      	mov	r3, r0
 80015da:	b29b      	uxth	r3, r3
 80015dc:	011b      	lsls	r3, r3, #4
 80015de:	b29b      	uxth	r3, r3
		u16 Local_u16OffsetAddress = (u16)( ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[3])<<12))
 80015e0:	4323      	orrs	r3, r4
 80015e2:	b29c      	uxth	r4, r3
										  | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[6])<< 0)) );
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3306      	adds	r3, #6
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff ff08 	bl	8001400 <Private_u8ASCII2Hex>
 80015f0:	4603      	mov	r3, r0
 80015f2:	b29b      	uxth	r3, r3
		u16 Local_u16OffsetAddress = (u16)( ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[3])<<12))
 80015f4:	4323      	orrs	r3, r4
 80015f6:	82bb      	strh	r3, [r7, #20]
		u32 Local_u32Addresss = Global_u32BaseAddress + (u32)(Local_u16OffsetAddress);
 80015f8:	8aba      	ldrh	r2, [r7, #20]
 80015fa:	4b33      	ldr	r3, [pc, #204]	; (80016c8 <SHPR_vParseHexRecord+0x1b8>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
		u8 Local_u8Counter = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	75fb      	strb	r3, [r7, #23]
		u16* Local_u16Data = (u16*)malloc(sizeof(u16) * (Local_u8Length / 2));
 8001606:	7dbb      	ldrb	r3, [r7, #22]
 8001608:	085b      	lsrs	r3, r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4618      	mov	r0, r3
 8001610:	f000 fde4 	bl	80021dc <malloc>
 8001614:	4603      	mov	r3, r0
 8001616:	60fb      	str	r3, [r7, #12]
		for (; Local_u8Counter < Local_u8Length / 2; Local_u8Counter++)
 8001618:	e043      	b.n	80016a2 <SHPR_vParseHexRecord+0x192>
			Local_u16Data[Local_u8Counter] = (u16)(((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+9])<<4))
 800161a:	7dfb      	ldrb	r3, [r7, #23]
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	3309      	adds	r3, #9
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	4413      	add	r3, r2
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff feea 	bl	8001400 <Private_u8ASCII2Hex>
 800162c:	4603      	mov	r3, r0
 800162e:	b29b      	uxth	r3, r3
 8001630:	011b      	lsls	r3, r3, #4
 8001632:	b29c      	uxth	r4, r3
					 	 	 	 	 	 	     | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+10])<<0))
 8001634:	7dfb      	ldrb	r3, [r7, #23]
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	330a      	adds	r3, #10
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fedd 	bl	8001400 <Private_u8ASCII2Hex>
 8001646:	4603      	mov	r3, r0
 8001648:	b29b      	uxth	r3, r3
 800164a:	4323      	orrs	r3, r4
 800164c:	b29b      	uxth	r3, r3
 800164e:	b21c      	sxth	r4, r3
												 | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+11])<<12))
 8001650:	7dfb      	ldrb	r3, [r7, #23]
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	330b      	adds	r3, #11
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fecf 	bl	8001400 <Private_u8ASCII2Hex>
 8001662:	4603      	mov	r3, r0
 8001664:	b29b      	uxth	r3, r3
 8001666:	031b      	lsls	r3, r3, #12
 8001668:	b29b      	uxth	r3, r3
 800166a:	b21b      	sxth	r3, r3
 800166c:	4323      	orrs	r3, r4
 800166e:	b21c      	sxth	r4, r3
												 | ((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+12])<<8)));
 8001670:	7dfb      	ldrb	r3, [r7, #23]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	330c      	adds	r3, #12
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff febf 	bl	8001400 <Private_u8ASCII2Hex>
 8001682:	4603      	mov	r3, r0
 8001684:	b29b      	uxth	r3, r3
 8001686:	021b      	lsls	r3, r3, #8
 8001688:	b29b      	uxth	r3, r3
 800168a:	b21b      	sxth	r3, r3
 800168c:	4323      	orrs	r3, r4
 800168e:	b219      	sxth	r1, r3
			Local_u16Data[Local_u8Counter] = (u16)(((u16)(Private_u8ASCII2Hex(Copy_u8DataRecord[(4*Local_u8Counter)+9])<<4))
 8001690:	7dfb      	ldrb	r3, [r7, #23]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	b28a      	uxth	r2, r1
 800169a:	801a      	strh	r2, [r3, #0]
		for (; Local_u8Counter < Local_u8Length / 2; Local_u8Counter++)
 800169c:	7dfb      	ldrb	r3, [r7, #23]
 800169e:	3301      	adds	r3, #1
 80016a0:	75fb      	strb	r3, [r7, #23]
 80016a2:	7dbb      	ldrb	r3, [r7, #22]
 80016a4:	085b      	lsrs	r3, r3, #1
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	7dfa      	ldrb	r2, [r7, #23]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d3b5      	bcc.n	800161a <SHPR_vParseHexRecord+0x10a>
		MFMI_vProgram(Local_u32Addresss, (u16*)Local_u16Data, Local_u8Length/2);
 80016ae:	7dbb      	ldrb	r3, [r7, #22]
 80016b0:	085b      	lsrs	r3, r3, #1
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	461a      	mov	r2, r3
 80016b8:	68f9      	ldr	r1, [r7, #12]
 80016ba:	6938      	ldr	r0, [r7, #16]
 80016bc:	f7ff fa02 	bl	8000ac4 <MFMI_vProgram>
}
 80016c0:	bf00      	nop
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	20000084 	.word	0x20000084

080016cc <main>:
void BOOT_vJumpToApplicationCode(void);
/*************************************************/

/**********************************************************************************************/

int main(void) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
	BOOT_vInit();
 80016d2:	f000 f947 	bl	8001964 <BOOT_vInit>
	BOOT_vGetFirmwareStatusAndAddress();
 80016d6:	f000 f9a3 	bl	8001a20 <BOOT_vGetFirmwareStatusAndAddress>
	if (BOOT_u8Buffer == 'O') { BOOT_vJumpToApplicationCode(); }
 80016da:	4b3d      	ldr	r3, [pc, #244]	; (80017d0 <main+0x104>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b4f      	cmp	r3, #79	; 0x4f
 80016e0:	d102      	bne.n	80016e8 <main+0x1c>
 80016e2:	f000 fcfd 	bl	80020e0 <BOOT_vJumpToApplicationCode>
 80016e6:	e06d      	b.n	80017c4 <main+0xf8>
	else if (BOOT_u8Buffer == 'N') {
 80016e8:	4b39      	ldr	r3, [pc, #228]	; (80017d0 <main+0x104>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b4e      	cmp	r3, #78	; 0x4e
 80016ee:	d169      	bne.n	80017c4 <main+0xf8>
		MFMI_SectorNumber Local_SectorNumber = MFMI_getSectorNumber(BOOT_u32Address);
 80016f0:	4b38      	ldr	r3, [pc, #224]	; (80017d4 <main+0x108>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff f96f 	bl	80009d8 <MFMI_getSectorNumber>
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
		if (Local_SectorNumber == MFMI_FALSE_SECTOR || Local_SectorNumber == MFMI_SECTOR_ONE) {
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	2b0a      	cmp	r3, #10
 8001702:	d002      	beq.n	800170a <main+0x3e>
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d104      	bne.n	8001714 <main+0x48>
			BOOT_vUpdateFirmwareStatus();
 800170a:	f000 fc15 	bl	8001f38 <BOOT_vUpdateFirmwareStatus>
			BOOT_vJumpToApplicationCode();
 800170e:	f000 fce7 	bl	80020e0 <BOOT_vJumpToApplicationCode>
 8001712:	e003      	b.n	800171c <main+0x50>
		} else { MFMI_vSectorErase(Local_SectorNumber); }
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff f994 	bl	8000a44 <MFMI_vSectorErase>
		while (true) {
    		BOOT_vReceiveDataRecord();
 800171c:	f000 fab6 	bl	8001c8c <BOOT_vReceiveDataRecord>
    		/* Parse and flash */
    		SHPR_vParseHexRecord(&BOOT_u8DataRecord[22]);
 8001720:	482d      	ldr	r0, [pc, #180]	; (80017d8 <main+0x10c>)
 8001722:	f7ff fef5 	bl	8001510 <SHPR_vParseHexRecord>
    		BOOT_u8RecordLength = SHPR_u8GetRecordLength(&BOOT_u8DataRecord[22]);
 8001726:	482c      	ldr	r0, [pc, #176]	; (80017d8 <main+0x10c>)
 8001728:	f7ff fed8 	bl	80014dc <SHPR_u8GetRecordLength>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <main+0x110>)
 8001732:	701a      	strb	r2, [r3, #0]
    		SHPR_vParseHexRecord(&BOOT_u8DataRecord[35+(BOOT_u8RecordLength*2)]);
 8001734:	4b29      	ldr	r3, [pc, #164]	; (80017dc <main+0x110>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	3323      	adds	r3, #35	; 0x23
 800173c:	4a28      	ldr	r2, [pc, #160]	; (80017e0 <main+0x114>)
 800173e:	4413      	add	r3, r2
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fee5 	bl	8001510 <SHPR_vParseHexRecord>
    		/* Restart the buffer */
    		BOOT_u8DataRecord[20] = 0; BOOT_u8DataRecord[21] = 0;
 8001746:	4b26      	ldr	r3, [pc, #152]	; (80017e0 <main+0x114>)
 8001748:	2200      	movs	r2, #0
 800174a:	751a      	strb	r2, [r3, #20]
 800174c:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <main+0x114>)
 800174e:	2200      	movs	r2, #0
 8001750:	755a      	strb	r2, [r3, #21]
    		/* Ensure that the connection is closed */
    		BOOT_vCloseConnection();
 8001752:	f000 fb9d 	bl	8001e90 <BOOT_vCloseConnection>
    		/* Increment the counter */
    		BOOT_u8CounterD0 += 2;
 8001756:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <main+0x118>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	3302      	adds	r3, #2
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4b21      	ldr	r3, [pc, #132]	; (80017e4 <main+0x118>)
 8001760:	701a      	strb	r2, [r3, #0]
    		if (BOOT_u8CounterD0 >= 58) {
 8001762:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <main+0x118>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b39      	cmp	r3, #57	; 0x39
 8001768:	d91b      	bls.n	80017a2 <main+0xd6>
    			BOOT_u8CounterD0 -= 10; BOOT_u8CounterD1++;
 800176a:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <main+0x118>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	3b0a      	subs	r3, #10
 8001770:	b2da      	uxtb	r2, r3
 8001772:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <main+0x118>)
 8001774:	701a      	strb	r2, [r3, #0]
 8001776:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <main+0x11c>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	3301      	adds	r3, #1
 800177c:	b2da      	uxtb	r2, r3
 800177e:	4b1a      	ldr	r3, [pc, #104]	; (80017e8 <main+0x11c>)
 8001780:	701a      	strb	r2, [r3, #0]
    			if (BOOT_u8CounterD1 >= 58) { BOOT_u8CounterD1 -= 10; BOOT_u8CounterD2++; }
 8001782:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <main+0x11c>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b39      	cmp	r3, #57	; 0x39
 8001788:	d90b      	bls.n	80017a2 <main+0xd6>
 800178a:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <main+0x11c>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	3b0a      	subs	r3, #10
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <main+0x11c>)
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <main+0x120>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4b13      	ldr	r3, [pc, #76]	; (80017ec <main+0x120>)
 80017a0:	701a      	strb	r2, [r3, #0]
    		}
    		/* Check if it was the last record received */
    		if (BOOT_u8DataRecord[30] == '1' || BOOT_u8DataRecord[43+(BOOT_u8RecordLength*2)] == '1') {
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <main+0x114>)
 80017a4:	7f9b      	ldrb	r3, [r3, #30]
 80017a6:	2b31      	cmp	r3, #49	; 0x31
 80017a8:	d007      	beq.n	80017ba <main+0xee>
 80017aa:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <main+0x110>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	332b      	adds	r3, #43	; 0x2b
 80017b2:	4a0b      	ldr	r2, [pc, #44]	; (80017e0 <main+0x114>)
 80017b4:	5cd3      	ldrb	r3, [r2, r3]
 80017b6:	2b31      	cmp	r3, #49	; 0x31
 80017b8:	d1b0      	bne.n	800171c <main+0x50>
				/* Set the status of the firmware to old */
    			BOOT_vUpdateFirmwareStatus();
 80017ba:	f000 fbbd 	bl	8001f38 <BOOT_vUpdateFirmwareStatus>
    			BOOT_vJumpToApplicationCode();
 80017be:	f000 fc8f 	bl	80020e0 <BOOT_vJumpToApplicationCode>
    		BOOT_vReceiveDataRecord();
 80017c2:	e7ab      	b.n	800171c <main+0x50>
 80017c4:	2300      	movs	r3, #0
    		}
    	}
	}
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000088 	.word	0x20000088
 80017d4:	2000008c 	.word	0x2000008c
 80017d8:	200000a6 	.word	0x200000a6
 80017dc:	20000103 	.word	0x20000103
 80017e0:	20000090 	.word	0x20000090
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000001 	.word	0x20000001
 80017ec:	20000002 	.word	0x20000002

080017f0 <BOOT_vHWReset>:
/**
 * @brief Performs a hardware reset sequence for the ESP8266 module.
 *
 * This function toggles the reset pin of the ESP8266 module to perform a hardware reset.
 */
void BOOT_vHWReset(void) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	MGPIO_vSetPinValue(ESP8266_RESET_PIN, MGPIO_OUTPUT_HIGH);
 80017f4:	2201      	movs	r2, #1
 80017f6:	2100      	movs	r1, #0
 80017f8:	480b      	ldr	r0, [pc, #44]	; (8001828 <BOOT_vHWReset+0x38>)
 80017fa:	f7ff fa76 	bl	8000cea <MGPIO_vSetPinValue>
	MSTK_vBusyWait(ESP8266_RESET_DELAY);
 80017fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001802:	f7ff fb7f 	bl	8000f04 <MSTK_vBusyWait>
	MGPIO_vSetPinValue(ESP8266_RESET_PIN, MGPIO_OUTPUT_LOW);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	4807      	ldr	r0, [pc, #28]	; (8001828 <BOOT_vHWReset+0x38>)
 800180c:	f7ff fa6d 	bl	8000cea <MGPIO_vSetPinValue>
	MSTK_vBusyWait(ESP8266_RESET_DELAY);
 8001810:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001814:	f7ff fb76 	bl	8000f04 <MSTK_vBusyWait>
	MGPIO_vSetPinValue(ESP8266_RESET_PIN, MGPIO_OUTPUT_HIGH);
 8001818:	2201      	movs	r2, #1
 800181a:	2100      	movs	r1, #0
 800181c:	4802      	ldr	r0, [pc, #8]	; (8001828 <BOOT_vHWReset+0x38>)
 800181e:	f7ff fa64 	bl	8000cea <MGPIO_vSetPinValue>
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40020000 	.word	0x40020000

0800182c <BOOT_vInitESP>:
 *
 * This function resets the ESP8266 module using the hardware reset pin,
 * ensures the echo is turned off, and sets the module to station mode (mode 1).
 * It communicates with the ESP8266 module via USART to send commands and receive responses.
 */
void BOOT_vInitESP(void) {
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
	/* Reset using HW reset pin */
	BOOT_vHWReset();
 8001830:	f7ff ffde 	bl	80017f0 <BOOT_vHWReset>
	/* Close the echoing */
	do {
		BOOT_ContFlag = FAILED_TO_FETCH;
 8001834:	4b45      	ldr	r3, [pc, #276]	; (800194c <BOOT_vInitESP+0x120>)
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
		BOOT_u8TimeOut = 0;
 800183a:	4b45      	ldr	r3, [pc, #276]	; (8001950 <BOOT_vInitESP+0x124>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
		MUSART_vTransmitString(ESP8266_USART, (u8*)"ATE0\r\n");
 8001840:	4944      	ldr	r1, [pc, #272]	; (8001954 <BOOT_vInitESP+0x128>)
 8001842:	4845      	ldr	r0, [pc, #276]	; (8001958 <BOOT_vInitESP+0x12c>)
 8001844:	f7ff fd23 	bl	800128e <MUSART_vTransmitString>
		/* Read the buffer */
		while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001848:	e030      	b.n	80018ac <BOOT_vInitESP+0x80>
			MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 800184a:	4944      	ldr	r1, [pc, #272]	; (800195c <BOOT_vInitESP+0x130>)
 800184c:	4842      	ldr	r0, [pc, #264]	; (8001958 <BOOT_vInitESP+0x12c>)
 800184e:	f7ff fd3d 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
			if (BOOT_u8Buffer == 'O') { 												/* if 'O', read next element             */
 8001852:	4b42      	ldr	r3, [pc, #264]	; (800195c <BOOT_vInitESP+0x130>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b4f      	cmp	r3, #79	; 0x4f
 8001858:	d10b      	bne.n	8001872 <BOOT_vInitESP+0x46>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 800185a:	4940      	ldr	r1, [pc, #256]	; (800195c <BOOT_vInitESP+0x130>)
 800185c:	483e      	ldr	r0, [pc, #248]	; (8001958 <BOOT_vInitESP+0x12c>)
 800185e:	f7ff fd35 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }			/* 'K' means '\r\nOK' --> break          */
 8001862:	4b3e      	ldr	r3, [pc, #248]	; (800195c <BOOT_vInitESP+0x130>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b4b      	cmp	r3, #75	; 0x4b
 8001868:	d11a      	bne.n	80018a0 <BOOT_vInitESP+0x74>
 800186a:	4b38      	ldr	r3, [pc, #224]	; (800194c <BOOT_vInitESP+0x120>)
 800186c:	2201      	movs	r2, #1
 800186e:	701a      	strb	r2, [r3, #0]
 8001870:	e020      	b.n	80018b4 <BOOT_vInitESP+0x88>
			} else if (BOOT_u8Buffer == 'R') {											/* if 'R', read the next element         */
 8001872:	4b3a      	ldr	r3, [pc, #232]	; (800195c <BOOT_vInitESP+0x130>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b52      	cmp	r3, #82	; 0x52
 8001878:	d10b      	bne.n	8001892 <BOOT_vInitESP+0x66>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 800187a:	4938      	ldr	r1, [pc, #224]	; (800195c <BOOT_vInitESP+0x130>)
 800187c:	4836      	ldr	r0, [pc, #216]	; (8001958 <BOOT_vInitESP+0x12c>)
 800187e:	f7ff fd25 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'R') { BOOT_ContFlag = FAILED_TO_FETCH; break; }	/* 'K' means '\r\nERROR' --> break       */
 8001882:	4b36      	ldr	r3, [pc, #216]	; (800195c <BOOT_vInitESP+0x130>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b52      	cmp	r3, #82	; 0x52
 8001888:	d10a      	bne.n	80018a0 <BOOT_vInitESP+0x74>
 800188a:	4b30      	ldr	r3, [pc, #192]	; (800194c <BOOT_vInitESP+0x120>)
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]
 8001890:	e010      	b.n	80018b4 <BOOT_vInitESP+0x88>
			} else if (BOOT_u8Buffer == 'b') { BOOT_vHWReset(); break; }				/* 'b' means 'busy' --> reset the module */
 8001892:	4b32      	ldr	r3, [pc, #200]	; (800195c <BOOT_vInitESP+0x130>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b62      	cmp	r3, #98	; 0x62
 8001898:	d102      	bne.n	80018a0 <BOOT_vInitESP+0x74>
 800189a:	f7ff ffa9 	bl	80017f0 <BOOT_vHWReset>
 800189e:	e009      	b.n	80018b4 <BOOT_vInitESP+0x88>
			BOOT_u8TimeOut++;
 80018a0:	4b2b      	ldr	r3, [pc, #172]	; (8001950 <BOOT_vInitESP+0x124>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b29      	ldr	r3, [pc, #164]	; (8001950 <BOOT_vInitESP+0x124>)
 80018aa:	701a      	strb	r2, [r3, #0]
		while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 80018ac:	4b28      	ldr	r3, [pc, #160]	; (8001950 <BOOT_vInitESP+0x124>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b0e      	cmp	r3, #14
 80018b2:	d9ca      	bls.n	800184a <BOOT_vInitESP+0x1e>
		}
	} while(BOOT_ContFlag == FAILED_TO_FETCH);
 80018b4:	4b25      	ldr	r3, [pc, #148]	; (800194c <BOOT_vInitESP+0x120>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0bb      	beq.n	8001834 <BOOT_vInitESP+0x8>
	/* Set to station mode */
	do {
		BOOT_ContFlag = FAILED_TO_FETCH;
 80018bc:	4b23      	ldr	r3, [pc, #140]	; (800194c <BOOT_vInitESP+0x120>)
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
		BOOT_u8TimeOut = 0;
 80018c2:	4b23      	ldr	r3, [pc, #140]	; (8001950 <BOOT_vInitESP+0x124>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
		MUSART_vTransmitString(ESP8266_USART,(u8*)"AT+CWMODE=1\r\n");
 80018c8:	4925      	ldr	r1, [pc, #148]	; (8001960 <BOOT_vInitESP+0x134>)
 80018ca:	4823      	ldr	r0, [pc, #140]	; (8001958 <BOOT_vInitESP+0x12c>)
 80018cc:	f7ff fcdf 	bl	800128e <MUSART_vTransmitString>
		/* Read the buffer */
		while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 80018d0:	e030      	b.n	8001934 <BOOT_vInitESP+0x108>
			MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 80018d2:	4922      	ldr	r1, [pc, #136]	; (800195c <BOOT_vInitESP+0x130>)
 80018d4:	4820      	ldr	r0, [pc, #128]	; (8001958 <BOOT_vInitESP+0x12c>)
 80018d6:	f7ff fcf9 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
			if (BOOT_u8Buffer == 'O') { 												/* if 'O', read next element             */
 80018da:	4b20      	ldr	r3, [pc, #128]	; (800195c <BOOT_vInitESP+0x130>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b4f      	cmp	r3, #79	; 0x4f
 80018e0:	d10b      	bne.n	80018fa <BOOT_vInitESP+0xce>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 80018e2:	491e      	ldr	r1, [pc, #120]	; (800195c <BOOT_vInitESP+0x130>)
 80018e4:	481c      	ldr	r0, [pc, #112]	; (8001958 <BOOT_vInitESP+0x12c>)
 80018e6:	f7ff fcf1 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }			/* 'K' means '\r\nOK' --> break          */
 80018ea:	4b1c      	ldr	r3, [pc, #112]	; (800195c <BOOT_vInitESP+0x130>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b4b      	cmp	r3, #75	; 0x4b
 80018f0:	d11a      	bne.n	8001928 <BOOT_vInitESP+0xfc>
 80018f2:	4b16      	ldr	r3, [pc, #88]	; (800194c <BOOT_vInitESP+0x120>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
 80018f8:	e020      	b.n	800193c <BOOT_vInitESP+0x110>
			} else if (BOOT_u8Buffer == 'R') {											/* if 'R', read the next element         */
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <BOOT_vInitESP+0x130>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b52      	cmp	r3, #82	; 0x52
 8001900:	d10b      	bne.n	800191a <BOOT_vInitESP+0xee>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001902:	4916      	ldr	r1, [pc, #88]	; (800195c <BOOT_vInitESP+0x130>)
 8001904:	4814      	ldr	r0, [pc, #80]	; (8001958 <BOOT_vInitESP+0x12c>)
 8001906:	f7ff fce1 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'R') { BOOT_ContFlag = FAILED_TO_FETCH; break; }	/* 'K' means '\r\nERROR' --> break       */
 800190a:	4b14      	ldr	r3, [pc, #80]	; (800195c <BOOT_vInitESP+0x130>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b52      	cmp	r3, #82	; 0x52
 8001910:	d10a      	bne.n	8001928 <BOOT_vInitESP+0xfc>
 8001912:	4b0e      	ldr	r3, [pc, #56]	; (800194c <BOOT_vInitESP+0x120>)
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
 8001918:	e010      	b.n	800193c <BOOT_vInitESP+0x110>
			} else if (BOOT_u8Buffer == 'b') { BOOT_vHWReset(); break; }				/* 'b' means 'busy' --> reset the module */
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <BOOT_vInitESP+0x130>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b62      	cmp	r3, #98	; 0x62
 8001920:	d102      	bne.n	8001928 <BOOT_vInitESP+0xfc>
 8001922:	f7ff ff65 	bl	80017f0 <BOOT_vHWReset>
 8001926:	e009      	b.n	800193c <BOOT_vInitESP+0x110>
			BOOT_u8TimeOut++;
 8001928:	4b09      	ldr	r3, [pc, #36]	; (8001950 <BOOT_vInitESP+0x124>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	3301      	adds	r3, #1
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b07      	ldr	r3, [pc, #28]	; (8001950 <BOOT_vInitESP+0x124>)
 8001932:	701a      	strb	r2, [r3, #0]
		while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <BOOT_vInitESP+0x124>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b0e      	cmp	r3, #14
 800193a:	d9ca      	bls.n	80018d2 <BOOT_vInitESP+0xa6>
		}
	} while(BOOT_ContFlag == FAILED_TO_FETCH);
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <BOOT_vInitESP+0x120>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0bb      	beq.n	80018bc <BOOT_vInitESP+0x90>
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000089 	.word	0x20000089
 8001950:	2000008a 	.word	0x2000008a
 8001954:	080023fc 	.word	0x080023fc
 8001958:	40011000 	.word	0x40011000
 800195c:	20000088 	.word	0x20000088
 8001960:	08002404 	.word	0x08002404

08001964 <BOOT_vInit>:
 * 4. Initializes USART communication with ESP8266.
 * 5. Initializes and starts the SysTick timer.
 * 6. Initializes the Flash memory interface.
 * 7. Initializes the ESP8266 module by calling @ref BOOT_vInitESP.
 */
void BOOT_vInit(void) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
	/* Initialize system clock */
	MRCC_vInitSysAndBusClock();
 800196a:	f7ff f9e7 	bl	8000d3c <MRCC_vInitSysAndBusClock>
	/* Enable wanted peripherals clock */
	MRCC_vEnablePeriphClock(MRCC_BUS_AHB1, MRCC_AHB1_GPIOAEN);
 800196e:	2100      	movs	r1, #0
 8001970:	2000      	movs	r0, #0
 8001972:	f7ff fa1d 	bl	8000db0 <MRCC_vEnablePeriphClock>
	MRCC_vEnablePeriphClock(MRCC_BUS_AHB1LP, MRCC_AHB1LP_FLITFLPEN);
 8001976:	210f      	movs	r1, #15
 8001978:	2004      	movs	r0, #4
 800197a:	f7ff fa19 	bl	8000db0 <MRCC_vEnablePeriphClock>
	MRCC_vEnablePeriphClock(ESP8266_PERI_CLOCK);
 800197e:	2104      	movs	r1, #4
 8001980:	2003      	movs	r0, #3
 8001982:	f7ff fa15 	bl	8000db0 <MRCC_vEnablePeriphClock>
	/* Initialize pins */
	MGPIO_vSetPinMode(ESP8266_RESET_PIN, MGPIO_MODE_OUTPUT);
 8001986:	2201      	movs	r2, #1
 8001988:	2100      	movs	r1, #0
 800198a:	4822      	ldr	r0, [pc, #136]	; (8001a14 <BOOT_vInit+0xb0>)
 800198c:	f7ff f906 	bl	8000b9c <MGPIO_vSetPinMode>
	MGPIO_vSetPinOutputSpeed(ESP8266_RESET_PIN, MGPIO_LOW_SPEED);
 8001990:	2200      	movs	r2, #0
 8001992:	2100      	movs	r1, #0
 8001994:	481f      	ldr	r0, [pc, #124]	; (8001a14 <BOOT_vInit+0xb0>)
 8001996:	f7ff f949 	bl	8000c2c <MGPIO_vSetPinOutputSpeed>
	MGPIO_vSetPinOutputType(ESP8266_RESET_PIN, MGPIO_OUTPUT_TYPE_PP);
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	481d      	ldr	r0, [pc, #116]	; (8001a14 <BOOT_vInit+0xb0>)
 80019a0:	f7ff f921 	bl	8000be6 <MGPIO_vSetPinOutputType>
	MGPIO_vSetPinValue(ESP8266_RESET_PIN, MGPIO_OUTPUT_HIGH);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2100      	movs	r1, #0
 80019a8:	481a      	ldr	r0, [pc, #104]	; (8001a14 <BOOT_vInit+0xb0>)
 80019aa:	f7ff f99e 	bl	8000cea <MGPIO_vSetPinValue>
	MGPIO_vSetPinMode(ESP8266_USART_TX, MGPIO_MODE_ALTERNATE);
 80019ae:	2202      	movs	r2, #2
 80019b0:	2109      	movs	r1, #9
 80019b2:	4818      	ldr	r0, [pc, #96]	; (8001a14 <BOOT_vInit+0xb0>)
 80019b4:	f7ff f8f2 	bl	8000b9c <MGPIO_vSetPinMode>
	MGPIO_vSetPinMode(ESP8266_USART_RX, MGPIO_MODE_ALTERNATE);
 80019b8:	2202      	movs	r2, #2
 80019ba:	210a      	movs	r1, #10
 80019bc:	4815      	ldr	r0, [pc, #84]	; (8001a14 <BOOT_vInit+0xb0>)
 80019be:	f7ff f8ed 	bl	8000b9c <MGPIO_vSetPinMode>
	MGPIO_vSetPinAFDirection(ESP8266_USART_TX, ESP8266_USART_TX_AF);
 80019c2:	2207      	movs	r2, #7
 80019c4:	2109      	movs	r1, #9
 80019c6:	4813      	ldr	r0, [pc, #76]	; (8001a14 <BOOT_vInit+0xb0>)
 80019c8:	f7ff f955 	bl	8000c76 <MGPIO_vSetPinAFDirection>
	MGPIO_vSetPinAFDirection(ESP8266_USART_RX, ESP8266_USART_RX_AF);
 80019cc:	2207      	movs	r2, #7
 80019ce:	210a      	movs	r1, #10
 80019d0:	4810      	ldr	r0, [pc, #64]	; (8001a14 <BOOT_vInit+0xb0>)
 80019d2:	f7ff f950 	bl	8000c76 <MGPIO_vSetPinAFDirection>
	/* Initialize peripherals */
	MUSART_InitTypeDef uart = ESP8266_USART_INIT_STRUCTURE;
 80019d6:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <BOOT_vInit+0xb4>)
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	ca07      	ldmia	r2, {r0, r1, r2}
 80019dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	MUSART_ClockInitTypeDef uart_clock = {MUSART_DISABLE, 0, 0, 0};
 80019e0:	2300      	movs	r3, #0
 80019e2:	603b      	str	r3, [r7, #0]
	MUSART_vInit(ESP8266_USART, &uart, &uart_clock);
 80019e4:	463a      	mov	r2, r7
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	480c      	ldr	r0, [pc, #48]	; (8001a1c <BOOT_vInit+0xb8>)
 80019ec:	f7ff fae4 	bl	8000fb8 <MUSART_vInit>
	MUSART_vEnable(ESP8266_USART);
 80019f0:	480a      	ldr	r0, [pc, #40]	; (8001a1c <BOOT_vInit+0xb8>)
 80019f2:	f7ff fc19 	bl	8001228 <MUSART_vEnable>
	MUSART_vRxIntStatus(ESP8266_USART, MUSART_DISABLE);
 80019f6:	2100      	movs	r1, #0
 80019f8:	4808      	ldr	r0, [pc, #32]	; (8001a1c <BOOT_vInit+0xb8>)
 80019fa:	f7ff fcb7 	bl	800136c <MUSART_vRxIntStatus>
	MSTK_vInit();
 80019fe:	f7ff fa65 	bl	8000ecc <MSTK_vInit>
	MFMI_vInit();
 8001a02:	f7fe ffd7 	bl	80009b4 <MFMI_vInit>
	/* Initialize ESP8266 */
	BOOT_vInitESP();
 8001a06:	f7ff ff11 	bl	800182c <BOOT_vInitESP>
}
 8001a0a:	bf00      	nop
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40020000 	.word	0x40020000
 8001a18:	08002414 	.word	0x08002414
 8001a1c:	40011000 	.word	0x40011000

08001a20 <BOOT_vGetFirmwareStatusAndAddress>:
 * 1. Connects to a server using TCP protocol.
 * 2. Sends a request to retrieve firmware status.
 * 3. Parses the response to determine the status ('O' or 'N').
 * 4. Reads the firmware version/address from the response.
 */
void BOOT_vGetFirmwareStatusAndAddress(void) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
	u8 Local_u8Address[8] = {0};
 8001a26:	2300      	movs	r3, #0
 8001a28:	603b      	str	r3, [r7, #0]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	607b      	str	r3, [r7, #4]
	do {
		/* Connect using TCP protocol */
		do {
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001a2e:	4b8f      	ldr	r3, [pc, #572]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001a34:	4b8e      	ldr	r3, [pc, #568]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)CIPSTART);
 8001a3a:	4b8e      	ldr	r3, [pc, #568]	; (8001c74 <BOOT_vGetFirmwareStatusAndAddress+0x254>)
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	488e      	ldr	r0, [pc, #568]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001a40:	f7ff fc25 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001a44:	e038      	b.n	8001ab8 <BOOT_vGetFirmwareStatusAndAddress+0x98>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001a46:	498d      	ldr	r1, [pc, #564]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a48:	488b      	ldr	r0, [pc, #556]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001a4a:	f7ff fc3f 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }							/* 'b' means 'busy' --> reset the module   */
 8001a4e:	4b8b      	ldr	r3, [pc, #556]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b62      	cmp	r3, #98	; 0x62
 8001a54:	d102      	bne.n	8001a5c <BOOT_vGetFirmwareStatusAndAddress+0x3c>
 8001a56:	f7ff fee9 	bl	800182c <BOOT_vInitESP>
 8001a5a:	e031      	b.n	8001ac0 <BOOT_vGetFirmwareStatusAndAddress+0xa0>
				else if (BOOT_u8Buffer == 'O') {												/* if 'O', read next element               */
 8001a5c:	4b87      	ldr	r3, [pc, #540]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b4f      	cmp	r3, #79	; 0x4f
 8001a62:	d113      	bne.n	8001a8c <BOOT_vGetFirmwareStatusAndAddress+0x6c>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001a64:	4985      	ldr	r1, [pc, #532]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a66:	4884      	ldr	r0, [pc, #528]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001a68:	f7ff fc30 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }				/* 'K' means 'CONNECT\r\nOK' --> break     */
 8001a6c:	4b83      	ldr	r3, [pc, #524]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b4b      	cmp	r3, #75	; 0x4b
 8001a72:	d103      	bne.n	8001a7c <BOOT_vGetFirmwareStatusAndAddress+0x5c>
 8001a74:	4b7d      	ldr	r3, [pc, #500]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
 8001a7a:	e021      	b.n	8001ac0 <BOOT_vGetFirmwareStatusAndAddress+0xa0>
					else if (BOOT_u8Buffer == 'R') { BOOT_ContFlag = FAILED_TO_FETCH; break; }	/* 'R' means 'ERROR' --> connect again     */
 8001a7c:	4b7f      	ldr	r3, [pc, #508]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b52      	cmp	r3, #82	; 0x52
 8001a82:	d113      	bne.n	8001aac <BOOT_vGetFirmwareStatusAndAddress+0x8c>
 8001a84:	4b79      	ldr	r3, [pc, #484]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	e019      	b.n	8001ac0 <BOOT_vGetFirmwareStatusAndAddress+0xa0>
				}
				else if (BOOT_u8Buffer == 'Y') {												/* if 'Y', read next element               */
 8001a8c:	4b7b      	ldr	r3, [pc, #492]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b59      	cmp	r3, #89	; 0x59
 8001a92:	d10b      	bne.n	8001aac <BOOT_vGetFirmwareStatusAndAddress+0x8c>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001a94:	4979      	ldr	r1, [pc, #484]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a96:	4878      	ldr	r0, [pc, #480]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001a98:	f7ff fc18 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == ' ') { BOOT_ContFlag = CONTINUE; break; }				/* ' ' means 'ALREADY CONNECTED' --> break */
 8001a9c:	4b77      	ldr	r3, [pc, #476]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b20      	cmp	r3, #32
 8001aa2:	d103      	bne.n	8001aac <BOOT_vGetFirmwareStatusAndAddress+0x8c>
 8001aa4:	4b71      	ldr	r3, [pc, #452]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	701a      	strb	r2, [r3, #0]
 8001aaa:	e009      	b.n	8001ac0 <BOOT_vGetFirmwareStatusAndAddress+0xa0>
				}
				BOOT_u8TimeOut++;
 8001aac:	4b70      	ldr	r3, [pc, #448]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	4b6e      	ldr	r3, [pc, #440]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001ab6:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001ab8:	4b6d      	ldr	r3, [pc, #436]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b0e      	cmp	r3, #14
 8001abe:	d9c2      	bls.n	8001a46 <BOOT_vGetFirmwareStatusAndAddress+0x26>
			}
		} while(BOOT_ContFlag == FAILED_TO_FETCH);
 8001ac0:	4b6a      	ldr	r3, [pc, #424]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d0b2      	beq.n	8001a2e <BOOT_vGetFirmwareStatusAndAddress+0xe>
		/* TCP is now connected */
		do {
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001ac8:	4b68      	ldr	r3, [pc, #416]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001ace:	4b68      	ldr	r3, [pc, #416]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)"AT+CIPSEND=49\r\n");
 8001ad4:	496a      	ldr	r1, [pc, #424]	; (8001c80 <BOOT_vGetFirmwareStatusAndAddress+0x260>)
 8001ad6:	4868      	ldr	r0, [pc, #416]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001ad8:	f7ff fbd9 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001adc:	e028      	b.n	8001b30 <BOOT_vGetFirmwareStatusAndAddress+0x110>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001ade:	4967      	ldr	r1, [pc, #412]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001ae0:	4865      	ldr	r0, [pc, #404]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001ae2:	f7ff fbf3 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'v') { BOOT_ContFlag = CAN_NOT_SEND; break; }	/* 'v' means 'link is not valid' --> connect again */
 8001ae6:	4b65      	ldr	r3, [pc, #404]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b76      	cmp	r3, #118	; 0x76
 8001aec:	d103      	bne.n	8001af6 <BOOT_vGetFirmwareStatusAndAddress+0xd6>
 8001aee:	4b5f      	ldr	r3, [pc, #380]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001af0:	2202      	movs	r2, #2
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e020      	b.n	8001b38 <BOOT_vGetFirmwareStatusAndAddress+0x118>
				else if (BOOT_u8Buffer == 'O') {									/* if 'O', read next element                       */
 8001af6:	4b61      	ldr	r3, [pc, #388]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b4f      	cmp	r3, #79	; 0x4f
 8001afc:	d10b      	bne.n	8001b16 <BOOT_vGetFirmwareStatusAndAddress+0xf6>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001afe:	495f      	ldr	r1, [pc, #380]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b00:	485d      	ldr	r0, [pc, #372]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b02:	f7ff fbe3 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }	/* 'K' means '\r\nOK' --> break                    */
 8001b06:	4b5d      	ldr	r3, [pc, #372]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b4b      	cmp	r3, #75	; 0x4b
 8001b0c:	d10a      	bne.n	8001b24 <BOOT_vGetFirmwareStatusAndAddress+0x104>
 8001b0e:	4b57      	ldr	r3, [pc, #348]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
 8001b14:	e010      	b.n	8001b38 <BOOT_vGetFirmwareStatusAndAddress+0x118>
				} else if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }		/* 'b' means 'busy' --> reset the module           */
 8001b16:	4b59      	ldr	r3, [pc, #356]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b62      	cmp	r3, #98	; 0x62
 8001b1c:	d102      	bne.n	8001b24 <BOOT_vGetFirmwareStatusAndAddress+0x104>
 8001b1e:	f7ff fe85 	bl	800182c <BOOT_vInitESP>
 8001b22:	e009      	b.n	8001b38 <BOOT_vGetFirmwareStatusAndAddress+0x118>
				BOOT_u8TimeOut++;
 8001b24:	4b52      	ldr	r3, [pc, #328]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	4b50      	ldr	r3, [pc, #320]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001b2e:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001b30:	4b4f      	ldr	r3, [pc, #316]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b0e      	cmp	r3, #14
 8001b36:	d9d2      	bls.n	8001ade <BOOT_vGetFirmwareStatusAndAddress+0xbe>
			}
		} while (BOOT_ContFlag == FAILED_TO_FETCH);
 8001b38:	4b4c      	ldr	r3, [pc, #304]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0c3      	beq.n	8001ac8 <BOOT_vGetFirmwareStatusAndAddress+0xa8>
		/* Get status O or N */
		if (BOOT_ContFlag != CAN_NOT_SEND) {
 8001b40:	4b4a      	ldr	r3, [pc, #296]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d044      	beq.n	8001bd2 <BOOT_vGetFirmwareStatusAndAddress+0x1b2>
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001b48:	4b48      	ldr	r3, [pc, #288]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001b4e:	4b48      	ldr	r3, [pc, #288]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)"GET http://sobhhhh.freevar.com/FileSettings.txt\r\n");
 8001b54:	494b      	ldr	r1, [pc, #300]	; (8001c84 <BOOT_vGetFirmwareStatusAndAddress+0x264>)
 8001b56:	4848      	ldr	r0, [pc, #288]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b58:	f7ff fb99 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001b5c:	e035      	b.n	8001bca <BOOT_vGetFirmwareStatusAndAddress+0x1aa>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b5e:	4947      	ldr	r1, [pc, #284]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b60:	4845      	ldr	r0, [pc, #276]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b62:	f7ff fbb3 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == '+') {
 8001b66:	4b45      	ldr	r3, [pc, #276]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b2b      	cmp	r3, #43	; 0x2b
 8001b6c:	d127      	bne.n	8001bbe <BOOT_vGetFirmwareStatusAndAddress+0x19e>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b6e:	4943      	ldr	r1, [pc, #268]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b70:	4841      	ldr	r0, [pc, #260]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b72:	f7ff fbab 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b76:	4941      	ldr	r1, [pc, #260]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b78:	483f      	ldr	r0, [pc, #252]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b7a:	f7ff fba7 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b7e:	493f      	ldr	r1, [pc, #252]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b80:	483d      	ldr	r0, [pc, #244]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b82:	f7ff fba3 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b86:	493d      	ldr	r1, [pc, #244]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b88:	483b      	ldr	r0, [pc, #236]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b8a:	f7ff fb9f 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b8e:	493b      	ldr	r1, [pc, #236]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b90:	4839      	ldr	r0, [pc, #228]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b92:	f7ff fb9b 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b96:	4939      	ldr	r1, [pc, #228]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001b98:	4837      	ldr	r0, [pc, #220]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001b9a:	f7ff fb97 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001b9e:	4937      	ldr	r1, [pc, #220]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001ba0:	4835      	ldr	r0, [pc, #212]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001ba2:	f7ff fb93 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'N' || BOOT_u8Buffer == 'O') { BOOT_ContFlag = CONTINUE; break; }
 8001ba6:	4b35      	ldr	r3, [pc, #212]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b4e      	cmp	r3, #78	; 0x4e
 8001bac:	d003      	beq.n	8001bb6 <BOOT_vGetFirmwareStatusAndAddress+0x196>
 8001bae:	4b33      	ldr	r3, [pc, #204]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b4f      	cmp	r3, #79	; 0x4f
 8001bb4:	d103      	bne.n	8001bbe <BOOT_vGetFirmwareStatusAndAddress+0x19e>
 8001bb6:	4b2d      	ldr	r3, [pc, #180]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	e009      	b.n	8001bd2 <BOOT_vGetFirmwareStatusAndAddress+0x1b2>
				}
				BOOT_u8TimeOut++;
 8001bbe:	4b2c      	ldr	r3, [pc, #176]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4b2a      	ldr	r3, [pc, #168]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001bc8:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001bca:	4b29      	ldr	r3, [pc, #164]	; (8001c70 <BOOT_vGetFirmwareStatusAndAddress+0x250>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b0e      	cmp	r3, #14
 8001bd0:	d9c5      	bls.n	8001b5e <BOOT_vGetFirmwareStatusAndAddress+0x13e>
			}
		}
	} while (BOOT_ContFlag == FAILED_TO_FETCH || BOOT_ContFlag == CAN_NOT_SEND);
 8001bd2:	4b26      	ldr	r3, [pc, #152]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f43f af29 	beq.w	8001a2e <BOOT_vGetFirmwareStatusAndAddress+0xe>
 8001bdc:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <BOOT_vGetFirmwareStatusAndAddress+0x24c>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	f43f af24 	beq.w	8001a2e <BOOT_vGetFirmwareStatusAndAddress+0xe>
	/* If N --> new firmware, read the address */
	if (BOOT_u8Buffer == 'N') {
 8001be6:	4b25      	ldr	r3, [pc, #148]	; (8001c7c <BOOT_vGetFirmwareStatusAndAddress+0x25c>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b4e      	cmp	r3, #78	; 0x4e
 8001bec:	d13a      	bne.n	8001c64 <BOOT_vGetFirmwareStatusAndAddress+0x244>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[0]);
 8001bee:	463b      	mov	r3, r7
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4821      	ldr	r0, [pc, #132]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001bf4:	f7ff fb6a 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[0]);
 8001bf8:	463b      	mov	r3, r7
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	481e      	ldr	r0, [pc, #120]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001bfe:	f7ff fb65 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[1]);
 8001c02:	463b      	mov	r3, r7
 8001c04:	3301      	adds	r3, #1
 8001c06:	4619      	mov	r1, r3
 8001c08:	481b      	ldr	r0, [pc, #108]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c0a:	f7ff fb5f 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[2]);
 8001c0e:	463b      	mov	r3, r7
 8001c10:	3302      	adds	r3, #2
 8001c12:	4619      	mov	r1, r3
 8001c14:	4818      	ldr	r0, [pc, #96]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c16:	f7ff fb59 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[3]);
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	3303      	adds	r3, #3
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4815      	ldr	r0, [pc, #84]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c22:	f7ff fb53 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[4]);
 8001c26:	463b      	mov	r3, r7
 8001c28:	3304      	adds	r3, #4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4812      	ldr	r0, [pc, #72]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c2e:	f7ff fb4d 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[5]);
 8001c32:	463b      	mov	r3, r7
 8001c34:	3305      	adds	r3, #5
 8001c36:	4619      	mov	r1, r3
 8001c38:	480f      	ldr	r0, [pc, #60]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c3a:	f7ff fb47 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[6]);
 8001c3e:	463b      	mov	r3, r7
 8001c40:	3306      	adds	r3, #6
 8001c42:	4619      	mov	r1, r3
 8001c44:	480c      	ldr	r0, [pc, #48]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c46:	f7ff fb41 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &Local_u8Address[7]);
 8001c4a:	463b      	mov	r3, r7
 8001c4c:	3307      	adds	r3, #7
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4809      	ldr	r0, [pc, #36]	; (8001c78 <BOOT_vGetFirmwareStatusAndAddress+0x258>)
 8001c52:	f7ff fb3b 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
		BOOT_u32Address = SHPR_u32ParseAddress(Local_u8Address);
 8001c56:	463b      	mov	r3, r7
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fbf1 	bl	8001440 <SHPR_u32ParseAddress>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	4a09      	ldr	r2, [pc, #36]	; (8001c88 <BOOT_vGetFirmwareStatusAndAddress+0x268>)
 8001c62:	6013      	str	r3, [r2, #0]
	}
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000089 	.word	0x20000089
 8001c70:	2000008a 	.word	0x2000008a
 8001c74:	080023d4 	.word	0x080023d4
 8001c78:	40011000 	.word	0x40011000
 8001c7c:	20000088 	.word	0x20000088
 8001c80:	08002420 	.word	0x08002420
 8001c84:	08002430 	.word	0x08002430
 8001c88:	2000008c 	.word	0x2000008c

08001c8c <BOOT_vReceiveDataRecord>:
 * 5. Stores the received data record in BOOT_u8DataRecord.
 *
 * If the module indicates 'busy' or 'link is not valid' during the process, it resets the module.
 * This function communicates with the ESP8266 module using USART.
 */
void BOOT_vReceiveDataRecord(void) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
	do {
		/* Connect using TCP protocol */
		do {
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001c90:	4b71      	ldr	r3, [pc, #452]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001c96:	4b71      	ldr	r3, [pc, #452]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)CIPSTART);
 8001c9c:	4b70      	ldr	r3, [pc, #448]	; (8001e60 <BOOT_vReceiveDataRecord+0x1d4>)
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4870      	ldr	r0, [pc, #448]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001ca2:	f7ff faf4 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001ca6:	e038      	b.n	8001d1a <BOOT_vReceiveDataRecord+0x8e>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001ca8:	496f      	ldr	r1, [pc, #444]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001caa:	486e      	ldr	r0, [pc, #440]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001cac:	f7ff fb0e 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }							/* 'b' means 'busy' --> reset the module   */
 8001cb0:	4b6d      	ldr	r3, [pc, #436]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b62      	cmp	r3, #98	; 0x62
 8001cb6:	d102      	bne.n	8001cbe <BOOT_vReceiveDataRecord+0x32>
 8001cb8:	f7ff fdb8 	bl	800182c <BOOT_vInitESP>
 8001cbc:	e031      	b.n	8001d22 <BOOT_vReceiveDataRecord+0x96>
				else if (BOOT_u8Buffer == 'O') {												/* if 'O', read next element               */
 8001cbe:	4b6a      	ldr	r3, [pc, #424]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b4f      	cmp	r3, #79	; 0x4f
 8001cc4:	d113      	bne.n	8001cee <BOOT_vReceiveDataRecord+0x62>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001cc6:	4968      	ldr	r1, [pc, #416]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001cc8:	4866      	ldr	r0, [pc, #408]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001cca:	f7ff faff 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }				/* 'K' means 'CONNECT\r\nOK' --> break     */
 8001cce:	4b66      	ldr	r3, [pc, #408]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2b4b      	cmp	r3, #75	; 0x4b
 8001cd4:	d103      	bne.n	8001cde <BOOT_vReceiveDataRecord+0x52>
 8001cd6:	4b60      	ldr	r3, [pc, #384]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	701a      	strb	r2, [r3, #0]
 8001cdc:	e021      	b.n	8001d22 <BOOT_vReceiveDataRecord+0x96>
					else if (BOOT_u8Buffer == 'R') {BOOT_ContFlag = FAILED_TO_FETCH ; break; }	/* 'R' means 'ERROR' --> connect again     */
 8001cde:	4b62      	ldr	r3, [pc, #392]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b52      	cmp	r3, #82	; 0x52
 8001ce4:	d113      	bne.n	8001d0e <BOOT_vReceiveDataRecord+0x82>
 8001ce6:	4b5c      	ldr	r3, [pc, #368]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
 8001cec:	e019      	b.n	8001d22 <BOOT_vReceiveDataRecord+0x96>
				} else if (BOOT_u8Buffer == 'Y') {												/* if 'Y', read next element               */
 8001cee:	4b5e      	ldr	r3, [pc, #376]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b59      	cmp	r3, #89	; 0x59
 8001cf4:	d10b      	bne.n	8001d0e <BOOT_vReceiveDataRecord+0x82>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001cf6:	495c      	ldr	r1, [pc, #368]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001cf8:	485a      	ldr	r0, [pc, #360]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001cfa:	f7ff fae7 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == ' ') { BOOT_ContFlag = CONTINUE; break; }				/* ' ' neans 'ALREADY CONNECTED' --> break */
 8001cfe:	4b5a      	ldr	r3, [pc, #360]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b20      	cmp	r3, #32
 8001d04:	d103      	bne.n	8001d0e <BOOT_vReceiveDataRecord+0x82>
 8001d06:	4b54      	ldr	r3, [pc, #336]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	701a      	strb	r2, [r3, #0]
 8001d0c:	e009      	b.n	8001d22 <BOOT_vReceiveDataRecord+0x96>
				}
				BOOT_u8TimeOut++;
 8001d0e:	4b53      	ldr	r3, [pc, #332]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	3301      	adds	r3, #1
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4b51      	ldr	r3, [pc, #324]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001d18:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001d1a:	4b50      	ldr	r3, [pc, #320]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b0e      	cmp	r3, #14
 8001d20:	d9c2      	bls.n	8001ca8 <BOOT_vReceiveDataRecord+0x1c>
			}
		} while(BOOT_ContFlag == FAILED_TO_FETCH);
 8001d22:	4b4d      	ldr	r3, [pc, #308]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0b2      	beq.n	8001c90 <BOOT_vReceiveDataRecord+0x4>
		/* TCP is now connected */
		do {
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001d2a:	4b4b      	ldr	r3, [pc, #300]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001d30:	4b4a      	ldr	r3, [pc, #296]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
			if (BOOT_u8CounterD2 != '0')      { MUSART_vTransmitString(ESP8266_USART,(u8*)"AT+CIPSEND=52\r\n"); }
 8001d36:	4b4d      	ldr	r3, [pc, #308]	; (8001e6c <BOOT_vReceiveDataRecord+0x1e0>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b30      	cmp	r3, #48	; 0x30
 8001d3c:	d004      	beq.n	8001d48 <BOOT_vReceiveDataRecord+0xbc>
 8001d3e:	494c      	ldr	r1, [pc, #304]	; (8001e70 <BOOT_vReceiveDataRecord+0x1e4>)
 8001d40:	4848      	ldr	r0, [pc, #288]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001d42:	f7ff faa4 	bl	800128e <MUSART_vTransmitString>
 8001d46:	e036      	b.n	8001db6 <BOOT_vReceiveDataRecord+0x12a>
			else if (BOOT_u8CounterD1 != '0') { MUSART_vTransmitString(ESP8266_USART,(u8*)"AT+CIPSEND=51\r\n"); }
 8001d48:	4b4a      	ldr	r3, [pc, #296]	; (8001e74 <BOOT_vReceiveDataRecord+0x1e8>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b30      	cmp	r3, #48	; 0x30
 8001d4e:	d004      	beq.n	8001d5a <BOOT_vReceiveDataRecord+0xce>
 8001d50:	4949      	ldr	r1, [pc, #292]	; (8001e78 <BOOT_vReceiveDataRecord+0x1ec>)
 8001d52:	4844      	ldr	r0, [pc, #272]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001d54:	f7ff fa9b 	bl	800128e <MUSART_vTransmitString>
 8001d58:	e02d      	b.n	8001db6 <BOOT_vReceiveDataRecord+0x12a>
			else 							  { MUSART_vTransmitString(ESP8266_USART,(u8*)"AT+CIPSEND=50\r\n"); }
 8001d5a:	4948      	ldr	r1, [pc, #288]	; (8001e7c <BOOT_vReceiveDataRecord+0x1f0>)
 8001d5c:	4841      	ldr	r0, [pc, #260]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001d5e:	f7ff fa96 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001d62:	e028      	b.n	8001db6 <BOOT_vReceiveDataRecord+0x12a>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001d64:	4940      	ldr	r1, [pc, #256]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d66:	483f      	ldr	r0, [pc, #252]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001d68:	f7ff fab0 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'v') { BOOT_ContFlag = CAN_NOT_SEND; break; }		/* 'v' means 'link is not valid' --> connect again */
 8001d6c:	4b3e      	ldr	r3, [pc, #248]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b76      	cmp	r3, #118	; 0x76
 8001d72:	d103      	bne.n	8001d7c <BOOT_vReceiveDataRecord+0xf0>
 8001d74:	4b38      	ldr	r3, [pc, #224]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001d76:	2202      	movs	r2, #2
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	e020      	b.n	8001dbe <BOOT_vReceiveDataRecord+0x132>
				else if (BOOT_u8Buffer == 'O') {										/* if 'O', read next element                       */
 8001d7c:	4b3a      	ldr	r3, [pc, #232]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b4f      	cmp	r3, #79	; 0x4f
 8001d82:	d10b      	bne.n	8001d9c <BOOT_vReceiveDataRecord+0x110>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001d84:	4938      	ldr	r1, [pc, #224]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d86:	4837      	ldr	r0, [pc, #220]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001d88:	f7ff faa0 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }		/* 'K' means '\r\nOK' --> break                    */
 8001d8c:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b4b      	cmp	r3, #75	; 0x4b
 8001d92:	d10a      	bne.n	8001daa <BOOT_vReceiveDataRecord+0x11e>
 8001d94:	4b30      	ldr	r3, [pc, #192]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	701a      	strb	r2, [r3, #0]
 8001d9a:	e010      	b.n	8001dbe <BOOT_vReceiveDataRecord+0x132>
				} else if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }			/* 'b' means 'busy' --> reset the module           */
 8001d9c:	4b32      	ldr	r3, [pc, #200]	; (8001e68 <BOOT_vReceiveDataRecord+0x1dc>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b62      	cmp	r3, #98	; 0x62
 8001da2:	d102      	bne.n	8001daa <BOOT_vReceiveDataRecord+0x11e>
 8001da4:	f7ff fd42 	bl	800182c <BOOT_vInitESP>
 8001da8:	e009      	b.n	8001dbe <BOOT_vReceiveDataRecord+0x132>
				BOOT_u8TimeOut++;
 8001daa:	4b2c      	ldr	r3, [pc, #176]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	3301      	adds	r3, #1
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001db4:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001db6:	4b29      	ldr	r3, [pc, #164]	; (8001e5c <BOOT_vReceiveDataRecord+0x1d0>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b0e      	cmp	r3, #14
 8001dbc:	d9d2      	bls.n	8001d64 <BOOT_vReceiveDataRecord+0xd8>
			}
		} while (BOOT_ContFlag == FAILED_TO_FETCH);
 8001dbe:	4b26      	ldr	r3, [pc, #152]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d0b1      	beq.n	8001d2a <BOOT_vReceiveDataRecord+0x9e>
		if (BOOT_ContFlag != CAN_NOT_SEND) {
 8001dc6:	4b24      	ldr	r3, [pc, #144]	; (8001e58 <BOOT_vReceiveDataRecord+0x1cc>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d039      	beq.n	8001e42 <BOOT_vReceiveDataRecord+0x1b6>
			MUSART_vTransmitString(ESP8266_USART,(u8*)"GET http://sobhhhh.freevar.com/script.php?line=");
 8001dce:	492c      	ldr	r1, [pc, #176]	; (8001e80 <BOOT_vReceiveDataRecord+0x1f4>)
 8001dd0:	4824      	ldr	r0, [pc, #144]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001dd2:	f7ff fa5c 	bl	800128e <MUSART_vTransmitString>
		    if (BOOT_u8CounterD2 != '0') { /* 3 digits */
 8001dd6:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <BOOT_vReceiveDataRecord+0x1e0>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b30      	cmp	r3, #48	; 0x30
 8001ddc:	d012      	beq.n	8001e04 <BOOT_vReceiveDataRecord+0x178>
		    	MUSART_vTransmitByte(ESP8266_USART, BOOT_u8CounterD2);
 8001dde:	4b23      	ldr	r3, [pc, #140]	; (8001e6c <BOOT_vReceiveDataRecord+0x1e0>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	4619      	mov	r1, r3
 8001de4:	481f      	ldr	r0, [pc, #124]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001de6:	f7ff fa2f 	bl	8001248 <MUSART_vTransmitByte>
		        MUSART_vTransmitByte(ESP8266_USART, BOOT_u8CounterD1);
 8001dea:	4b22      	ldr	r3, [pc, #136]	; (8001e74 <BOOT_vReceiveDataRecord+0x1e8>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4619      	mov	r1, r3
 8001df0:	481c      	ldr	r0, [pc, #112]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001df2:	f7ff fa29 	bl	8001248 <MUSART_vTransmitByte>
		        MUSART_vTransmitByte(ESP8266_USART, BOOT_u8CounterD0);
 8001df6:	4b23      	ldr	r3, [pc, #140]	; (8001e84 <BOOT_vReceiveDataRecord+0x1f8>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4819      	ldr	r0, [pc, #100]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001dfe:	f7ff fa23 	bl	8001248 <MUSART_vTransmitByte>
 8001e02:	e016      	b.n	8001e32 <BOOT_vReceiveDataRecord+0x1a6>
		    } else if (BOOT_u8CounterD1 != '0') { /* 2 digits */
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <BOOT_vReceiveDataRecord+0x1e8>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b30      	cmp	r3, #48	; 0x30
 8001e0a:	d00c      	beq.n	8001e26 <BOOT_vReceiveDataRecord+0x19a>
		    	MUSART_vTransmitByte(ESP8266_USART, BOOT_u8CounterD1);
 8001e0c:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <BOOT_vReceiveDataRecord+0x1e8>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	4619      	mov	r1, r3
 8001e12:	4814      	ldr	r0, [pc, #80]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001e14:	f7ff fa18 	bl	8001248 <MUSART_vTransmitByte>
		        MUSART_vTransmitByte(ESP8266_USART, BOOT_u8CounterD0);
 8001e18:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <BOOT_vReceiveDataRecord+0x1f8>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4811      	ldr	r0, [pc, #68]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001e20:	f7ff fa12 	bl	8001248 <MUSART_vTransmitByte>
 8001e24:	e005      	b.n	8001e32 <BOOT_vReceiveDataRecord+0x1a6>
		    } else { /* 1 digit */
		    	MUSART_vTransmitByte(ESP8266_USART, BOOT_u8CounterD0);
 8001e26:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <BOOT_vReceiveDataRecord+0x1f8>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	480d      	ldr	r0, [pc, #52]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001e2e:	f7ff fa0b 	bl	8001248 <MUSART_vTransmitByte>
		    }
		    MUSART_vTransmitString(ESP8266_USART,(u8*)"\r\n");
 8001e32:	4915      	ldr	r1, [pc, #84]	; (8001e88 <BOOT_vReceiveDataRecord+0x1fc>)
 8001e34:	480b      	ldr	r0, [pc, #44]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001e36:	f7ff fa2a 	bl	800128e <MUSART_vTransmitString>
		    /* Receive the data records */
		    MUSART_vReceiveStringSynchBlocking(ESP8266_USART, BOOT_u8DataRecord);
 8001e3a:	4914      	ldr	r1, [pc, #80]	; (8001e8c <BOOT_vReceiveDataRecord+0x200>)
 8001e3c:	4809      	ldr	r0, [pc, #36]	; (8001e64 <BOOT_vReceiveDataRecord+0x1d8>)
 8001e3e:	f7ff fa71 	bl	8001324 <MUSART_vReceiveStringSynchBlocking>
		}
	} while (BOOT_u8DataRecord[21] != ':' && BOOT_u8DataRecord[22] != ':');
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <BOOT_vReceiveDataRecord+0x200>)
 8001e44:	7d5b      	ldrb	r3, [r3, #21]
 8001e46:	2b3a      	cmp	r3, #58	; 0x3a
 8001e48:	d004      	beq.n	8001e54 <BOOT_vReceiveDataRecord+0x1c8>
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <BOOT_vReceiveDataRecord+0x200>)
 8001e4c:	7d9b      	ldrb	r3, [r3, #22]
 8001e4e:	2b3a      	cmp	r3, #58	; 0x3a
 8001e50:	f47f af1e 	bne.w	8001c90 <BOOT_vReceiveDataRecord+0x4>
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000089 	.word	0x20000089
 8001e5c:	2000008a 	.word	0x2000008a
 8001e60:	080023d4 	.word	0x080023d4
 8001e64:	40011000 	.word	0x40011000
 8001e68:	20000088 	.word	0x20000088
 8001e6c:	20000002 	.word	0x20000002
 8001e70:	08002464 	.word	0x08002464
 8001e74:	20000001 	.word	0x20000001
 8001e78:	08002474 	.word	0x08002474
 8001e7c:	08002484 	.word	0x08002484
 8001e80:	08002494 	.word	0x08002494
 8001e84:	20000000 	.word	0x20000000
 8001e88:	080024c4 	.word	0x080024c4
 8001e8c:	20000090 	.word	0x20000090

08001e90 <BOOT_vCloseConnection>:
 * - "busy": Indicates the module is currently busy.
 *
 * If the response is "OK" or "ERROR", BOOT_u8ContFlag is set to 1 to exit the loop and complete the function.
 * If the response is "busy", the function resets the ESP8266 module using BOOT_vInitESP().
 */
void BOOT_vCloseConnection(void) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	do {
		BOOT_ContFlag = FAILED_TO_FETCH;
 8001e94:	4b23      	ldr	r3, [pc, #140]	; (8001f24 <BOOT_vCloseConnection+0x94>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	701a      	strb	r2, [r3, #0]
		BOOT_u8TimeOut = 0;
 8001e9a:	4b23      	ldr	r3, [pc, #140]	; (8001f28 <BOOT_vCloseConnection+0x98>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
		MUSART_vTransmitString(ESP8266_USART, (u8*)"AT+CIPCLOSE\r\n");
 8001ea0:	4922      	ldr	r1, [pc, #136]	; (8001f2c <BOOT_vCloseConnection+0x9c>)
 8001ea2:	4823      	ldr	r0, [pc, #140]	; (8001f30 <BOOT_vCloseConnection+0xa0>)
 8001ea4:	f7ff f9f3 	bl	800128e <MUSART_vTransmitString>
	    /* Read buffer */
	    while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001ea8:	e030      	b.n	8001f0c <BOOT_vCloseConnection+0x7c>
	    	MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001eaa:	4922      	ldr	r1, [pc, #136]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001eac:	4820      	ldr	r0, [pc, #128]	; (8001f30 <BOOT_vCloseConnection+0xa0>)
 8001eae:	f7ff fa0d 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
	    	if (BOOT_u8Buffer == 'O') {												/* if 'O', read Next Element             */
 8001eb2:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b4f      	cmp	r3, #79	; 0x4f
 8001eb8:	d10b      	bne.n	8001ed2 <BOOT_vCloseConnection+0x42>
	    		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001eba:	491e      	ldr	r1, [pc, #120]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001ebc:	481c      	ldr	r0, [pc, #112]	; (8001f30 <BOOT_vCloseConnection+0xa0>)
 8001ebe:	f7ff fa05 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
	    		if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }		/* 'K' means '\r\nOK' --> break          */
 8001ec2:	4b1c      	ldr	r3, [pc, #112]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	2b4b      	cmp	r3, #75	; 0x4b
 8001ec8:	d11a      	bne.n	8001f00 <BOOT_vCloseConnection+0x70>
 8001eca:	4b16      	ldr	r3, [pc, #88]	; (8001f24 <BOOT_vCloseConnection+0x94>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]
 8001ed0:	e020      	b.n	8001f14 <BOOT_vCloseConnection+0x84>
	    	} else if (BOOT_u8Buffer == 'E') {										/* if 'E', read next element             */
 8001ed2:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b45      	cmp	r3, #69	; 0x45
 8001ed8:	d10b      	bne.n	8001ef2 <BOOT_vCloseConnection+0x62>
	    		MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001eda:	4916      	ldr	r1, [pc, #88]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001edc:	4814      	ldr	r0, [pc, #80]	; (8001f30 <BOOT_vCloseConnection+0xa0>)
 8001ede:	f7ff f9f5 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
	    		if (BOOT_u8Buffer == 'R') { BOOT_ContFlag = CONTINUE; break; }		/* 'R' means '\r\nERROR' --> break       */
 8001ee2:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2b52      	cmp	r3, #82	; 0x52
 8001ee8:	d10a      	bne.n	8001f00 <BOOT_vCloseConnection+0x70>
 8001eea:	4b0e      	ldr	r3, [pc, #56]	; (8001f24 <BOOT_vCloseConnection+0x94>)
 8001eec:	2201      	movs	r2, #1
 8001eee:	701a      	strb	r2, [r3, #0]
 8001ef0:	e010      	b.n	8001f14 <BOOT_vCloseConnection+0x84>
	    	} else if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }			/* 'b' means 'busy' --> reset the module */
 8001ef2:	4b10      	ldr	r3, [pc, #64]	; (8001f34 <BOOT_vCloseConnection+0xa4>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b62      	cmp	r3, #98	; 0x62
 8001ef8:	d102      	bne.n	8001f00 <BOOT_vCloseConnection+0x70>
 8001efa:	f7ff fc97 	bl	800182c <BOOT_vInitESP>
 8001efe:	e009      	b.n	8001f14 <BOOT_vCloseConnection+0x84>
	    	BOOT_u8TimeOut++;
 8001f00:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <BOOT_vCloseConnection+0x98>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	3301      	adds	r3, #1
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <BOOT_vCloseConnection+0x98>)
 8001f0a:	701a      	strb	r2, [r3, #0]
	    while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <BOOT_vCloseConnection+0x98>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b0e      	cmp	r3, #14
 8001f12:	d9ca      	bls.n	8001eaa <BOOT_vCloseConnection+0x1a>
	    }
	} while (BOOT_ContFlag == FAILED_TO_FETCH);
 8001f14:	4b03      	ldr	r3, [pc, #12]	; (8001f24 <BOOT_vCloseConnection+0x94>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0bb      	beq.n	8001e94 <BOOT_vCloseConnection+0x4>
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000089 	.word	0x20000089
 8001f28:	2000008a 	.word	0x2000008a
 8001f2c:	080024c8 	.word	0x080024c8
 8001f30:	40011000 	.word	0x40011000
 8001f34:	20000088 	.word	0x20000088

08001f38 <BOOT_vUpdateFirmwareStatus>:
 * 5. Closes the TCP connection once the firmware status update process is complete.
 *
 * If the ESP8266 module indicates 'busy' or 'link is not valid' during the process,
 * the module is reset using BOOT_vInitESP().
 */
void BOOT_vUpdateFirmwareStatus(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	do {
		/* Connect using TCP protocol */
		do {
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001f3c:	4b61      	ldr	r3, [pc, #388]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001f42:	4b61      	ldr	r3, [pc, #388]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)CIPSTART);
 8001f48:	4b60      	ldr	r3, [pc, #384]	; (80020cc <BOOT_vUpdateFirmwareStatus+0x194>)
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4860      	ldr	r0, [pc, #384]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8001f4e:	f7ff f99e 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001f52:	e030      	b.n	8001fb6 <BOOT_vUpdateFirmwareStatus+0x7e>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001f54:	495f      	ldr	r1, [pc, #380]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f56:	485e      	ldr	r0, [pc, #376]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8001f58:	f7ff f9b8 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }					/* 'b' means 'busy' --> reset the module   */
 8001f5c:	4b5d      	ldr	r3, [pc, #372]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b62      	cmp	r3, #98	; 0x62
 8001f62:	d102      	bne.n	8001f6a <BOOT_vUpdateFirmwareStatus+0x32>
 8001f64:	f7ff fc62 	bl	800182c <BOOT_vInitESP>
 8001f68:	e029      	b.n	8001fbe <BOOT_vUpdateFirmwareStatus+0x86>
				else if (BOOT_u8Buffer == 'O') {										/* if 'O', read next element			   */
 8001f6a:	4b5a      	ldr	r3, [pc, #360]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b4f      	cmp	r3, #79	; 0x4f
 8001f70:	d10b      	bne.n	8001f8a <BOOT_vUpdateFirmwareStatus+0x52>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001f72:	4958      	ldr	r1, [pc, #352]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f74:	4856      	ldr	r0, [pc, #344]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8001f76:	f7ff f9a9 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }		/* 'K' means 'CONNECT\r\nOK' --> break     */
 8001f7a:	4b56      	ldr	r3, [pc, #344]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2b4b      	cmp	r3, #75	; 0x4b
 8001f80:	d113      	bne.n	8001faa <BOOT_vUpdateFirmwareStatus+0x72>
 8001f82:	4b50      	ldr	r3, [pc, #320]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]
 8001f88:	e019      	b.n	8001fbe <BOOT_vUpdateFirmwareStatus+0x86>
				} else if (BOOT_u8Buffer == 'Y') {										/* if 'Y', read next element			   */
 8001f8a:	4b52      	ldr	r3, [pc, #328]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b59      	cmp	r3, #89	; 0x59
 8001f90:	d10b      	bne.n	8001faa <BOOT_vUpdateFirmwareStatus+0x72>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001f92:	4950      	ldr	r1, [pc, #320]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f94:	484e      	ldr	r0, [pc, #312]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8001f96:	f7ff f999 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == ' ') { BOOT_ContFlag = CONTINUE; break; }		/* ' ' means 'ALREADY CONNECTED' --> break */
 8001f9a:	4b4e      	ldr	r3, [pc, #312]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b20      	cmp	r3, #32
 8001fa0:	d103      	bne.n	8001faa <BOOT_vUpdateFirmwareStatus+0x72>
 8001fa2:	4b48      	ldr	r3, [pc, #288]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	701a      	strb	r2, [r3, #0]
 8001fa8:	e009      	b.n	8001fbe <BOOT_vUpdateFirmwareStatus+0x86>
				}
				BOOT_u8TimeOut++;
 8001faa:	4b47      	ldr	r3, [pc, #284]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	4b45      	ldr	r3, [pc, #276]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8001fb4:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001fb6:	4b44      	ldr	r3, [pc, #272]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b0e      	cmp	r3, #14
 8001fbc:	d9ca      	bls.n	8001f54 <BOOT_vUpdateFirmwareStatus+0x1c>
			}
		} while(BOOT_ContFlag == FAILED_TO_FETCH);
 8001fbe:	4b41      	ldr	r3, [pc, #260]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0ba      	beq.n	8001f3c <BOOT_vUpdateFirmwareStatus+0x4>
		/* TCP is now connected */
		do {
			BOOT_ContFlag = FAILED_TO_FETCH;
 8001fc6:	4b3f      	ldr	r3, [pc, #252]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 8001fcc:	4b3e      	ldr	r3, [pc, #248]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)"AT+CIPSEND=49\r\n");
 8001fd2:	4941      	ldr	r1, [pc, #260]	; (80020d8 <BOOT_vUpdateFirmwareStatus+0x1a0>)
 8001fd4:	483e      	ldr	r0, [pc, #248]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8001fd6:	f7ff f95a 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 8001fda:	e028      	b.n	800202e <BOOT_vUpdateFirmwareStatus+0xf6>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001fdc:	493d      	ldr	r1, [pc, #244]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001fde:	483c      	ldr	r0, [pc, #240]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8001fe0:	f7ff f974 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'v') { BOOT_ContFlag = CAN_NOT_SEND; break; }	/* 'v' means 'link is not valid' --> connect again */
 8001fe4:	4b3b      	ldr	r3, [pc, #236]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b76      	cmp	r3, #118	; 0x76
 8001fea:	d103      	bne.n	8001ff4 <BOOT_vUpdateFirmwareStatus+0xbc>
 8001fec:	4b35      	ldr	r3, [pc, #212]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8001fee:	2202      	movs	r2, #2
 8001ff0:	701a      	strb	r2, [r3, #0]
 8001ff2:	e020      	b.n	8002036 <BOOT_vUpdateFirmwareStatus+0xfe>
				else if (BOOT_u8Buffer == 'O') {									/* if 'O', read next element					   */
 8001ff4:	4b37      	ldr	r3, [pc, #220]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b4f      	cmp	r3, #79	; 0x4f
 8001ffa:	d10b      	bne.n	8002014 <BOOT_vUpdateFirmwareStatus+0xdc>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 8001ffc:	4935      	ldr	r1, [pc, #212]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8001ffe:	4834      	ldr	r0, [pc, #208]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8002000:	f7ff f964 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }	/* 'K' means '\r\nOK' --> break					   */
 8002004:	4b33      	ldr	r3, [pc, #204]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b4b      	cmp	r3, #75	; 0x4b
 800200a:	d10a      	bne.n	8002022 <BOOT_vUpdateFirmwareStatus+0xea>
 800200c:	4b2d      	ldr	r3, [pc, #180]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 800200e:	2201      	movs	r2, #1
 8002010:	701a      	strb	r2, [r3, #0]
 8002012:	e010      	b.n	8002036 <BOOT_vUpdateFirmwareStatus+0xfe>
				}  else if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }		/* 'b' means 'busy' --> reset the module		   */
 8002014:	4b2f      	ldr	r3, [pc, #188]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b62      	cmp	r3, #98	; 0x62
 800201a:	d102      	bne.n	8002022 <BOOT_vUpdateFirmwareStatus+0xea>
 800201c:	f7ff fc06 	bl	800182c <BOOT_vInitESP>
 8002020:	e009      	b.n	8002036 <BOOT_vUpdateFirmwareStatus+0xfe>
				BOOT_u8TimeOut++;
 8002022:	4b29      	ldr	r3, [pc, #164]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	3301      	adds	r3, #1
 8002028:	b2da      	uxtb	r2, r3
 800202a:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 800202c:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 800202e:	4b26      	ldr	r3, [pc, #152]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b0e      	cmp	r3, #14
 8002034:	d9d2      	bls.n	8001fdc <BOOT_vUpdateFirmwareStatus+0xa4>
			}
		} while (BOOT_ContFlag == 0);
 8002036:	4b23      	ldr	r3, [pc, #140]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d0c3      	beq.n	8001fc6 <BOOT_vUpdateFirmwareStatus+0x8e>
		/* Length is now sent, start sending data */
		if (BOOT_ContFlag != CAN_NOT_SEND) {
 800203e:	4b21      	ldr	r3, [pc, #132]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d02f      	beq.n	80020a6 <BOOT_vUpdateFirmwareStatus+0x16e>
			BOOT_ContFlag = FAILED_TO_FETCH;
 8002046:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 8002048:	2200      	movs	r2, #0
 800204a:	701a      	strb	r2, [r3, #0]
			BOOT_u8TimeOut = 0;
 800204c:	4b1e      	ldr	r3, [pc, #120]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
			MUSART_vTransmitString(ESP8266_USART,(u8*)"GET http://sobhhhh.freevar.com/script.php?end\r\n");
 8002052:	4922      	ldr	r1, [pc, #136]	; (80020dc <BOOT_vUpdateFirmwareStatus+0x1a4>)
 8002054:	481e      	ldr	r0, [pc, #120]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8002056:	f7ff f91a 	bl	800128e <MUSART_vTransmitString>
			/* Read the buffer */
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 800205a:	e020      	b.n	800209e <BOOT_vUpdateFirmwareStatus+0x166>
				MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 800205c:	491d      	ldr	r1, [pc, #116]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 800205e:	481c      	ldr	r0, [pc, #112]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8002060:	f7ff f934 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
				if (BOOT_u8Buffer == 'O') {												/* if 'O', read next element             */
 8002064:	4b1b      	ldr	r3, [pc, #108]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b4f      	cmp	r3, #79	; 0x4f
 800206a:	d10b      	bne.n	8002084 <BOOT_vUpdateFirmwareStatus+0x14c>
					MUSART_u8ReceiveByteSynchBlocking(ESP8266_USART, &BOOT_u8Buffer);
 800206c:	4919      	ldr	r1, [pc, #100]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 800206e:	4818      	ldr	r0, [pc, #96]	; (80020d0 <BOOT_vUpdateFirmwareStatus+0x198>)
 8002070:	f7ff f92c 	bl	80012cc <MUSART_u8ReceiveByteSynchBlocking>
					if (BOOT_u8Buffer == 'K') { BOOT_ContFlag = CONTINUE; break; }		/* 'K' means '\r\nOK' --> break          */
 8002074:	4b17      	ldr	r3, [pc, #92]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b4b      	cmp	r3, #75	; 0x4b
 800207a:	d10a      	bne.n	8002092 <BOOT_vUpdateFirmwareStatus+0x15a>
 800207c:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
 8002082:	e010      	b.n	80020a6 <BOOT_vUpdateFirmwareStatus+0x16e>
				}  else if (BOOT_u8Buffer == 'b') { BOOT_vInitESP(); break; }			/* 'b' means 'busy' --> reset the module */
 8002084:	4b13      	ldr	r3, [pc, #76]	; (80020d4 <BOOT_vUpdateFirmwareStatus+0x19c>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b62      	cmp	r3, #98	; 0x62
 800208a:	d102      	bne.n	8002092 <BOOT_vUpdateFirmwareStatus+0x15a>
 800208c:	f7ff fbce 	bl	800182c <BOOT_vInitESP>
 8002090:	e009      	b.n	80020a6 <BOOT_vUpdateFirmwareStatus+0x16e>
				BOOT_u8TimeOut++;
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	3301      	adds	r3, #1
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 800209c:	701a      	strb	r2, [r3, #0]
			while (BOOT_u8TimeOut < BOOT_THRESHOLD_VALUE) {
 800209e:	4b0a      	ldr	r3, [pc, #40]	; (80020c8 <BOOT_vUpdateFirmwareStatus+0x190>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b0e      	cmp	r3, #14
 80020a4:	d9da      	bls.n	800205c <BOOT_vUpdateFirmwareStatus+0x124>
			}
		}
	} while (BOOT_ContFlag == FAILED_TO_FETCH || BOOT_ContFlag == CAN_NOT_SEND);
 80020a6:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	f43f af46 	beq.w	8001f3c <BOOT_vUpdateFirmwareStatus+0x4>
 80020b0:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <BOOT_vUpdateFirmwareStatus+0x18c>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	f43f af41 	beq.w	8001f3c <BOOT_vUpdateFirmwareStatus+0x4>
	BOOT_vCloseConnection();
 80020ba:	f7ff fee9 	bl	8001e90 <BOOT_vCloseConnection>
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	20000089 	.word	0x20000089
 80020c8:	2000008a 	.word	0x2000008a
 80020cc:	080023d4 	.word	0x080023d4
 80020d0:	40011000 	.word	0x40011000
 80020d4:	20000088 	.word	0x20000088
 80020d8:	08002420 	.word	0x08002420
 80020dc:	080024d8 	.word	0x080024d8

080020e0 <BOOT_vJumpToApplicationCode>:
 * This function performs the following steps:
 * 1. Sets the Main Stack Pointer (MSP) to the value stored at BOOT_u32Address.
 * 2. Sets the vector table offset to the beginning of the application code (0x08004000).
 * 3. Retrieves the address of the reset handler from BOOT_u32Address and jumps to it.
 */
void BOOT_vJumpToApplicationCode(void) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
	/* Set the MSP */
	u32 MSP_VALUE = *((volatile u32*)BOOT_u32Address);
 80020e6:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <BOOT_vJumpToApplicationCode+0x34>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	607b      	str	r3, [r7, #4]
	__asm volatile("MSR MSP,%0"::"r"(MSP_VALUE));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f383 8808 	msr	MSP, r3
	/* Set the vector table */
	*((volatile u32*) 0xE000ED08) = BOOT_u32Address;
 80020f4:	4a08      	ldr	r2, [pc, #32]	; (8002118 <BOOT_vJumpToApplicationCode+0x38>)
 80020f6:	4b07      	ldr	r3, [pc, #28]	; (8002114 <BOOT_vJumpToApplicationCode+0x34>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6013      	str	r3, [r2, #0]
	/* Jump to the reset handler of the application code */
	void (*JUMP_TO_APPLICATION_CODE)(void);										/* Create a pointer to function					*/
	JUMP_TO_APPLICATION_CODE = (void*)(*((volatile u32*)BOOT_u32Address + 4));	/* Point it to the address of the reset handler	*/
 80020fc:	4b05      	ldr	r3, [pc, #20]	; (8002114 <BOOT_vJumpToApplicationCode+0x34>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	3310      	adds	r3, #16
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	603b      	str	r3, [r7, #0]
	JUMP_TO_APPLICATION_CODE();													/* Jump to the reset handler					*/
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	4798      	blx	r3
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	2000008c 	.word	0x2000008c
 8002118:	e000ed08 	.word	0xe000ed08

0800211c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002124:	4a14      	ldr	r2, [pc, #80]	; (8002178 <_sbrk+0x5c>)
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <_sbrk+0x60>)
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002130:	4b13      	ldr	r3, [pc, #76]	; (8002180 <_sbrk+0x64>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d102      	bne.n	800213e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002138:	4b11      	ldr	r3, [pc, #68]	; (8002180 <_sbrk+0x64>)
 800213a:	4a12      	ldr	r2, [pc, #72]	; (8002184 <_sbrk+0x68>)
 800213c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <_sbrk+0x64>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	429a      	cmp	r2, r3
 800214a:	d207      	bcs.n	800215c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800214c:	f000 f90a 	bl	8002364 <__errno>
 8002150:	4603      	mov	r3, r0
 8002152:	220c      	movs	r2, #12
 8002154:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002156:	f04f 33ff 	mov.w	r3, #4294967295
 800215a:	e009      	b.n	8002170 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <_sbrk+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002162:	4b07      	ldr	r3, [pc, #28]	; (8002180 <_sbrk+0x64>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	4a05      	ldr	r2, [pc, #20]	; (8002180 <_sbrk+0x64>)
 800216c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800216e:	68fb      	ldr	r3, [r7, #12]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20010000 	.word	0x20010000
 800217c:	00000400 	.word	0x00000400
 8002180:	20000104 	.word	0x20000104
 8002184:	20000250 	.word	0x20000250

08002188 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002188:	480d      	ldr	r0, [pc, #52]	; (80021c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800218a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800218c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002190:	480c      	ldr	r0, [pc, #48]	; (80021c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002192:	490d      	ldr	r1, [pc, #52]	; (80021c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002194:	4a0d      	ldr	r2, [pc, #52]	; (80021cc <LoopForever+0xe>)
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002198:	e002      	b.n	80021a0 <LoopCopyDataInit>

0800219a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800219a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800219c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800219e:	3304      	adds	r3, #4

080021a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021a4:	d3f9      	bcc.n	800219a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021a6:	4a0a      	ldr	r2, [pc, #40]	; (80021d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021a8:	4c0a      	ldr	r4, [pc, #40]	; (80021d4 <LoopForever+0x16>)
  movs r3, #0
 80021aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021ac:	e001      	b.n	80021b2 <LoopFillZerobss>

080021ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021b0:	3204      	adds	r2, #4

080021b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021b4:	d3fb      	bcc.n	80021ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80021b6:	f000 f8db 	bl	8002370 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ba:	f7ff fa87 	bl	80016cc <main>

080021be <LoopForever>:

LoopForever:
  b LoopForever
 80021be:	e7fe      	b.n	80021be <LoopForever>
  ldr   r0, =_estack
 80021c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80021c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c8:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80021cc:	08002510 	.word	0x08002510
  ldr r2, =_sbss
 80021d0:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80021d4:	20000250 	.word	0x20000250

080021d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021d8:	e7fe      	b.n	80021d8 <ADC_IRQHandler>
	...

080021dc <malloc>:
 80021dc:	4b02      	ldr	r3, [pc, #8]	; (80021e8 <malloc+0xc>)
 80021de:	4601      	mov	r1, r0
 80021e0:	6818      	ldr	r0, [r3, #0]
 80021e2:	f000 b823 	b.w	800222c <_malloc_r>
 80021e6:	bf00      	nop
 80021e8:	20000050 	.word	0x20000050

080021ec <sbrk_aligned>:
 80021ec:	b570      	push	{r4, r5, r6, lr}
 80021ee:	4e0e      	ldr	r6, [pc, #56]	; (8002228 <sbrk_aligned+0x3c>)
 80021f0:	460c      	mov	r4, r1
 80021f2:	6831      	ldr	r1, [r6, #0]
 80021f4:	4605      	mov	r5, r0
 80021f6:	b911      	cbnz	r1, 80021fe <sbrk_aligned+0x12>
 80021f8:	f000 f8a4 	bl	8002344 <_sbrk_r>
 80021fc:	6030      	str	r0, [r6, #0]
 80021fe:	4621      	mov	r1, r4
 8002200:	4628      	mov	r0, r5
 8002202:	f000 f89f 	bl	8002344 <_sbrk_r>
 8002206:	1c43      	adds	r3, r0, #1
 8002208:	d00a      	beq.n	8002220 <sbrk_aligned+0x34>
 800220a:	1cc4      	adds	r4, r0, #3
 800220c:	f024 0403 	bic.w	r4, r4, #3
 8002210:	42a0      	cmp	r0, r4
 8002212:	d007      	beq.n	8002224 <sbrk_aligned+0x38>
 8002214:	1a21      	subs	r1, r4, r0
 8002216:	4628      	mov	r0, r5
 8002218:	f000 f894 	bl	8002344 <_sbrk_r>
 800221c:	3001      	adds	r0, #1
 800221e:	d101      	bne.n	8002224 <sbrk_aligned+0x38>
 8002220:	f04f 34ff 	mov.w	r4, #4294967295
 8002224:	4620      	mov	r0, r4
 8002226:	bd70      	pop	{r4, r5, r6, pc}
 8002228:	2000010c 	.word	0x2000010c

0800222c <_malloc_r>:
 800222c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002230:	1ccd      	adds	r5, r1, #3
 8002232:	f025 0503 	bic.w	r5, r5, #3
 8002236:	3508      	adds	r5, #8
 8002238:	2d0c      	cmp	r5, #12
 800223a:	bf38      	it	cc
 800223c:	250c      	movcc	r5, #12
 800223e:	2d00      	cmp	r5, #0
 8002240:	4607      	mov	r7, r0
 8002242:	db01      	blt.n	8002248 <_malloc_r+0x1c>
 8002244:	42a9      	cmp	r1, r5
 8002246:	d905      	bls.n	8002254 <_malloc_r+0x28>
 8002248:	230c      	movs	r3, #12
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	2600      	movs	r6, #0
 800224e:	4630      	mov	r0, r6
 8002250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002254:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002328 <_malloc_r+0xfc>
 8002258:	f000 f868 	bl	800232c <__malloc_lock>
 800225c:	f8d8 3000 	ldr.w	r3, [r8]
 8002260:	461c      	mov	r4, r3
 8002262:	bb5c      	cbnz	r4, 80022bc <_malloc_r+0x90>
 8002264:	4629      	mov	r1, r5
 8002266:	4638      	mov	r0, r7
 8002268:	f7ff ffc0 	bl	80021ec <sbrk_aligned>
 800226c:	1c43      	adds	r3, r0, #1
 800226e:	4604      	mov	r4, r0
 8002270:	d155      	bne.n	800231e <_malloc_r+0xf2>
 8002272:	f8d8 4000 	ldr.w	r4, [r8]
 8002276:	4626      	mov	r6, r4
 8002278:	2e00      	cmp	r6, #0
 800227a:	d145      	bne.n	8002308 <_malloc_r+0xdc>
 800227c:	2c00      	cmp	r4, #0
 800227e:	d048      	beq.n	8002312 <_malloc_r+0xe6>
 8002280:	6823      	ldr	r3, [r4, #0]
 8002282:	4631      	mov	r1, r6
 8002284:	4638      	mov	r0, r7
 8002286:	eb04 0903 	add.w	r9, r4, r3
 800228a:	f000 f85b 	bl	8002344 <_sbrk_r>
 800228e:	4581      	cmp	r9, r0
 8002290:	d13f      	bne.n	8002312 <_malloc_r+0xe6>
 8002292:	6821      	ldr	r1, [r4, #0]
 8002294:	1a6d      	subs	r5, r5, r1
 8002296:	4629      	mov	r1, r5
 8002298:	4638      	mov	r0, r7
 800229a:	f7ff ffa7 	bl	80021ec <sbrk_aligned>
 800229e:	3001      	adds	r0, #1
 80022a0:	d037      	beq.n	8002312 <_malloc_r+0xe6>
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	442b      	add	r3, r5
 80022a6:	6023      	str	r3, [r4, #0]
 80022a8:	f8d8 3000 	ldr.w	r3, [r8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d038      	beq.n	8002322 <_malloc_r+0xf6>
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	42a2      	cmp	r2, r4
 80022b4:	d12b      	bne.n	800230e <_malloc_r+0xe2>
 80022b6:	2200      	movs	r2, #0
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	e00f      	b.n	80022dc <_malloc_r+0xb0>
 80022bc:	6822      	ldr	r2, [r4, #0]
 80022be:	1b52      	subs	r2, r2, r5
 80022c0:	d41f      	bmi.n	8002302 <_malloc_r+0xd6>
 80022c2:	2a0b      	cmp	r2, #11
 80022c4:	d917      	bls.n	80022f6 <_malloc_r+0xca>
 80022c6:	1961      	adds	r1, r4, r5
 80022c8:	42a3      	cmp	r3, r4
 80022ca:	6025      	str	r5, [r4, #0]
 80022cc:	bf18      	it	ne
 80022ce:	6059      	strne	r1, [r3, #4]
 80022d0:	6863      	ldr	r3, [r4, #4]
 80022d2:	bf08      	it	eq
 80022d4:	f8c8 1000 	streq.w	r1, [r8]
 80022d8:	5162      	str	r2, [r4, r5]
 80022da:	604b      	str	r3, [r1, #4]
 80022dc:	4638      	mov	r0, r7
 80022de:	f104 060b 	add.w	r6, r4, #11
 80022e2:	f000 f829 	bl	8002338 <__malloc_unlock>
 80022e6:	f026 0607 	bic.w	r6, r6, #7
 80022ea:	1d23      	adds	r3, r4, #4
 80022ec:	1af2      	subs	r2, r6, r3
 80022ee:	d0ae      	beq.n	800224e <_malloc_r+0x22>
 80022f0:	1b9b      	subs	r3, r3, r6
 80022f2:	50a3      	str	r3, [r4, r2]
 80022f4:	e7ab      	b.n	800224e <_malloc_r+0x22>
 80022f6:	42a3      	cmp	r3, r4
 80022f8:	6862      	ldr	r2, [r4, #4]
 80022fa:	d1dd      	bne.n	80022b8 <_malloc_r+0x8c>
 80022fc:	f8c8 2000 	str.w	r2, [r8]
 8002300:	e7ec      	b.n	80022dc <_malloc_r+0xb0>
 8002302:	4623      	mov	r3, r4
 8002304:	6864      	ldr	r4, [r4, #4]
 8002306:	e7ac      	b.n	8002262 <_malloc_r+0x36>
 8002308:	4634      	mov	r4, r6
 800230a:	6876      	ldr	r6, [r6, #4]
 800230c:	e7b4      	b.n	8002278 <_malloc_r+0x4c>
 800230e:	4613      	mov	r3, r2
 8002310:	e7cc      	b.n	80022ac <_malloc_r+0x80>
 8002312:	230c      	movs	r3, #12
 8002314:	603b      	str	r3, [r7, #0]
 8002316:	4638      	mov	r0, r7
 8002318:	f000 f80e 	bl	8002338 <__malloc_unlock>
 800231c:	e797      	b.n	800224e <_malloc_r+0x22>
 800231e:	6025      	str	r5, [r4, #0]
 8002320:	e7dc      	b.n	80022dc <_malloc_r+0xb0>
 8002322:	605b      	str	r3, [r3, #4]
 8002324:	deff      	udf	#255	; 0xff
 8002326:	bf00      	nop
 8002328:	20000108 	.word	0x20000108

0800232c <__malloc_lock>:
 800232c:	4801      	ldr	r0, [pc, #4]	; (8002334 <__malloc_lock+0x8>)
 800232e:	f000 b843 	b.w	80023b8 <__retarget_lock_acquire_recursive>
 8002332:	bf00      	nop
 8002334:	2000024c 	.word	0x2000024c

08002338 <__malloc_unlock>:
 8002338:	4801      	ldr	r0, [pc, #4]	; (8002340 <__malloc_unlock+0x8>)
 800233a:	f000 b83e 	b.w	80023ba <__retarget_lock_release_recursive>
 800233e:	bf00      	nop
 8002340:	2000024c 	.word	0x2000024c

08002344 <_sbrk_r>:
 8002344:	b538      	push	{r3, r4, r5, lr}
 8002346:	4d06      	ldr	r5, [pc, #24]	; (8002360 <_sbrk_r+0x1c>)
 8002348:	2300      	movs	r3, #0
 800234a:	4604      	mov	r4, r0
 800234c:	4608      	mov	r0, r1
 800234e:	602b      	str	r3, [r5, #0]
 8002350:	f7ff fee4 	bl	800211c <_sbrk>
 8002354:	1c43      	adds	r3, r0, #1
 8002356:	d102      	bne.n	800235e <_sbrk_r+0x1a>
 8002358:	682b      	ldr	r3, [r5, #0]
 800235a:	b103      	cbz	r3, 800235e <_sbrk_r+0x1a>
 800235c:	6023      	str	r3, [r4, #0]
 800235e:	bd38      	pop	{r3, r4, r5, pc}
 8002360:	20000248 	.word	0x20000248

08002364 <__errno>:
 8002364:	4b01      	ldr	r3, [pc, #4]	; (800236c <__errno+0x8>)
 8002366:	6818      	ldr	r0, [r3, #0]
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000050 	.word	0x20000050

08002370 <__libc_init_array>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	4d0d      	ldr	r5, [pc, #52]	; (80023a8 <__libc_init_array+0x38>)
 8002374:	4c0d      	ldr	r4, [pc, #52]	; (80023ac <__libc_init_array+0x3c>)
 8002376:	1b64      	subs	r4, r4, r5
 8002378:	10a4      	asrs	r4, r4, #2
 800237a:	2600      	movs	r6, #0
 800237c:	42a6      	cmp	r6, r4
 800237e:	d109      	bne.n	8002394 <__libc_init_array+0x24>
 8002380:	4d0b      	ldr	r5, [pc, #44]	; (80023b0 <__libc_init_array+0x40>)
 8002382:	4c0c      	ldr	r4, [pc, #48]	; (80023b4 <__libc_init_array+0x44>)
 8002384:	f000 f81a 	bl	80023bc <_init>
 8002388:	1b64      	subs	r4, r4, r5
 800238a:	10a4      	asrs	r4, r4, #2
 800238c:	2600      	movs	r6, #0
 800238e:	42a6      	cmp	r6, r4
 8002390:	d105      	bne.n	800239e <__libc_init_array+0x2e>
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	f855 3b04 	ldr.w	r3, [r5], #4
 8002398:	4798      	blx	r3
 800239a:	3601      	adds	r6, #1
 800239c:	e7ee      	b.n	800237c <__libc_init_array+0xc>
 800239e:	f855 3b04 	ldr.w	r3, [r5], #4
 80023a2:	4798      	blx	r3
 80023a4:	3601      	adds	r6, #1
 80023a6:	e7f2      	b.n	800238e <__libc_init_array+0x1e>
 80023a8:	08002508 	.word	0x08002508
 80023ac:	08002508 	.word	0x08002508
 80023b0:	08002508 	.word	0x08002508
 80023b4:	0800250c 	.word	0x0800250c

080023b8 <__retarget_lock_acquire_recursive>:
 80023b8:	4770      	bx	lr

080023ba <__retarget_lock_release_recursive>:
 80023ba:	4770      	bx	lr

080023bc <_init>:
 80023bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023be:	bf00      	nop
 80023c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023c2:	bc08      	pop	{r3}
 80023c4:	469e      	mov	lr, r3
 80023c6:	4770      	bx	lr

080023c8 <_fini>:
 80023c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ca:	bf00      	nop
 80023cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ce:	bc08      	pop	{r3}
 80023d0:	469e      	mov	lr, r3
 80023d2:	4770      	bx	lr
