% Encoding: UTF-8

@PhdThesis{Akram2017,
  author = {Akram, Ayaz},
  title  = {{A Study on the Impact of Instruction Set Architectures on Processor’s Performance}},
  year   = {2017},
  month  = {08},
}

@InProceedings{HeuiLee2001,
  author    = {{Heui Lee} and P. {Beckett} and B. {Appelbe}},
  booktitle = {Proceedings 6th Australasian Computer Systems Architecture Conference. ACSAC 2001},
  title     = {High-performance extendable instruction set computing},
  year      = {2001},
  pages     = {89-94},
  doi       = {10.1109/ACAC.2001.903365},
}

@Conference{Perotti2020,
  author    = {Matteo Perotti and Pasquale Davide Schiavone and Giuseppe Tagliavini and Davide Rossi and Tariq Kurd and Mark Hill and Liu Yingying and Luca Benini},
  booktitle = {Workshop on Computer Architecture Research with RISC-V. CARRV 2020},
  title     = {{HW/SW Approaches for RISC-V Code Size Reduction}},
  year      = {2020},
}

@TechReport{Asanovic2014,
  author      = {Asanović, Krste and Patterson, David A.},
  institution = {EECS Department, University of California, Berkeley},
  title       = {{Instruction Sets Should Be Free: The Case For RISC-V}},
  year        = {2014},
  month       = {Aug},
  number      = {UCB/EECS-2014-146},
  url         = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html},
}

@PhdThesis{Waterman2016,
  author = {Waterman, Andrew Shell},
  school = {University of California, Berkeley},
  title  = {{Design of the RISC-V Instruction Set Architecture}},
  year   = {2016},
}

@Manual{Shore2015,
  title        = {ARMv8-A Architecture Overview},
  author       = {Shore, Chris},
  month        = sep,
  organization = {ARM Limited},
  year         = {2015},
}

@Misc{Patterson2019,
  author       = {David Patterson and Jeremy Bennett and Palmer Dabbelt and Cesare Garlati and Ofer Shinaar},
  url          = {https://riscv.org//wp-content/uploads/2019/12/12.10-12.50a-Code-Size-of-RISC-V-versus-ARM-using-the-Embench%E2%84%A2-0.5-Benchmark-Suite-What-is-the-Cost-of-ISA-Simplicity.pdf},
  title        = {{Initial Evaluation of Multiple RISC ISAs using the Embench™ Benchmark Suite}},
  month        = dec,
  year         = {2019},
  addendum	   = {accessed on 2020-10-24}
}

@InProceedings{Xu2003,
  author    = {X. H. {Xu} and S. R. {Jones} and C. T. {Clarke}},
  booktitle = {Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)},
  title     = {{ARM/THUMB code compression for embedded systems}},
  year      = {2003},
  pages     = {32-35},
  doi       = {10.1109/ICM.2003.238300},
}

@Manual{Arm2020,
  title        = {{Arm® Architecture Reference Manual. Armv8, for Armv8-A architecture profile}},
  edition      = {{Issue F.c}},
  month        = jul,
  organization = {ARM},
  year         = {2020},
}

@Comment{jabref-meta: databaseType:bibtex;}
