// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

#define MAP_SIZE 4096UL
#define MAP_MASK (MAP_SIZE - 1)

/***************************** Include Files *********************************/
#include "hhb_query.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int HHB_query_CfgInitialize(HHB_query *InstancePtr, XExample_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_a_BaseAddress = ConfigPtr->Bus_a_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

HHB_query setup_hhbquery() //returns a pointer in userspace to the device
{
    void *mapped_base_hhbquery;
    int memfd_hhbquery;

    void *mapped_dev_base;
    off_t dev_base = HHBQUERY_ADDR;

    memfd_hhbquery = open("/dev/mem", O_RDWR | O_SYNC); //to open this the program needs to be run as root
        if (memfd_hhbquery == -1) {
        printf("Can't open /dev/mem.\n");
        exit(0);
    }
    //printf("/dev/mem opened.\n"); 

    // Map one page of memory into user space such that the device is in that page, but it may not
    // be at the start of the page.

    mapped_base_hhbquery = mmap(0, MAP_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED, memfd_hhbquery, dev_base & ~MAP_MASK);
        if (mapped_base_hhbquery == (void *) -1) {
        printf("Can't map the memory to user space.\n");
        exit(0);
    }
     //printf("Memory mapped at address %p.\n", mapped_base_hhbquery); 

    // get the address of the device in user space which will be an offset from the base 
    // that was mapped as memory is mapped at the start of a page 

    mapped_dev_base = mapped_base_hhbquery + (dev_base & MAP_MASK);
    HHB_query device;
    device.Bus_a_BaseAddress = mapped_dev_base;
    device.IsReady = 1;

    return device;
    //return mapped_dev_base;
}


void HHB_query_Start(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL) & 0x80;
    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL, Data | 0x01);
}

u32 HHB_query_IsDone(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 HHB_query_IsIdle(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 HHB_query_IsReady(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void HHB_query_EnableAutoRestart(HHB_query *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL, 0x80);
}

void HHB_query_DisableAutoRestart(HHB_query *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_AP_CTRL, 0);
}

void HHB_query_SetHeartbeat_record_phys_addr(HHB_query *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_HEARTBEAT_RECORD_PHYS_ADDR_DATA, Data);
}

u32 HHB_query_GetHeartbeat_record_phys_addr(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_HEARTBEAT_RECORD_PHYS_ADDR_DATA);
    return Data;
}

u32 HHB_query_GetCurrent_heartbeat(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_CURRENT_HEARTBEAT_DATA);
    return Data;
}

u32 HHB_query_GetStatus(HHB_query *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_STATUS_DATA);
    return Data;
}

void HHB_query_InterruptGlobalEnable(HHB_query *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_GIE, 1);
}

void HHB_query_InterruptGlobalDisable(HHB_query *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_GIE, 0);
}

void HHB_query_InterruptEnable(HHB_query *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_IER);
    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_IER, Register | Mask);
}

void HHB_query_InterruptDisable(HHB_query *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_IER);
    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_IER, Register & (~Mask));
}

void HHB_query_InterruptClear(HHB_query *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    HHB_query_WriteReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_ISR, Mask);
}

u32 HHB_query_InterruptGetEnabled(HHB_query *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_IER);
}

u32 HHB_query_InterruptGetStatus(HHB_query *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return HHB_query_ReadReg(InstancePtr->Bus_a_BaseAddress, HHB_QUERY_BUS_A_ADDR_ISR);
}

