# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 02:08:46 on Nov 16,2024
# Loading work.tb
# Loading work.top
# Loading work.vga_demo
# Loading work.regn
# Loading work.count
# Loading work.hex7seg
# Loading work.object_mem1
# Loading altera_mf_ver.altsyncram
# Loading work.object_mem2
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# GUI has closed the connection
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 2100805 ns  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 02:09:08 on Nov 16,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
