
jank_heaven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003898  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003958  08003958  00013958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003988  08003988  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003988  08003988  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003988  08003988  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003988  08003988  00013988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800398c  0800398c  0001398c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  2000000c  0800399c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  0800399c  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a843  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ccc  00000000  00000000  0002a8ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  0002c588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000093c  00000000  00000000  0002d160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017ff2  00000000  00000000  0002da9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc30  00000000  00000000  00045a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c0fd  00000000  00000000  000536be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002acc  00000000  00000000  000df7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000c7  00000000  00000000  000e2288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003940 	.word	0x08003940

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003940 	.word	0x08003940

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fe09 	bl	8000e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f839 	bl	80002a0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 faa9 	bl	8000784 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000232:	f000 f895 	bl	8000360 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000236:	f000 f9a3 	bl	8000580 <MX_TIM2_Init>
  MX_TIM3_Init();
 800023a:	f000 fa23 	bl	8000684 <MX_TIM3_Init>
  MX_CRC_Init();
 800023e:	f000 f86f 	bl	8000320 <MX_CRC_Init>
  MX_TIM1_Init();
 8000242:	f000 f8c7 	bl	80003d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	EnablePWMOutput(&htim1);
 8000246:	4b11      	ldr	r3, [pc, #68]	; (800028c <main+0x6c>)
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fae3 	bl	8000814 <EnablePWMOutput>
	EnablePWMOutput(&htim2);
 800024e:	4b10      	ldr	r3, [pc, #64]	; (8000290 <main+0x70>)
 8000250:	0018      	movs	r0, r3
 8000252:	f000 fadf 	bl	8000814 <EnablePWMOutput>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	int i; // initializing the empty variables
	for (i=0;i<SPI_BUFFER_SIZE;i++) {
 8000256:	2300      	movs	r3, #0
 8000258:	607b      	str	r3, [r7, #4]
 800025a:	e00c      	b.n	8000276 <main+0x56>
		SPI_RX_Buffer[i] = 127;
 800025c:	4a0d      	ldr	r2, [pc, #52]	; (8000294 <main+0x74>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	18d3      	adds	r3, r2, r3
 8000262:	227f      	movs	r2, #127	; 0x7f
 8000264:	701a      	strb	r2, [r3, #0]
		SPI_TX_Buffer[i] = 0;
 8000266:	4a0c      	ldr	r2, [pc, #48]	; (8000298 <main+0x78>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	18d3      	adds	r3, r2, r3
 800026c:	2200      	movs	r2, #0
 800026e:	701a      	strb	r2, [r3, #0]
	for (i=0;i<SPI_BUFFER_SIZE;i++) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	3301      	adds	r3, #1
 8000274:	607b      	str	r3, [r7, #4]
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	2b0c      	cmp	r3, #12
 800027a:	ddef      	ble.n	800025c <main+0x3c>
	}

	// Main SPI interrupt begin
	HAL_SPI_TransmitReceive_IT(&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, SPI_BUFFER_SIZE);
 800027c:	4a05      	ldr	r2, [pc, #20]	; (8000294 <main+0x74>)
 800027e:	4906      	ldr	r1, [pc, #24]	; (8000298 <main+0x78>)
 8000280:	4806      	ldr	r0, [pc, #24]	; (800029c <main+0x7c>)
 8000282:	230d      	movs	r3, #13
 8000284:	f001 ffd0 	bl	8002228 <HAL_SPI_TransmitReceive_IT>

	for (;;) {
		__asm("NOP");
 8000288:	46c0      	nop			; (mov r8, r8)
 800028a:	e7fd      	b.n	8000288 <main+0x68>
 800028c:	200000a8 	.word	0x200000a8
 8000290:	200000f0 	.word	0x200000f0
 8000294:	20000180 	.word	0x20000180
 8000298:	20000190 	.word	0x20000190
 800029c:	20000044 	.word	0x20000044

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b093      	sub	sp, #76	; 0x4c
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	2414      	movs	r4, #20
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	0018      	movs	r0, r3
 80002ac:	2334      	movs	r3, #52	; 0x34
 80002ae:	001a      	movs	r2, r3
 80002b0:	2100      	movs	r1, #0
 80002b2:	f003 fb0f 	bl	80038d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	0018      	movs	r0, r3
 80002ba:	2310      	movs	r3, #16
 80002bc:	001a      	movs	r2, r3
 80002be:	2100      	movs	r1, #0
 80002c0:	f003 fb08 	bl	80038d4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c4:	0021      	movs	r1, r4
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	2202      	movs	r2, #2
 80002ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	2201      	movs	r2, #1
 80002d0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2210      	movs	r2, #16
 80002d6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2200      	movs	r2, #0
 80002dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	0018      	movs	r0, r3
 80002e2:	f001 fa17 	bl	8001714 <HAL_RCC_OscConfig>
 80002e6:	1e03      	subs	r3, r0, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002ea:	f000 fbb3 	bl	8000a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2207      	movs	r2, #7
 80002f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2100      	movs	r1, #0
 800030a:	0018      	movs	r0, r3
 800030c:	f001 fd88 	bl	8001e20 <HAL_RCC_ClockConfig>
 8000310:	1e03      	subs	r3, r0, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000314:	f000 fb9e 	bl	8000a54 <Error_Handler>
  }
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b013      	add	sp, #76	; 0x4c
 800031e:	bd90      	pop	{r4, r7, pc}

08000320 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000324:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <MX_CRC_Init+0x38>)
 8000326:	4a0d      	ldr	r2, [pc, #52]	; (800035c <MX_CRC_Init+0x3c>)
 8000328:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800032a:	4b0b      	ldr	r3, [pc, #44]	; (8000358 <MX_CRC_Init+0x38>)
 800032c:	2200      	movs	r2, #0
 800032e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <MX_CRC_Init+0x38>)
 8000332:	2200      	movs	r2, #0
 8000334:	60da      	str	r2, [r3, #12]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000336:	4b08      	ldr	r3, [pc, #32]	; (8000358 <MX_CRC_Init+0x38>)
 8000338:	2200      	movs	r2, #0
 800033a:	611a      	str	r2, [r3, #16]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <MX_CRC_Init+0x38>)
 800033e:	2203      	movs	r2, #3
 8000340:	619a      	str	r2, [r3, #24]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000342:	4b05      	ldr	r3, [pc, #20]	; (8000358 <MX_CRC_Init+0x38>)
 8000344:	0018      	movs	r0, r3
 8000346:	f000 febb 	bl	80010c0 <HAL_CRC_Init>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <MX_CRC_Init+0x32>
  {
    Error_Handler();
 800034e:	f000 fb81 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000028 	.word	0x20000028
 800035c:	40023000 	.word	0x40023000

08000360 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000364:	4b19      	ldr	r3, [pc, #100]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000366:	4a1a      	ldr	r2, [pc, #104]	; (80003d0 <MX_SPI1_Init+0x70>)
 8000368:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800036a:	4b18      	ldr	r3, [pc, #96]	; (80003cc <MX_SPI1_Init+0x6c>)
 800036c:	2200      	movs	r2, #0
 800036e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000370:	4b16      	ldr	r3, [pc, #88]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000376:	4b15      	ldr	r3, [pc, #84]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000378:	22e0      	movs	r2, #224	; 0xe0
 800037a:	00d2      	lsls	r2, r2, #3
 800037c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800037e:	4b13      	ldr	r3, [pc, #76]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000384:	4b11      	ldr	r3, [pc, #68]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000386:	2200      	movs	r2, #0
 8000388:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800038a:	4b10      	ldr	r3, [pc, #64]	; (80003cc <MX_SPI1_Init+0x6c>)
 800038c:	2200      	movs	r2, #0
 800038e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000390:	4b0e      	ldr	r3, [pc, #56]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000392:	2200      	movs	r2, #0
 8000394:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000396:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <MX_SPI1_Init+0x6c>)
 8000398:	2200      	movs	r2, #0
 800039a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800039c:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <MX_SPI1_Init+0x6c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80003a2:	4b0a      	ldr	r3, [pc, #40]	; (80003cc <MX_SPI1_Init+0x6c>)
 80003a4:	2207      	movs	r2, #7
 80003a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003a8:	4b08      	ldr	r3, [pc, #32]	; (80003cc <MX_SPI1_Init+0x6c>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80003ae:	4b07      	ldr	r3, [pc, #28]	; (80003cc <MX_SPI1_Init+0x6c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003b4:	4b05      	ldr	r3, [pc, #20]	; (80003cc <MX_SPI1_Init+0x6c>)
 80003b6:	0018      	movs	r0, r3
 80003b8:	f001 fe7e 	bl	80020b8 <HAL_SPI_Init>
 80003bc:	1e03      	subs	r3, r0, #0
 80003be:	d001      	beq.n	80003c4 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80003c0:	f000 fb48 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003c4:	46c0      	nop			; (mov r8, r8)
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	46c0      	nop			; (mov r8, r8)
 80003cc:	20000044 	.word	0x20000044
 80003d0:	40013000 	.word	0x40013000

080003d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b096      	sub	sp, #88	; 0x58
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003da:	2348      	movs	r3, #72	; 0x48
 80003dc:	18fb      	adds	r3, r7, r3
 80003de:	0018      	movs	r0, r3
 80003e0:	2310      	movs	r3, #16
 80003e2:	001a      	movs	r2, r3
 80003e4:	2100      	movs	r1, #0
 80003e6:	f003 fa75 	bl	80038d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ea:	2340      	movs	r3, #64	; 0x40
 80003ec:	18fb      	adds	r3, r7, r3
 80003ee:	0018      	movs	r0, r3
 80003f0:	2308      	movs	r3, #8
 80003f2:	001a      	movs	r2, r3
 80003f4:	2100      	movs	r1, #0
 80003f6:	f003 fa6d 	bl	80038d4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003fa:	2324      	movs	r3, #36	; 0x24
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	0018      	movs	r0, r3
 8000400:	231c      	movs	r3, #28
 8000402:	001a      	movs	r2, r3
 8000404:	2100      	movs	r1, #0
 8000406:	f003 fa65 	bl	80038d4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	0018      	movs	r0, r3
 800040e:	2320      	movs	r3, #32
 8000410:	001a      	movs	r2, r3
 8000412:	2100      	movs	r1, #0
 8000414:	f003 fa5e 	bl	80038d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000418:	4b57      	ldr	r3, [pc, #348]	; (8000578 <MX_TIM1_Init+0x1a4>)
 800041a:	4a58      	ldr	r2, [pc, #352]	; (800057c <MX_TIM1_Init+0x1a8>)
 800041c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32-1;
 800041e:	4b56      	ldr	r3, [pc, #344]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000420:	221f      	movs	r2, #31
 8000422:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000424:	4b54      	ldr	r3, [pc, #336]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000426:	2200      	movs	r2, #0
 8000428:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 800042a:	4b53      	ldr	r3, [pc, #332]	; (8000578 <MX_TIM1_Init+0x1a4>)
 800042c:	22f4      	movs	r2, #244	; 0xf4
 800042e:	32ff      	adds	r2, #255	; 0xff
 8000430:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000432:	4b51      	ldr	r3, [pc, #324]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000434:	2200      	movs	r2, #0
 8000436:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000438:	4b4f      	ldr	r3, [pc, #316]	; (8000578 <MX_TIM1_Init+0x1a4>)
 800043a:	2200      	movs	r2, #0
 800043c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800043e:	4b4e      	ldr	r3, [pc, #312]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000440:	2200      	movs	r2, #0
 8000442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000444:	4b4c      	ldr	r3, [pc, #304]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000446:	0018      	movs	r0, r3
 8000448:	f002 fb94 	bl	8002b74 <HAL_TIM_Base_Init>
 800044c:	1e03      	subs	r3, r0, #0
 800044e:	d001      	beq.n	8000454 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000450:	f000 fb00 	bl	8000a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000454:	2148      	movs	r1, #72	; 0x48
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2280      	movs	r2, #128	; 0x80
 800045a:	0152      	lsls	r2, r2, #5
 800045c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800045e:	187a      	adds	r2, r7, r1
 8000460:	4b45      	ldr	r3, [pc, #276]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000462:	0011      	movs	r1, r2
 8000464:	0018      	movs	r0, r3
 8000466:	f002 fd97 	bl	8002f98 <HAL_TIM_ConfigClockSource>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800046e:	f000 faf1 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000472:	4b41      	ldr	r3, [pc, #260]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000474:	0018      	movs	r0, r3
 8000476:	f002 fbcd 	bl	8002c14 <HAL_TIM_PWM_Init>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 800047e:	f000 fae9 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000482:	2140      	movs	r1, #64	; 0x40
 8000484:	187b      	adds	r3, r7, r1
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2200      	movs	r2, #0
 800048e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000490:	187a      	adds	r2, r7, r1
 8000492:	4b39      	ldr	r3, [pc, #228]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000494:	0011      	movs	r1, r2
 8000496:	0018      	movs	r0, r3
 8000498:	f003 f966 	bl	8003768 <HAL_TIMEx_MasterConfigSynchronization>
 800049c:	1e03      	subs	r3, r0, #0
 800049e:	d001      	beq.n	80004a4 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80004a0:	f000 fad8 	bl	8000a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004a4:	2124      	movs	r1, #36	; 0x24
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2260      	movs	r2, #96	; 0x60
 80004aa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 375;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2278      	movs	r2, #120	; 0x78
 80004b0:	32ff      	adds	r2, #255	; 0xff
 80004b2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2200      	movs	r2, #0
 80004c4:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	2200      	movs	r2, #0
 80004d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004d2:	1879      	adds	r1, r7, r1
 80004d4:	4b28      	ldr	r3, [pc, #160]	; (8000578 <MX_TIM1_Init+0x1a4>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	0018      	movs	r0, r3
 80004da:	f002 fc97 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 80004de:	1e03      	subs	r3, r0, #0
 80004e0:	d001      	beq.n	80004e6 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80004e2:	f000 fab7 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004e6:	2324      	movs	r3, #36	; 0x24
 80004e8:	18f9      	adds	r1, r7, r3
 80004ea:	4b23      	ldr	r3, [pc, #140]	; (8000578 <MX_TIM1_Init+0x1a4>)
 80004ec:	2204      	movs	r2, #4
 80004ee:	0018      	movs	r0, r3
 80004f0:	f002 fc8c 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 80004f4:	1e03      	subs	r3, r0, #0
 80004f6:	d001      	beq.n	80004fc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80004f8:	f000 faac 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004fc:	2324      	movs	r3, #36	; 0x24
 80004fe:	18f9      	adds	r1, r7, r3
 8000500:	4b1d      	ldr	r3, [pc, #116]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000502:	2208      	movs	r2, #8
 8000504:	0018      	movs	r0, r3
 8000506:	f002 fc81 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 800050e:	f000 faa1 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000512:	2324      	movs	r3, #36	; 0x24
 8000514:	18f9      	adds	r1, r7, r3
 8000516:	4b18      	ldr	r3, [pc, #96]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000518:	220c      	movs	r2, #12
 800051a:	0018      	movs	r0, r3
 800051c:	f002 fc76 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 8000520:	1e03      	subs	r3, r0, #0
 8000522:	d001      	beq.n	8000528 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8000524:	f000 fa96 	bl	8000a54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2200      	movs	r2, #0
 8000532:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	2200      	movs	r2, #0
 800053e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	2200      	movs	r2, #0
 8000544:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	2280      	movs	r2, #128	; 0x80
 800054a:	0192      	lsls	r2, r2, #6
 800054c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2200      	movs	r2, #0
 8000552:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000554:	1d3a      	adds	r2, r7, #4
 8000556:	4b08      	ldr	r3, [pc, #32]	; (8000578 <MX_TIM1_Init+0x1a4>)
 8000558:	0011      	movs	r1, r2
 800055a:	0018      	movs	r0, r3
 800055c:	f003 f95c 	bl	8003818 <HAL_TIMEx_ConfigBreakDeadTime>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d001      	beq.n	8000568 <MX_TIM1_Init+0x194>
  {
    Error_Handler();
 8000564:	f000 fa76 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000568:	4b03      	ldr	r3, [pc, #12]	; (8000578 <MX_TIM1_Init+0x1a4>)
 800056a:	0018      	movs	r0, r3
 800056c:	f000 fb5e 	bl	8000c2c <HAL_TIM_MspPostInit>

}
 8000570:	46c0      	nop			; (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	b016      	add	sp, #88	; 0x58
 8000576:	bd80      	pop	{r7, pc}
 8000578:	200000a8 	.word	0x200000a8
 800057c:	40012c00 	.word	0x40012c00

08000580 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	; 0x28
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000586:	2320      	movs	r3, #32
 8000588:	18fb      	adds	r3, r7, r3
 800058a:	0018      	movs	r0, r3
 800058c:	2308      	movs	r3, #8
 800058e:	001a      	movs	r2, r3
 8000590:	2100      	movs	r1, #0
 8000592:	f003 f99f 	bl	80038d4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	0018      	movs	r0, r3
 800059a:	231c      	movs	r3, #28
 800059c:	001a      	movs	r2, r3
 800059e:	2100      	movs	r1, #0
 80005a0:	f003 f998 	bl	80038d4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005a4:	4b36      	ldr	r3, [pc, #216]	; (8000680 <MX_TIM2_Init+0x100>)
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	05d2      	lsls	r2, r2, #23
 80005aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 80005ac:	4b34      	ldr	r3, [pc, #208]	; (8000680 <MX_TIM2_Init+0x100>)
 80005ae:	221f      	movs	r2, #31
 80005b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b2:	4b33      	ldr	r3, [pc, #204]	; (8000680 <MX_TIM2_Init+0x100>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500-1;
 80005b8:	4b31      	ldr	r3, [pc, #196]	; (8000680 <MX_TIM2_Init+0x100>)
 80005ba:	22f4      	movs	r2, #244	; 0xf4
 80005bc:	32ff      	adds	r2, #255	; 0xff
 80005be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c0:	4b2f      	ldr	r3, [pc, #188]	; (8000680 <MX_TIM2_Init+0x100>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005c6:	4b2e      	ldr	r3, [pc, #184]	; (8000680 <MX_TIM2_Init+0x100>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005cc:	4b2c      	ldr	r3, [pc, #176]	; (8000680 <MX_TIM2_Init+0x100>)
 80005ce:	0018      	movs	r0, r3
 80005d0:	f002 fb20 	bl	8002c14 <HAL_TIM_PWM_Init>
 80005d4:	1e03      	subs	r3, r0, #0
 80005d6:	d001      	beq.n	80005dc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80005d8:	f000 fa3c 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005dc:	2120      	movs	r1, #32
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2200      	movs	r2, #0
 80005e8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005ea:	187a      	adds	r2, r7, r1
 80005ec:	4b24      	ldr	r3, [pc, #144]	; (8000680 <MX_TIM2_Init+0x100>)
 80005ee:	0011      	movs	r1, r2
 80005f0:	0018      	movs	r0, r3
 80005f2:	f003 f8b9 	bl	8003768 <HAL_TIMEx_MasterConfigSynchronization>
 80005f6:	1e03      	subs	r3, r0, #0
 80005f8:	d001      	beq.n	80005fe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80005fa:	f000 fa2b 	bl	8000a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2260      	movs	r2, #96	; 0x60
 8000602:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2200      	movs	r2, #0
 8000608:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000616:	1d39      	adds	r1, r7, #4
 8000618:	4b19      	ldr	r3, [pc, #100]	; (8000680 <MX_TIM2_Init+0x100>)
 800061a:	2200      	movs	r2, #0
 800061c:	0018      	movs	r0, r3
 800061e:	f002 fbf5 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8000626:	f000 fa15 	bl	8000a54 <Error_Handler>
  }
  sConfigOC.Pulse = 375;
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2278      	movs	r2, #120	; 0x78
 800062e:	32ff      	adds	r2, #255	; 0xff
 8000630:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000632:	1d39      	adds	r1, r7, #4
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <MX_TIM2_Init+0x100>)
 8000636:	2204      	movs	r2, #4
 8000638:	0018      	movs	r0, r3
 800063a:	f002 fbe7 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000642:	f000 fa07 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000646:	1d39      	adds	r1, r7, #4
 8000648:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <MX_TIM2_Init+0x100>)
 800064a:	2208      	movs	r2, #8
 800064c:	0018      	movs	r0, r3
 800064e:	f002 fbdd 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 8000652:	1e03      	subs	r3, r0, #0
 8000654:	d001      	beq.n	800065a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000656:	f000 f9fd 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800065a:	1d39      	adds	r1, r7, #4
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <MX_TIM2_Init+0x100>)
 800065e:	220c      	movs	r2, #12
 8000660:	0018      	movs	r0, r3
 8000662:	f002 fbd3 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800066a:	f000 f9f3 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800066e:	4b04      	ldr	r3, [pc, #16]	; (8000680 <MX_TIM2_Init+0x100>)
 8000670:	0018      	movs	r0, r3
 8000672:	f000 fadb 	bl	8000c2c <HAL_TIM_MspPostInit>

}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b00a      	add	sp, #40	; 0x28
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	200000f0 	.word	0x200000f0

08000684 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08a      	sub	sp, #40	; 0x28
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800068a:	2320      	movs	r3, #32
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	0018      	movs	r0, r3
 8000690:	2308      	movs	r3, #8
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f003 f91d 	bl	80038d4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	0018      	movs	r0, r3
 800069e:	231c      	movs	r3, #28
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f003 f916 	bl	80038d4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80006a8:	4b34      	ldr	r3, [pc, #208]	; (800077c <MX_TIM3_Init+0xf8>)
 80006aa:	4a35      	ldr	r2, [pc, #212]	; (8000780 <MX_TIM3_Init+0xfc>)
 80006ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 80006ae:	4b33      	ldr	r3, [pc, #204]	; (800077c <MX_TIM3_Init+0xf8>)
 80006b0:	221f      	movs	r2, #31
 80006b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b4:	4b31      	ldr	r3, [pc, #196]	; (800077c <MX_TIM3_Init+0xf8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 80006ba:	4b30      	ldr	r3, [pc, #192]	; (800077c <MX_TIM3_Init+0xf8>)
 80006bc:	22f4      	movs	r2, #244	; 0xf4
 80006be:	32ff      	adds	r2, #255	; 0xff
 80006c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c2:	4b2e      	ldr	r3, [pc, #184]	; (800077c <MX_TIM3_Init+0xf8>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c8:	4b2c      	ldr	r3, [pc, #176]	; (800077c <MX_TIM3_Init+0xf8>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006ce:	4b2b      	ldr	r3, [pc, #172]	; (800077c <MX_TIM3_Init+0xf8>)
 80006d0:	0018      	movs	r0, r3
 80006d2:	f002 fa9f 	bl	8002c14 <HAL_TIM_PWM_Init>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80006da:	f000 f9bb 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006de:	2120      	movs	r1, #32
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006ec:	187a      	adds	r2, r7, r1
 80006ee:	4b23      	ldr	r3, [pc, #140]	; (800077c <MX_TIM3_Init+0xf8>)
 80006f0:	0011      	movs	r1, r2
 80006f2:	0018      	movs	r0, r3
 80006f4:	f003 f838 	bl	8003768 <HAL_TIMEx_MasterConfigSynchronization>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80006fc:	f000 f9aa 	bl	8000a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2260      	movs	r2, #96	; 0x60
 8000704:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 375;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2278      	movs	r2, #120	; 0x78
 800070a:	32ff      	adds	r2, #255	; 0xff
 800070c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800071a:	1d39      	adds	r1, r7, #4
 800071c:	4b17      	ldr	r3, [pc, #92]	; (800077c <MX_TIM3_Init+0xf8>)
 800071e:	2200      	movs	r2, #0
 8000720:	0018      	movs	r0, r3
 8000722:	f002 fb73 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800072a:	f000 f993 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800072e:	1d39      	adds	r1, r7, #4
 8000730:	4b12      	ldr	r3, [pc, #72]	; (800077c <MX_TIM3_Init+0xf8>)
 8000732:	2204      	movs	r2, #4
 8000734:	0018      	movs	r0, r3
 8000736:	f002 fb69 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 800073a:	1e03      	subs	r3, r0, #0
 800073c:	d001      	beq.n	8000742 <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 800073e:	f000 f989 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000742:	1d39      	adds	r1, r7, #4
 8000744:	4b0d      	ldr	r3, [pc, #52]	; (800077c <MX_TIM3_Init+0xf8>)
 8000746:	2208      	movs	r2, #8
 8000748:	0018      	movs	r0, r3
 800074a:	f002 fb5f 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000752:	f000 f97f 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000756:	1d39      	adds	r1, r7, #4
 8000758:	4b08      	ldr	r3, [pc, #32]	; (800077c <MX_TIM3_Init+0xf8>)
 800075a:	220c      	movs	r2, #12
 800075c:	0018      	movs	r0, r3
 800075e:	f002 fb55 	bl	8002e0c <HAL_TIM_PWM_ConfigChannel>
 8000762:	1e03      	subs	r3, r0, #0
 8000764:	d001      	beq.n	800076a <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8000766:	f000 f975 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800076a:	4b04      	ldr	r3, [pc, #16]	; (800077c <MX_TIM3_Init+0xf8>)
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fa5d 	bl	8000c2c <HAL_TIM_MspPostInit>

}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b00a      	add	sp, #40	; 0x28
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	20000138 	.word	0x20000138
 8000780:	40000400 	.word	0x40000400

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b089      	sub	sp, #36	; 0x24
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	240c      	movs	r4, #12
 800078c:	193b      	adds	r3, r7, r4
 800078e:	0018      	movs	r0, r3
 8000790:	2314      	movs	r3, #20
 8000792:	001a      	movs	r2, r3
 8000794:	2100      	movs	r1, #0
 8000796:	f003 f89d 	bl	80038d4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079a:	4b1c      	ldr	r3, [pc, #112]	; (800080c <MX_GPIO_Init+0x88>)
 800079c:	695a      	ldr	r2, [r3, #20]
 800079e:	4b1b      	ldr	r3, [pc, #108]	; (800080c <MX_GPIO_Init+0x88>)
 80007a0:	2180      	movs	r1, #128	; 0x80
 80007a2:	0289      	lsls	r1, r1, #10
 80007a4:	430a      	orrs	r2, r1
 80007a6:	615a      	str	r2, [r3, #20]
 80007a8:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_GPIO_Init+0x88>)
 80007aa:	695a      	ldr	r2, [r3, #20]
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	029b      	lsls	r3, r3, #10
 80007b0:	4013      	ands	r3, r2
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_GPIO_Init+0x88>)
 80007b8:	695a      	ldr	r2, [r3, #20]
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_GPIO_Init+0x88>)
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	02c9      	lsls	r1, r1, #11
 80007c0:	430a      	orrs	r2, r1
 80007c2:	615a      	str	r2, [r3, #20]
 80007c4:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_GPIO_Init+0x88>)
 80007c6:	695a      	ldr	r2, [r3, #20]
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	02db      	lsls	r3, r3, #11
 80007cc:	4013      	ands	r3, r2
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80007d2:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_GPIO_Init+0x8c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	2140      	movs	r1, #64	; 0x40
 80007d8:	0018      	movs	r0, r3
 80007da:	f000 ff7d 	bl	80016d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007de:	0021      	movs	r1, r4
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2240      	movs	r2, #64	; 0x40
 80007e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2201      	movs	r2, #1
 80007ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	4a05      	ldr	r2, [pc, #20]	; (8000810 <MX_GPIO_Init+0x8c>)
 80007fc:	0019      	movs	r1, r3
 80007fe:	0010      	movs	r0, r2
 8000800:	f000 fe02 	bl	8001408 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b009      	add	sp, #36	; 0x24
 800080a:	bd90      	pop	{r4, r7, pc}
 800080c:	40021000 	.word	0x40021000
 8000810:	48000400 	.word	0x48000400

08000814 <EnablePWMOutput>:

/* USER CODE BEGIN 4 */

void EnablePWMOutput(TIM_HandleTypeDef *_htim) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	//  Set HAL Timer Channel Status
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_1);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2100      	movs	r1, #0
 8000820:	0018      	movs	r0, r3
 8000822:	f002 fa47 	bl	8002cb4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_2);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2104      	movs	r1, #4
 800082a:	0018      	movs	r0, r3
 800082c:	f002 fa42 	bl	8002cb4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_3);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2108      	movs	r1, #8
 8000834:	0018      	movs	r0, r3
 8000836:	f002 fa3d 	bl	8002cb4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_4);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	210c      	movs	r1, #12
 800083e:	0018      	movs	r0, r3
 8000840:	f002 fa38 	bl	8002cb4 <HAL_TIM_PWM_Start>
}
 8000844:	46c0      	nop			; (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	b002      	add	sp, #8
 800084a:	bd80      	pop	{r7, pc}

0800084c <CRC_compare>:
	uint16_t message_id;
	uint16_t crc;
} __attribute__((packed));

/* CRC INIT */
uint8_t CRC_compare(struct tctp_message received_msg) {
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b095      	sub	sp, #84	; 0x54
 8000850:	af00      	add	r7, sp, #0
 8000852:	003c      	movs	r4, r7
 8000854:	6020      	str	r0, [r4, #0]
 8000856:	6061      	str	r1, [r4, #4]
 8000858:	60a2      	str	r2, [r4, #8]
 800085a:	60e3      	str	r3, [r4, #12]
	uint16_t received_crc = received_msg.crc;
 800085c:	234a      	movs	r3, #74	; 0x4a
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	003a      	movs	r2, r7
 8000862:	8992      	ldrh	r2, [r2, #12]
 8000864:	801a      	strh	r2, [r3, #0]
	uint32_t SPI_RX_Buffer_32[SPI_BUFFER_SIZE];
	for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
 8000866:	2300      	movs	r3, #0
 8000868:	64fb      	str	r3, [r7, #76]	; 0x4c
 800086a:	e00c      	b.n	8000886 <CRC_compare+0x3a>
		SPI_RX_Buffer_32[i] = (uint32_t) SPI_RX_Buffer[i];
 800086c:	4a13      	ldr	r2, [pc, #76]	; (80008bc <CRC_compare+0x70>)
 800086e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000870:	18d3      	adds	r3, r2, r3
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	0019      	movs	r1, r3
 8000876:	2310      	movs	r3, #16
 8000878:	18fb      	adds	r3, r7, r3
 800087a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800087c:	0092      	lsls	r2, r2, #2
 800087e:	50d1      	str	r1, [r2, r3]
	for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
 8000880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000882:	3301      	adds	r3, #1
 8000884:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000888:	2b0c      	cmp	r3, #12
 800088a:	ddef      	ble.n	800086c <CRC_compare+0x20>
	}

	uint32_t calculated_crc = HAL_CRC_Calculate(&hcrc, SPI_RX_Buffer_32, SPI_BUFFER_SIZE-2);
 800088c:	2310      	movs	r3, #16
 800088e:	18f9      	adds	r1, r7, r3
 8000890:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <CRC_compare+0x74>)
 8000892:	220b      	movs	r2, #11
 8000894:	0018      	movs	r0, r3
 8000896:	f000 fc5a 	bl	800114e <HAL_CRC_Calculate>
 800089a:	0003      	movs	r3, r0
 800089c:	647b      	str	r3, [r7, #68]	; 0x44
	calculated_crc = (uint16_t) calculated_crc;
 800089e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	647b      	str	r3, [r7, #68]	; 0x44

	return received_crc == calculated_crc;
 80008a4:	234a      	movs	r3, #74	; 0x4a
 80008a6:	18fb      	adds	r3, r7, r3
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	425a      	negs	r2, r3
 80008b0:	4153      	adcs	r3, r2
 80008b2:	b2db      	uxtb	r3, r3
}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b015      	add	sp, #84	; 0x54
 80008ba:	bd90      	pop	{r4, r7, pc}
 80008bc:	20000180 	.word	0x20000180
 80008c0:	20000028 	.word	0x20000028

080008c4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80008c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c6:	b089      	sub	sp, #36	; 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80008cc:	4b5b      	ldr	r3, [pc, #364]	; (8000a3c <HAL_SPI_TxRxCpltCallback+0x178>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	2140      	movs	r1, #64	; 0x40
 80008d2:	0018      	movs	r0, r3
 80008d4:	f000 ff00 	bl	80016d8 <HAL_GPIO_WritePin>

	struct tctp_message *received_msg = (struct tctp_message*) SPI_RX_Buffer;
 80008d8:	4b59      	ldr	r3, [pc, #356]	; (8000a40 <HAL_SPI_TxRxCpltCallback+0x17c>)
 80008da:	61bb      	str	r3, [r7, #24]
	uint8_t message_correct = CRC_compare(*received_msg);
 80008dc:	2317      	movs	r3, #23
 80008de:	18fc      	adds	r4, r7, r3
 80008e0:	69bb      	ldr	r3, [r7, #24]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	7859      	ldrb	r1, [r3, #1]
 80008e6:	0209      	lsls	r1, r1, #8
 80008e8:	430a      	orrs	r2, r1
 80008ea:	7899      	ldrb	r1, [r3, #2]
 80008ec:	0409      	lsls	r1, r1, #16
 80008ee:	430a      	orrs	r2, r1
 80008f0:	78d9      	ldrb	r1, [r3, #3]
 80008f2:	0609      	lsls	r1, r1, #24
 80008f4:	430a      	orrs	r2, r1
 80008f6:	0010      	movs	r0, r2
 80008f8:	791a      	ldrb	r2, [r3, #4]
 80008fa:	7959      	ldrb	r1, [r3, #5]
 80008fc:	0209      	lsls	r1, r1, #8
 80008fe:	430a      	orrs	r2, r1
 8000900:	7999      	ldrb	r1, [r3, #6]
 8000902:	0409      	lsls	r1, r1, #16
 8000904:	430a      	orrs	r2, r1
 8000906:	79d9      	ldrb	r1, [r3, #7]
 8000908:	0609      	lsls	r1, r1, #24
 800090a:	430a      	orrs	r2, r1
 800090c:	0016      	movs	r6, r2
 800090e:	7a1a      	ldrb	r2, [r3, #8]
 8000910:	7a59      	ldrb	r1, [r3, #9]
 8000912:	0209      	lsls	r1, r1, #8
 8000914:	430a      	orrs	r2, r1
 8000916:	7a99      	ldrb	r1, [r3, #10]
 8000918:	0409      	lsls	r1, r1, #16
 800091a:	430a      	orrs	r2, r1
 800091c:	7ad9      	ldrb	r1, [r3, #11]
 800091e:	0609      	lsls	r1, r1, #24
 8000920:	430a      	orrs	r2, r1
 8000922:	0015      	movs	r5, r2
 8000924:	7b1a      	ldrb	r2, [r3, #12]
 8000926:	7b5b      	ldrb	r3, [r3, #13]
 8000928:	021b      	lsls	r3, r3, #8
 800092a:	431a      	orrs	r2, r3
 800092c:	2300      	movs	r3, #0
 800092e:	0412      	lsls	r2, r2, #16
 8000930:	0c12      	lsrs	r2, r2, #16
 8000932:	0c1b      	lsrs	r3, r3, #16
 8000934:	041b      	lsls	r3, r3, #16
 8000936:	4313      	orrs	r3, r2
 8000938:	0031      	movs	r1, r6
 800093a:	002a      	movs	r2, r5
 800093c:	f7ff ff86 	bl	800084c <CRC_compare>
 8000940:	0003      	movs	r3, r0
 8000942:	7023      	strb	r3, [r4, #0]

	if (message_correct) {
 8000944:	2317      	movs	r3, #23
 8000946:	18fb      	adds	r3, r7, r3
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d003      	beq.n	8000956 <HAL_SPI_TxRxCpltCallback+0x92>
		SPI_TX_Buffer[0] = ACK;
 800094e:	4b3d      	ldr	r3, [pc, #244]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
 8000954:	e002      	b.n	800095c <HAL_SPI_TxRxCpltCallback+0x98>
	} else {
		SPI_TX_Buffer[0] = NACK;
 8000956:	4b3b      	ldr	r3, [pc, #236]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 8000958:	2201      	movs	r2, #1
 800095a:	701a      	strb	r2, [r3, #0]
	}
	SPI_TX_Buffer[1] = SPI_RX_Buffer[1];
 800095c:	4b38      	ldr	r3, [pc, #224]	; (8000a40 <HAL_SPI_TxRxCpltCallback+0x17c>)
 800095e:	785a      	ldrb	r2, [r3, #1]
 8000960:	4b38      	ldr	r3, [pc, #224]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 8000962:	705a      	strb	r2, [r3, #1]
	SPI_TX_Buffer[2] = SPI_RX_Buffer[2];
 8000964:	4b36      	ldr	r3, [pc, #216]	; (8000a40 <HAL_SPI_TxRxCpltCallback+0x17c>)
 8000966:	789a      	ldrb	r2, [r3, #2]
 8000968:	4b36      	ldr	r3, [pc, #216]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 800096a:	709a      	strb	r2, [r3, #2]
	if (NUM_TOOLS == 0) {
		SPI_TX_Buffer[3] = SPI_RX_Buffer[11];
 800096c:	4b34      	ldr	r3, [pc, #208]	; (8000a40 <HAL_SPI_TxRxCpltCallback+0x17c>)
 800096e:	7ada      	ldrb	r2, [r3, #11]
 8000970:	4b34      	ldr	r3, [pc, #208]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 8000972:	70da      	strb	r2, [r3, #3]
		SPI_TX_Buffer[4] = SPI_RX_Buffer[12];
 8000974:	4b32      	ldr	r3, [pc, #200]	; (8000a40 <HAL_SPI_TxRxCpltCallback+0x17c>)
 8000976:	7b1a      	ldrb	r2, [r3, #12]
 8000978:	4b32      	ldr	r3, [pc, #200]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 800097a:	711a      	strb	r2, [r3, #4]
	} else {
		SPI_TX_Buffer[3] = SPI_RX_Buffer[15];
		SPI_TX_Buffer[4] = SPI_RX_Buffer[16];
	}

	for (int i = 5; i < 13; i++) {
 800097c:	2305      	movs	r3, #5
 800097e:	61fb      	str	r3, [r7, #28]
 8000980:	e007      	b.n	8000992 <HAL_SPI_TxRxCpltCallback+0xce>
		SPI_TX_Buffer[i] = 0;
 8000982:	4a30      	ldr	r2, [pc, #192]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	18d3      	adds	r3, r2, r3
 8000988:	2200      	movs	r2, #0
 800098a:	701a      	strb	r2, [r3, #0]
	for (int i = 5; i < 13; i++) {
 800098c:	69fb      	ldr	r3, [r7, #28]
 800098e:	3301      	adds	r3, #1
 8000990:	61fb      	str	r3, [r7, #28]
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	2b0c      	cmp	r3, #12
 8000996:	ddf4      	ble.n	8000982 <HAL_SPI_TxRxCpltCallback+0xbe>
	}

	HAL_SPI_TransmitReceive_IT(&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, SPI_BUFFER_SIZE);
 8000998:	4a29      	ldr	r2, [pc, #164]	; (8000a40 <HAL_SPI_TxRxCpltCallback+0x17c>)
 800099a:	492a      	ldr	r1, [pc, #168]	; (8000a44 <HAL_SPI_TxRxCpltCallback+0x180>)
 800099c:	482a      	ldr	r0, [pc, #168]	; (8000a48 <HAL_SPI_TxRxCpltCallback+0x184>)
 800099e:	230d      	movs	r3, #13
 80009a0:	f001 fc42 	bl	8002228 <HAL_SPI_TransmitReceive_IT>
	uint8_t thruster_values[NUM_THRUSTERS];
	memcpy(thruster_values, received_msg->data_thrust.full_thrust_values, NUM_THRUSTERS);
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	3303      	adds	r3, #3
 80009a8:	240c      	movs	r4, #12
 80009aa:	193a      	adds	r2, r7, r4
 80009ac:	0010      	movs	r0, r2
 80009ae:	0019      	movs	r1, r3
 80009b0:	2308      	movs	r3, #8
 80009b2:	001a      	movs	r2, r3
 80009b4:	f002 ffba 	bl	800392c <memcpy>

	/* Send data to PWMs */
	if (message_correct) {
 80009b8:	2317      	movs	r3, #23
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d038      	beq.n	8000a34 <HAL_SPI_TxRxCpltCallback+0x170>
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
		htim1.Instance->CCR1 = (uint32_t) thruster_values[0] + 250;
 80009c2:	0021      	movs	r1, r4
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	001a      	movs	r2, r3
 80009ca:	4b20      	ldr	r3, [pc, #128]	; (8000a4c <HAL_SPI_TxRxCpltCallback+0x188>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	32fa      	adds	r2, #250	; 0xfa
 80009d0:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR2 = (uint32_t) thruster_values[1] + 250;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	785b      	ldrb	r3, [r3, #1]
 80009d6:	001a      	movs	r2, r3
 80009d8:	4b1c      	ldr	r3, [pc, #112]	; (8000a4c <HAL_SPI_TxRxCpltCallback+0x188>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	32fa      	adds	r2, #250	; 0xfa
 80009de:	639a      	str	r2, [r3, #56]	; 0x38
		htim1.Instance->CCR3 = (uint32_t) thruster_values[2] + 250;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	789b      	ldrb	r3, [r3, #2]
 80009e4:	001a      	movs	r2, r3
 80009e6:	4b19      	ldr	r3, [pc, #100]	; (8000a4c <HAL_SPI_TxRxCpltCallback+0x188>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	32fa      	adds	r2, #250	; 0xfa
 80009ec:	63da      	str	r2, [r3, #60]	; 0x3c
		htim1.Instance->CCR4 = (uint32_t) thruster_values[3] + 250;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	78db      	ldrb	r3, [r3, #3]
 80009f2:	001a      	movs	r2, r3
 80009f4:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <HAL_SPI_TxRxCpltCallback+0x188>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	32fa      	adds	r2, #250	; 0xfa
 80009fa:	641a      	str	r2, [r3, #64]	; 0x40

		htim2.Instance->CCR1 = (uint32_t) thruster_values[4] + 250;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	791b      	ldrb	r3, [r3, #4]
 8000a00:	001a      	movs	r2, r3
 8000a02:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <HAL_SPI_TxRxCpltCallback+0x18c>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	32fa      	adds	r2, #250	; 0xfa
 8000a08:	635a      	str	r2, [r3, #52]	; 0x34
		htim2.Instance->CCR2 = (uint32_t) thruster_values[5] + 250;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	795b      	ldrb	r3, [r3, #5]
 8000a0e:	001a      	movs	r2, r3
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <HAL_SPI_TxRxCpltCallback+0x18c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	32fa      	adds	r2, #250	; 0xfa
 8000a16:	639a      	str	r2, [r3, #56]	; 0x38
		htim2.Instance->CCR3 = (uint32_t) thruster_values[6] + 250;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	799b      	ldrb	r3, [r3, #6]
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <HAL_SPI_TxRxCpltCallback+0x18c>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	32fa      	adds	r2, #250	; 0xfa
 8000a24:	63da      	str	r2, [r3, #60]	; 0x3c
		htim2.Instance->CCR4 = (uint32_t) thruster_values[7] + 250;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	79db      	ldrb	r3, [r3, #7]
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <HAL_SPI_TxRxCpltCallback+0x18c>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	32fa      	adds	r2, #250	; 0xfa
 8000a32:	641a      	str	r2, [r3, #64]	; 0x40
	} else {
		//NVIC_SystemReset();
	}
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b009      	add	sp, #36	; 0x24
 8000a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a3c:	48000400 	.word	0x48000400
 8000a40:	20000180 	.word	0x20000180
 8000a44:	20000190 	.word	0x20000190
 8000a48:	20000044 	.word	0x20000044
 8000a4c:	200000a8 	.word	0x200000a8
 8000a50:	200000f0 	.word	0x200000f0

08000a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a66:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <HAL_MspInit+0x44>)
 8000a68:	699a      	ldr	r2, [r3, #24]
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <HAL_MspInit+0x44>)
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	430a      	orrs	r2, r1
 8000a70:	619a      	str	r2, [r3, #24]
 8000a72:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <HAL_MspInit+0x44>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	2201      	movs	r2, #1
 8000a78:	4013      	ands	r3, r2
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7e:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <HAL_MspInit+0x44>)
 8000a80:	69da      	ldr	r2, [r3, #28]
 8000a82:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <HAL_MspInit+0x44>)
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	0549      	lsls	r1, r1, #21
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	61da      	str	r2, [r3, #28]
 8000a8c:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <HAL_MspInit+0x44>)
 8000a8e:	69da      	ldr	r2, [r3, #28]
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	055b      	lsls	r3, r3, #21
 8000a94:	4013      	ands	r3, r2
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	40021000 	.word	0x40021000

08000aa8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a09      	ldr	r2, [pc, #36]	; (8000adc <HAL_CRC_MspInit+0x34>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d10b      	bne.n	8000ad2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <HAL_CRC_MspInit+0x38>)
 8000abc:	695a      	ldr	r2, [r3, #20]
 8000abe:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <HAL_CRC_MspInit+0x38>)
 8000ac0:	2140      	movs	r1, #64	; 0x40
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	615a      	str	r2, [r3, #20]
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_CRC_MspInit+0x38>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	2240      	movs	r2, #64	; 0x40
 8000acc:	4013      	ands	r3, r2
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	b004      	add	sp, #16
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	40023000 	.word	0x40023000
 8000ae0:	40021000 	.word	0x40021000

08000ae4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ae4:	b590      	push	{r4, r7, lr}
 8000ae6:	b08b      	sub	sp, #44	; 0x2c
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	2414      	movs	r4, #20
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	0018      	movs	r0, r3
 8000af2:	2314      	movs	r3, #20
 8000af4:	001a      	movs	r2, r3
 8000af6:	2100      	movs	r1, #0
 8000af8:	f002 feec 	bl	80038d4 <memset>
  if(hspi->Instance==SPI1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a20      	ldr	r2, [pc, #128]	; (8000b84 <HAL_SPI_MspInit+0xa0>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d13a      	bne.n	8000b7c <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b06:	4b20      	ldr	r3, [pc, #128]	; (8000b88 <HAL_SPI_MspInit+0xa4>)
 8000b08:	699a      	ldr	r2, [r3, #24]
 8000b0a:	4b1f      	ldr	r3, [pc, #124]	; (8000b88 <HAL_SPI_MspInit+0xa4>)
 8000b0c:	2180      	movs	r1, #128	; 0x80
 8000b0e:	0149      	lsls	r1, r1, #5
 8000b10:	430a      	orrs	r2, r1
 8000b12:	619a      	str	r2, [r3, #24]
 8000b14:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <HAL_SPI_MspInit+0xa4>)
 8000b16:	699a      	ldr	r2, [r3, #24]
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	015b      	lsls	r3, r3, #5
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	4b19      	ldr	r3, [pc, #100]	; (8000b88 <HAL_SPI_MspInit+0xa4>)
 8000b24:	695a      	ldr	r2, [r3, #20]
 8000b26:	4b18      	ldr	r3, [pc, #96]	; (8000b88 <HAL_SPI_MspInit+0xa4>)
 8000b28:	2180      	movs	r1, #128	; 0x80
 8000b2a:	0289      	lsls	r1, r1, #10
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	615a      	str	r2, [r3, #20]
 8000b30:	4b15      	ldr	r3, [pc, #84]	; (8000b88 <HAL_SPI_MspInit+0xa4>)
 8000b32:	695a      	ldr	r2, [r3, #20]
 8000b34:	2380      	movs	r3, #128	; 0x80
 8000b36:	029b      	lsls	r3, r3, #10
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b3e:	0021      	movs	r1, r4
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	22f0      	movs	r2, #240	; 0xf0
 8000b44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b46:	187b      	adds	r3, r7, r1
 8000b48:	2202      	movs	r2, #2
 8000b4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2203      	movs	r2, #3
 8000b56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	187a      	adds	r2, r7, r1
 8000b60:	2390      	movs	r3, #144	; 0x90
 8000b62:	05db      	lsls	r3, r3, #23
 8000b64:	0011      	movs	r1, r2
 8000b66:	0018      	movs	r0, r3
 8000b68:	f000 fc4e 	bl	8001408 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2100      	movs	r1, #0
 8000b70:	2019      	movs	r0, #25
 8000b72:	f000 fa73 	bl	800105c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000b76:	2019      	movs	r0, #25
 8000b78:	f000 fa85 	bl	8001086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b00b      	add	sp, #44	; 0x2c
 8000b82:	bd90      	pop	{r4, r7, pc}
 8000b84:	40013000 	.word	0x40013000
 8000b88:	40021000 	.word	0x40021000

08000b8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <HAL_TIM_Base_MspInit+0x38>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d10d      	bne.n	8000bba <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <HAL_TIM_Base_MspInit+0x3c>)
 8000ba0:	699a      	ldr	r2, [r3, #24]
 8000ba2:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <HAL_TIM_Base_MspInit+0x3c>)
 8000ba4:	2180      	movs	r1, #128	; 0x80
 8000ba6:	0109      	lsls	r1, r1, #4
 8000ba8:	430a      	orrs	r2, r1
 8000baa:	619a      	str	r2, [r3, #24]
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <HAL_TIM_Base_MspInit+0x3c>)
 8000bae:	699a      	ldr	r2, [r3, #24]
 8000bb0:	2380      	movs	r3, #128	; 0x80
 8000bb2:	011b      	lsls	r3, r3, #4
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b004      	add	sp, #16
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	40012c00 	.word	0x40012c00
 8000bc8:	40021000 	.word	0x40021000

08000bcc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	05db      	lsls	r3, r3, #23
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d10c      	bne.n	8000bfa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000be0:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <HAL_TIM_PWM_MspInit+0x58>)
 8000be2:	69da      	ldr	r2, [r3, #28]
 8000be4:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <HAL_TIM_PWM_MspInit+0x58>)
 8000be6:	2101      	movs	r1, #1
 8000be8:	430a      	orrs	r2, r1
 8000bea:	61da      	str	r2, [r3, #28]
 8000bec:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <HAL_TIM_PWM_MspInit+0x58>)
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bf8:	e010      	b.n	8000c1c <HAL_TIM_PWM_MspInit+0x50>
  else if(htim_pwm->Instance==TIM3)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a0a      	ldr	r2, [pc, #40]	; (8000c28 <HAL_TIM_PWM_MspInit+0x5c>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d10b      	bne.n	8000c1c <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c04:	4b07      	ldr	r3, [pc, #28]	; (8000c24 <HAL_TIM_PWM_MspInit+0x58>)
 8000c06:	69da      	ldr	r2, [r3, #28]
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_TIM_PWM_MspInit+0x58>)
 8000c0a:	2102      	movs	r1, #2
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	61da      	str	r2, [r3, #28]
 8000c10:	4b04      	ldr	r3, [pc, #16]	; (8000c24 <HAL_TIM_PWM_MspInit+0x58>)
 8000c12:	69db      	ldr	r3, [r3, #28]
 8000c14:	2202      	movs	r2, #2
 8000c16:	4013      	ands	r3, r2
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
}
 8000c1c:	46c0      	nop			; (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b004      	add	sp, #16
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40000400 	.word	0x40000400

08000c2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b08b      	sub	sp, #44	; 0x2c
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	2414      	movs	r4, #20
 8000c36:	193b      	adds	r3, r7, r4
 8000c38:	0018      	movs	r0, r3
 8000c3a:	2314      	movs	r3, #20
 8000c3c:	001a      	movs	r2, r3
 8000c3e:	2100      	movs	r1, #0
 8000c40:	f002 fe48 	bl	80038d4 <memset>
  if(htim->Instance==TIM1)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a41      	ldr	r2, [pc, #260]	; (8000d50 <HAL_TIM_MspPostInit+0x124>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d126      	bne.n	8000c9c <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4e:	4b41      	ldr	r3, [pc, #260]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000c50:	695a      	ldr	r2, [r3, #20]
 8000c52:	4b40      	ldr	r3, [pc, #256]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000c54:	2180      	movs	r1, #128	; 0x80
 8000c56:	0289      	lsls	r1, r1, #10
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	615a      	str	r2, [r3, #20]
 8000c5c:	4b3d      	ldr	r3, [pc, #244]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000c5e:	695a      	ldr	r2, [r3, #20]
 8000c60:	2380      	movs	r3, #128	; 0x80
 8000c62:	029b      	lsls	r3, r3, #10
 8000c64:	4013      	ands	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
 8000c68:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	22f0      	movs	r2, #240	; 0xf0
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	0021      	movs	r1, r4
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2202      	movs	r2, #2
 8000c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2202      	movs	r2, #2
 8000c8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	187a      	adds	r2, r7, r1
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	05db      	lsls	r3, r3, #23
 8000c92:	0011      	movs	r1, r2
 8000c94:	0018      	movs	r0, r3
 8000c96:	f000 fbb7 	bl	8001408 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c9a:	e054      	b.n	8000d46 <HAL_TIM_MspPostInit+0x11a>
  else if(htim->Instance==TIM2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	2380      	movs	r3, #128	; 0x80
 8000ca2:	05db      	lsls	r3, r3, #23
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d125      	bne.n	8000cf4 <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000caa:	695a      	ldr	r2, [r3, #20]
 8000cac:	4b29      	ldr	r3, [pc, #164]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	0289      	lsls	r1, r1, #10
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	615a      	str	r2, [r3, #20]
 8000cb6:	4b27      	ldr	r3, [pc, #156]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000cb8:	695a      	ldr	r2, [r3, #20]
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	029b      	lsls	r3, r3, #10
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000cc4:	2114      	movs	r1, #20
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	220f      	movs	r2, #15
 8000cca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2202      	movs	r2, #2
 8000cd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	187b      	adds	r3, r7, r1
 8000cda:	2200      	movs	r2, #0
 8000cdc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000cde:	187b      	adds	r3, r7, r1
 8000ce0:	2202      	movs	r2, #2
 8000ce2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	187a      	adds	r2, r7, r1
 8000ce6:	2390      	movs	r3, #144	; 0x90
 8000ce8:	05db      	lsls	r3, r3, #23
 8000cea:	0011      	movs	r1, r2
 8000cec:	0018      	movs	r0, r3
 8000cee:	f000 fb8b 	bl	8001408 <HAL_GPIO_Init>
}
 8000cf2:	e028      	b.n	8000d46 <HAL_TIM_MspPostInit+0x11a>
  else if(htim->Instance==TIM3)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a17      	ldr	r2, [pc, #92]	; (8000d58 <HAL_TIM_MspPostInit+0x12c>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d123      	bne.n	8000d46 <HAL_TIM_MspPostInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000d00:	695a      	ldr	r2, [r3, #20]
 8000d02:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000d04:	2180      	movs	r1, #128	; 0x80
 8000d06:	02c9      	lsls	r1, r1, #11
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	615a      	str	r2, [r3, #20]
 8000d0c:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <HAL_TIM_MspPostInit+0x128>)
 8000d0e:	695a      	ldr	r2, [r3, #20]
 8000d10:	2380      	movs	r3, #128	; 0x80
 8000d12:	02db      	lsls	r3, r3, #11
 8000d14:	4013      	ands	r3, r2
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d1a:	2114      	movs	r1, #20
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2233      	movs	r2, #51	; 0x33
 8000d20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2202      	movs	r2, #2
 8000d26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2201      	movs	r2, #1
 8000d38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	4a07      	ldr	r2, [pc, #28]	; (8000d5c <HAL_TIM_MspPostInit+0x130>)
 8000d3e:	0019      	movs	r1, r3
 8000d40:	0010      	movs	r0, r2
 8000d42:	f000 fb61 	bl	8001408 <HAL_GPIO_Init>
}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b00b      	add	sp, #44	; 0x2c
 8000d4c:	bd90      	pop	{r4, r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	40012c00 	.word	0x40012c00
 8000d54:	40021000 	.word	0x40021000
 8000d58:	40000400 	.word	0x40000400
 8000d5c:	48000400 	.word	0x48000400

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6e:	e7fe      	b.n	8000d6e <HardFault_Handler+0x4>

08000d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d74:	46c0      	nop			; (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d88:	f000 f8a0 	bl	8000ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000d98:	4b03      	ldr	r3, [pc, #12]	; (8000da8 <SPI1_IRQHandler+0x14>)
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f001 fb0e 	bl	80023bc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	20000044 	.word	0x20000044

08000dac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000db0:	46c0      	nop			; (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <Reset_Handler>:
 8000db8:	4813      	ldr	r0, [pc, #76]	; (8000e08 <LoopForever+0x2>)
 8000dba:	4685      	mov	sp, r0
 8000dbc:	4813      	ldr	r0, [pc, #76]	; (8000e0c <LoopForever+0x6>)
 8000dbe:	6801      	ldr	r1, [r0, #0]
 8000dc0:	0e09      	lsrs	r1, r1, #24
 8000dc2:	4a13      	ldr	r2, [pc, #76]	; (8000e10 <LoopForever+0xa>)
 8000dc4:	4291      	cmp	r1, r2
 8000dc6:	d105      	bne.n	8000dd4 <ApplicationStart>
 8000dc8:	4812      	ldr	r0, [pc, #72]	; (8000e14 <LoopForever+0xe>)
 8000dca:	4913      	ldr	r1, [pc, #76]	; (8000e18 <LoopForever+0x12>)
 8000dcc:	6001      	str	r1, [r0, #0]
 8000dce:	4813      	ldr	r0, [pc, #76]	; (8000e1c <LoopForever+0x16>)
 8000dd0:	4913      	ldr	r1, [pc, #76]	; (8000e20 <LoopForever+0x1a>)
 8000dd2:	6001      	str	r1, [r0, #0]

08000dd4 <ApplicationStart>:
 8000dd4:	4813      	ldr	r0, [pc, #76]	; (8000e24 <LoopForever+0x1e>)
 8000dd6:	4914      	ldr	r1, [pc, #80]	; (8000e28 <LoopForever+0x22>)
 8000dd8:	4a14      	ldr	r2, [pc, #80]	; (8000e2c <LoopForever+0x26>)
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e002      	b.n	8000de4 <LoopCopyDataInit>

08000dde <CopyDataInit>:
 8000dde:	58d4      	ldr	r4, [r2, r3]
 8000de0:	50c4      	str	r4, [r0, r3]
 8000de2:	3304      	adds	r3, #4

08000de4 <LoopCopyDataInit>:
 8000de4:	18c4      	adds	r4, r0, r3
 8000de6:	428c      	cmp	r4, r1
 8000de8:	d3f9      	bcc.n	8000dde <CopyDataInit>
 8000dea:	4a11      	ldr	r2, [pc, #68]	; (8000e30 <LoopForever+0x2a>)
 8000dec:	4c11      	ldr	r4, [pc, #68]	; (8000e34 <LoopForever+0x2e>)
 8000dee:	2300      	movs	r3, #0
 8000df0:	e001      	b.n	8000df6 <LoopFillZerobss>

08000df2 <FillZerobss>:
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	3204      	adds	r2, #4

08000df6 <LoopFillZerobss>:
 8000df6:	42a2      	cmp	r2, r4
 8000df8:	d3fb      	bcc.n	8000df2 <FillZerobss>
 8000dfa:	f7ff ffd7 	bl	8000dac <SystemInit>
 8000dfe:	f002 fd71 	bl	80038e4 <__libc_init_array>
 8000e02:	f7ff fa0d 	bl	8000220 <main>

08000e06 <LoopForever>:
 8000e06:	e7fe      	b.n	8000e06 <LoopForever>
 8000e08:	20001800 	.word	0x20001800
 8000e0c:	00000004 	.word	0x00000004
 8000e10:	0000001f 	.word	0x0000001f
 8000e14:	40021018 	.word	0x40021018
 8000e18:	00000001 	.word	0x00000001
 8000e1c:	40010000 	.word	0x40010000
 8000e20:	00000000 	.word	0x00000000
 8000e24:	20000000 	.word	0x20000000
 8000e28:	2000000c 	.word	0x2000000c
 8000e2c:	08003990 	.word	0x08003990
 8000e30:	2000000c 	.word	0x2000000c
 8000e34:	200001a4 	.word	0x200001a4

08000e38 <ADC1_IRQHandler>:
 8000e38:	e7fe      	b.n	8000e38 <ADC1_IRQHandler>
	...

08000e3c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e40:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <HAL_Init+0x24>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_Init+0x24>)
 8000e46:	2110      	movs	r1, #16
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e4c:	2003      	movs	r0, #3
 8000e4e:	f000 f809 	bl	8000e64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e52:	f7ff fe05 	bl	8000a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e56:	2300      	movs	r3, #0
}
 8000e58:	0018      	movs	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	40022000 	.word	0x40022000

08000e64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e64:	b590      	push	{r4, r7, lr}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e6c:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <HAL_InitTick+0x5c>)
 8000e6e:	681c      	ldr	r4, [r3, #0]
 8000e70:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <HAL_InitTick+0x60>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	0019      	movs	r1, r3
 8000e76:	23fa      	movs	r3, #250	; 0xfa
 8000e78:	0098      	lsls	r0, r3, #2
 8000e7a:	f7ff f945 	bl	8000108 <__udivsi3>
 8000e7e:	0003      	movs	r3, r0
 8000e80:	0019      	movs	r1, r3
 8000e82:	0020      	movs	r0, r4
 8000e84:	f7ff f940 	bl	8000108 <__udivsi3>
 8000e88:	0003      	movs	r3, r0
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f000 f90b 	bl	80010a6 <HAL_SYSTICK_Config>
 8000e90:	1e03      	subs	r3, r0, #0
 8000e92:	d001      	beq.n	8000e98 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	e00f      	b.n	8000eb8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d80b      	bhi.n	8000eb6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	425b      	negs	r3, r3
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f000 f8d8 	bl	800105c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <HAL_InitTick+0x64>)
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	e000      	b.n	8000eb8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	0018      	movs	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b003      	add	sp, #12
 8000ebe:	bd90      	pop	{r4, r7, pc}
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000008 	.word	0x20000008
 8000ec8:	20000004 	.word	0x20000004

08000ecc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <HAL_IncTick+0x1c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	001a      	movs	r2, r3
 8000ed6:	4b05      	ldr	r3, [pc, #20]	; (8000eec <HAL_IncTick+0x20>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	18d2      	adds	r2, r2, r3
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <HAL_IncTick+0x20>)
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	46c0      	nop			; (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	200001a0 	.word	0x200001a0

08000ef0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b02      	ldr	r3, [pc, #8]	; (8000f00 <HAL_GetTick+0x10>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	200001a0 	.word	0x200001a0

08000f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	1dfb      	adds	r3, r7, #7
 8000f0e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f10:	1dfb      	adds	r3, r7, #7
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b7f      	cmp	r3, #127	; 0x7f
 8000f16:	d809      	bhi.n	8000f2c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f18:	1dfb      	adds	r3, r7, #7
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	001a      	movs	r2, r3
 8000f1e:	231f      	movs	r3, #31
 8000f20:	401a      	ands	r2, r3
 8000f22:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <__NVIC_EnableIRQ+0x30>)
 8000f24:	2101      	movs	r1, #1
 8000f26:	4091      	lsls	r1, r2
 8000f28:	000a      	movs	r2, r1
 8000f2a:	601a      	str	r2, [r3, #0]
  }
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b002      	add	sp, #8
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	e000e100 	.word	0xe000e100

08000f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	0002      	movs	r2, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	1dfb      	adds	r3, r7, #7
 8000f44:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b7f      	cmp	r3, #127	; 0x7f
 8000f4c:	d828      	bhi.n	8000fa0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f4e:	4a2f      	ldr	r2, [pc, #188]	; (800100c <__NVIC_SetPriority+0xd4>)
 8000f50:	1dfb      	adds	r3, r7, #7
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b25b      	sxtb	r3, r3
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	33c0      	adds	r3, #192	; 0xc0
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	589b      	ldr	r3, [r3, r2]
 8000f5e:	1dfa      	adds	r2, r7, #7
 8000f60:	7812      	ldrb	r2, [r2, #0]
 8000f62:	0011      	movs	r1, r2
 8000f64:	2203      	movs	r2, #3
 8000f66:	400a      	ands	r2, r1
 8000f68:	00d2      	lsls	r2, r2, #3
 8000f6a:	21ff      	movs	r1, #255	; 0xff
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	000a      	movs	r2, r1
 8000f70:	43d2      	mvns	r2, r2
 8000f72:	401a      	ands	r2, r3
 8000f74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	019b      	lsls	r3, r3, #6
 8000f7a:	22ff      	movs	r2, #255	; 0xff
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	0018      	movs	r0, r3
 8000f84:	2303      	movs	r3, #3
 8000f86:	4003      	ands	r3, r0
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8c:	481f      	ldr	r0, [pc, #124]	; (800100c <__NVIC_SetPriority+0xd4>)
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	b25b      	sxtb	r3, r3
 8000f94:	089b      	lsrs	r3, r3, #2
 8000f96:	430a      	orrs	r2, r1
 8000f98:	33c0      	adds	r3, #192	; 0xc0
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f9e:	e031      	b.n	8001004 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	; (8001010 <__NVIC_SetPriority+0xd8>)
 8000fa2:	1dfb      	adds	r3, r7, #7
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	230f      	movs	r3, #15
 8000faa:	400b      	ands	r3, r1
 8000fac:	3b08      	subs	r3, #8
 8000fae:	089b      	lsrs	r3, r3, #2
 8000fb0:	3306      	adds	r3, #6
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	18d3      	adds	r3, r2, r3
 8000fb6:	3304      	adds	r3, #4
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	1dfa      	adds	r2, r7, #7
 8000fbc:	7812      	ldrb	r2, [r2, #0]
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	400a      	ands	r2, r1
 8000fc4:	00d2      	lsls	r2, r2, #3
 8000fc6:	21ff      	movs	r1, #255	; 0xff
 8000fc8:	4091      	lsls	r1, r2
 8000fca:	000a      	movs	r2, r1
 8000fcc:	43d2      	mvns	r2, r2
 8000fce:	401a      	ands	r2, r3
 8000fd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	019b      	lsls	r3, r3, #6
 8000fd6:	22ff      	movs	r2, #255	; 0xff
 8000fd8:	401a      	ands	r2, r3
 8000fda:	1dfb      	adds	r3, r7, #7
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	0018      	movs	r0, r3
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	4003      	ands	r3, r0
 8000fe4:	00db      	lsls	r3, r3, #3
 8000fe6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fe8:	4809      	ldr	r0, [pc, #36]	; (8001010 <__NVIC_SetPriority+0xd8>)
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	001c      	movs	r4, r3
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	4023      	ands	r3, r4
 8000ff4:	3b08      	subs	r3, #8
 8000ff6:	089b      	lsrs	r3, r3, #2
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	3306      	adds	r3, #6
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	18c3      	adds	r3, r0, r3
 8001000:	3304      	adds	r3, #4
 8001002:	601a      	str	r2, [r3, #0]
}
 8001004:	46c0      	nop			; (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	b003      	add	sp, #12
 800100a:	bd90      	pop	{r4, r7, pc}
 800100c:	e000e100 	.word	0xe000e100
 8001010:	e000ed00 	.word	0xe000ed00

08001014 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	045b      	lsls	r3, r3, #17
 8001024:	429a      	cmp	r2, r3
 8001026:	d301      	bcc.n	800102c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001028:	2301      	movs	r3, #1
 800102a:	e010      	b.n	800104e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102c:	4b0a      	ldr	r3, [pc, #40]	; (8001058 <SysTick_Config+0x44>)
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	3a01      	subs	r2, #1
 8001032:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001034:	2301      	movs	r3, #1
 8001036:	425b      	negs	r3, r3
 8001038:	2103      	movs	r1, #3
 800103a:	0018      	movs	r0, r3
 800103c:	f7ff ff7c 	bl	8000f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <SysTick_Config+0x44>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <SysTick_Config+0x44>)
 8001048:	2207      	movs	r2, #7
 800104a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800104c:	2300      	movs	r3, #0
}
 800104e:	0018      	movs	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	b002      	add	sp, #8
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	e000e010 	.word	0xe000e010

0800105c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
 8001066:	210f      	movs	r1, #15
 8001068:	187b      	adds	r3, r7, r1
 800106a:	1c02      	adds	r2, r0, #0
 800106c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	187b      	adds	r3, r7, r1
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b25b      	sxtb	r3, r3
 8001076:	0011      	movs	r1, r2
 8001078:	0018      	movs	r0, r3
 800107a:	f7ff ff5d 	bl	8000f38 <__NVIC_SetPriority>
}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	b004      	add	sp, #16
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	0002      	movs	r2, r0
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	b25b      	sxtb	r3, r3
 8001098:	0018      	movs	r0, r3
 800109a:	f7ff ff33 	bl	8000f04 <__NVIC_EnableIRQ>
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	0018      	movs	r0, r3
 80010b2:	f7ff ffaf 	bl	8001014 <SysTick_Config>
 80010b6:	0003      	movs	r3, r0
}
 80010b8:	0018      	movs	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	b002      	add	sp, #8
 80010be:	bd80      	pop	{r7, pc}

080010c0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e039      	b.n	8001146 <HAL_CRC_Init+0x86>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7d5b      	ldrb	r3, [r3, #21]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d106      	bne.n	80010ea <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	751a      	strb	r2, [r3, #20]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff fcdf 	bl	8000aa8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2202      	movs	r2, #2
 80010ee:	755a      	strb	r2, [r3, #21]
#endif /* CRC_POL_POL */

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	791b      	ldrb	r3, [r3, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d105      	bne.n	8001104 <HAL_CRC_Init+0x44>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2201      	movs	r2, #1
 80010fe:	4252      	negs	r2, r2
 8001100:	611a      	str	r2, [r3, #16]
 8001102:	e004      	b.n	800110e <HAL_CRC_Init+0x4e>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	6892      	ldr	r2, [r2, #8]
 800110c:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	2260      	movs	r2, #96	; 0x60
 8001116:	4393      	bics	r3, r2
 8001118:	0019      	movs	r1, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	430a      	orrs	r2, r1
 8001124:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	2280      	movs	r2, #128	; 0x80
 800112e:	4393      	bics	r3, r2
 8001130:	0019      	movs	r1, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	691a      	ldr	r2, [r3, #16]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	430a      	orrs	r2, r1
 800113c:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	755a      	strb	r2, [r3, #21]

  /* Return function status */
  return HAL_OK;
 8001144:	2300      	movs	r3, #0
}
 8001146:	0018      	movs	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	b002      	add	sp, #8
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2202      	movs	r2, #2
 8001162:	755a      	strb	r2, [r3, #21]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2101      	movs	r1, #1
 8001170:	430a      	orrs	r2, r1
 8001172:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	2b03      	cmp	r3, #3
 800117a:	d005      	beq.n	8001188 <HAL_CRC_Calculate+0x3a>
 800117c:	d82d      	bhi.n	80011da <HAL_CRC_Calculate+0x8c>
 800117e:	2b01      	cmp	r3, #1
 8001180:	d019      	beq.n	80011b6 <HAL_CRC_Calculate+0x68>
 8001182:	2b02      	cmp	r3, #2
 8001184:	d020      	beq.n	80011c8 <HAL_CRC_Calculate+0x7a>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8001186:	e028      	b.n	80011da <HAL_CRC_Calculate+0x8c>
      for (index = 0U; index < BufferLength; index++)
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	e00a      	b.n	80011a4 <HAL_CRC_Calculate+0x56>
        hcrc->Instance->DR = pBuffer[index];
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	68ba      	ldr	r2, [r7, #8]
 8001194:	18d2      	adds	r2, r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d3f0      	bcc.n	800118e <HAL_CRC_Calculate+0x40>
      temp = hcrc->Instance->DR;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	613b      	str	r3, [r7, #16]
      break;
 80011b4:	e012      	b.n	80011dc <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	0018      	movs	r0, r3
 80011be:	f000 f815 	bl	80011ec <CRC_Handle_8>
 80011c2:	0003      	movs	r3, r0
 80011c4:	613b      	str	r3, [r7, #16]
      break;
 80011c6:	e009      	b.n	80011dc <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	68b9      	ldr	r1, [r7, #8]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	0018      	movs	r0, r3
 80011d0:	f000 f89d 	bl	800130e <CRC_Handle_16>
 80011d4:	0003      	movs	r3, r0
 80011d6:	613b      	str	r3, [r7, #16]
      break;
 80011d8:	e000      	b.n	80011dc <HAL_CRC_Calculate+0x8e>
      break;
 80011da:	46c0      	nop			; (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2201      	movs	r2, #1
 80011e0:	755a      	strb	r2, [r3, #21]

  /* Return the CRC computed value */
  return temp;
 80011e2:	693b      	ldr	r3, [r7, #16]
}
 80011e4:	0018      	movs	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	b006      	add	sp, #24
 80011ea:	bd80      	pop	{r7, pc}

080011ec <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
 80011fc:	e023      	b.n	8001246 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	68ba      	ldr	r2, [r7, #8]
 8001204:	18d3      	adds	r3, r2, r3
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	3301      	adds	r3, #1
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	18cb      	adds	r3, r1, r3
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001218:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	3302      	adds	r3, #2
 8001220:	68b9      	ldr	r1, [r7, #8]
 8001222:	18cb      	adds	r3, r1, r3
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001228:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	3303      	adds	r3, #3
 8001230:	68b9      	ldr	r1, [r7, #8]
 8001232:	18cb      	adds	r3, r1, r3
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800123c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800123e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	3301      	adds	r3, #1
 8001244:	61fb      	str	r3, [r7, #28]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	69fa      	ldr	r2, [r7, #28]
 800124c:	429a      	cmp	r2, r3
 800124e:	d3d6      	bcc.n	80011fe <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2203      	movs	r2, #3
 8001254:	4013      	ands	r3, r2
 8001256:	d053      	beq.n	8001300 <CRC_Handle_8+0x114>
  {
    if ((BufferLength % 4U) == 1U)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2203      	movs	r2, #3
 800125c:	4013      	ands	r3, r2
 800125e:	2b01      	cmp	r3, #1
 8001260:	d107      	bne.n	8001272 <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	18d2      	adds	r2, r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	7812      	ldrb	r2, [r2, #0]
 8001270:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2203      	movs	r2, #3
 8001276:	4013      	ands	r3, r2
 8001278:	2b02      	cmp	r3, #2
 800127a:	d119      	bne.n	80012b0 <CRC_Handle_8+0xc4>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	18d3      	adds	r3, r2, r3
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	021b      	lsls	r3, r3, #8
 8001288:	b21a      	sxth	r2, r3
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	3301      	adds	r3, #1
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	18cb      	adds	r3, r1, r3
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b21b      	sxth	r3, r3
 8001298:	4313      	orrs	r3, r2
 800129a:	b21a      	sxth	r2, r3
 800129c:	211a      	movs	r1, #26
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	187a      	adds	r2, r7, r1
 80012ac:	8812      	ldrh	r2, [r2, #0]
 80012ae:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2203      	movs	r2, #3
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b03      	cmp	r3, #3
 80012b8:	d122      	bne.n	8001300 <CRC_Handle_8+0x114>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	18d3      	adds	r3, r2, r3
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	021b      	lsls	r3, r3, #8
 80012c6:	b21a      	sxth	r2, r3
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	3301      	adds	r3, #1
 80012ce:	68b9      	ldr	r1, [r7, #8]
 80012d0:	18cb      	adds	r3, r1, r3
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	4313      	orrs	r3, r2
 80012d8:	b21a      	sxth	r2, r3
 80012da:	211a      	movs	r1, #26
 80012dc:	187b      	adds	r3, r7, r1
 80012de:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	187a      	adds	r2, r7, r1
 80012ea:	8812      	ldrh	r2, [r2, #0]
 80012ec:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	3302      	adds	r3, #2
 80012f4:	68ba      	ldr	r2, [r7, #8]
 80012f6:	18d2      	adds	r2, r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	7812      	ldrb	r2, [r2, #0]
 80012fe:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
}
 8001306:	0018      	movs	r0, r3
 8001308:	46bd      	mov	sp, r7
 800130a:	b008      	add	sp, #32
 800130c:	bd80      	pop	{r7, pc}

0800130e <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b086      	sub	sp, #24
 8001312:	af00      	add	r7, sp, #0
 8001314:	60f8      	str	r0, [r7, #12]
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	e013      	b.n	8001348 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	18d3      	adds	r3, r2, r3
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	041a      	lsls	r2, r3, #16
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	3302      	adds	r3, #2
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	18cb      	adds	r3, r1, r3
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	0019      	movs	r1, r3
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	430a      	orrs	r2, r1
 8001340:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	3301      	adds	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	085b      	lsrs	r3, r3, #1
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	429a      	cmp	r2, r3
 8001350:	d3e6      	bcc.n	8001320 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	4013      	ands	r3, r2
 8001358:	d009      	beq.n	800136e <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	68ba      	ldr	r2, [r7, #8]
 8001366:	18d3      	adds	r3, r2, r3
 8001368:	881a      	ldrh	r2, [r3, #0]
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	0018      	movs	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	b006      	add	sp, #24
 800137a:	bd80      	pop	{r7, pc}

0800137c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001384:	210f      	movs	r1, #15
 8001386:	187b      	adds	r3, r7, r1
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2221      	movs	r2, #33	; 0x21
 8001390:	5c9b      	ldrb	r3, [r3, r2]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d006      	beq.n	80013a6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2204      	movs	r2, #4
 800139c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800139e:	187b      	adds	r3, r7, r1
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]
 80013a4:	e028      	b.n	80013f8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	210e      	movs	r1, #14
 80013b2:	438a      	bics	r2, r1
 80013b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2101      	movs	r1, #1
 80013c2:	438a      	bics	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ce:	2101      	movs	r1, #1
 80013d0:	4091      	lsls	r1, r2
 80013d2:	000a      	movs	r2, r1
 80013d4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2221      	movs	r2, #33	; 0x21
 80013da:	2101      	movs	r1, #1
 80013dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2220      	movs	r2, #32
 80013e2:	2100      	movs	r1, #0
 80013e4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d004      	beq.n	80013f8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	0010      	movs	r0, r2
 80013f6:	4798      	blx	r3
    }
  }
  return status;
 80013f8:	230f      	movs	r3, #15
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	781b      	ldrb	r3, [r3, #0]
}
 80013fe:	0018      	movs	r0, r3
 8001400:	46bd      	mov	sp, r7
 8001402:	b004      	add	sp, #16
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001416:	e149      	b.n	80016ac <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2101      	movs	r1, #1
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	4091      	lsls	r1, r2
 8001422:	000a      	movs	r2, r1
 8001424:	4013      	ands	r3, r2
 8001426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d100      	bne.n	8001430 <HAL_GPIO_Init+0x28>
 800142e:	e13a      	b.n	80016a6 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	2203      	movs	r2, #3
 8001436:	4013      	ands	r3, r2
 8001438:	2b01      	cmp	r3, #1
 800143a:	d005      	beq.n	8001448 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2203      	movs	r2, #3
 8001442:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001444:	2b02      	cmp	r3, #2
 8001446:	d130      	bne.n	80014aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	2203      	movs	r2, #3
 8001454:	409a      	lsls	r2, r3
 8001456:	0013      	movs	r3, r2
 8001458:	43da      	mvns	r2, r3
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	4013      	ands	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	68da      	ldr	r2, [r3, #12]
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	409a      	lsls	r2, r3
 800146a:	0013      	movs	r3, r2
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	4313      	orrs	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800147e:	2201      	movs	r2, #1
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	409a      	lsls	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	43da      	mvns	r2, r3
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4013      	ands	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	091b      	lsrs	r3, r3, #4
 8001494:	2201      	movs	r2, #1
 8001496:	401a      	ands	r2, r3
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	409a      	lsls	r2, r3
 800149c:	0013      	movs	r3, r2
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	2203      	movs	r2, #3
 80014b0:	4013      	ands	r3, r2
 80014b2:	2b03      	cmp	r3, #3
 80014b4:	d017      	beq.n	80014e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	2203      	movs	r2, #3
 80014c2:	409a      	lsls	r2, r3
 80014c4:	0013      	movs	r3, r2
 80014c6:	43da      	mvns	r2, r3
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	4013      	ands	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	409a      	lsls	r2, r3
 80014d8:	0013      	movs	r3, r2
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2203      	movs	r2, #3
 80014ec:	4013      	ands	r3, r2
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d123      	bne.n	800153a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	08da      	lsrs	r2, r3, #3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	3208      	adds	r2, #8
 80014fa:	0092      	lsls	r2, r2, #2
 80014fc:	58d3      	ldr	r3, [r2, r3]
 80014fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	2207      	movs	r2, #7
 8001504:	4013      	ands	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	220f      	movs	r2, #15
 800150a:	409a      	lsls	r2, r3
 800150c:	0013      	movs	r3, r2
 800150e:	43da      	mvns	r2, r3
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	4013      	ands	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	691a      	ldr	r2, [r3, #16]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	2107      	movs	r1, #7
 800151e:	400b      	ands	r3, r1
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	409a      	lsls	r2, r3
 8001524:	0013      	movs	r3, r2
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	08da      	lsrs	r2, r3, #3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3208      	adds	r2, #8
 8001534:	0092      	lsls	r2, r2, #2
 8001536:	6939      	ldr	r1, [r7, #16]
 8001538:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	2203      	movs	r2, #3
 8001546:	409a      	lsls	r2, r3
 8001548:	0013      	movs	r3, r2
 800154a:	43da      	mvns	r2, r3
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	4013      	ands	r3, r2
 8001550:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	2203      	movs	r2, #3
 8001558:	401a      	ands	r2, r3
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	409a      	lsls	r2, r3
 8001560:	0013      	movs	r3, r2
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	23c0      	movs	r3, #192	; 0xc0
 8001574:	029b      	lsls	r3, r3, #10
 8001576:	4013      	ands	r3, r2
 8001578:	d100      	bne.n	800157c <HAL_GPIO_Init+0x174>
 800157a:	e094      	b.n	80016a6 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157c:	4b51      	ldr	r3, [pc, #324]	; (80016c4 <HAL_GPIO_Init+0x2bc>)
 800157e:	699a      	ldr	r2, [r3, #24]
 8001580:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <HAL_GPIO_Init+0x2bc>)
 8001582:	2101      	movs	r1, #1
 8001584:	430a      	orrs	r2, r1
 8001586:	619a      	str	r2, [r3, #24]
 8001588:	4b4e      	ldr	r3, [pc, #312]	; (80016c4 <HAL_GPIO_Init+0x2bc>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	2201      	movs	r2, #1
 800158e:	4013      	ands	r3, r2
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001594:	4a4c      	ldr	r2, [pc, #304]	; (80016c8 <HAL_GPIO_Init+0x2c0>)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	089b      	lsrs	r3, r3, #2
 800159a:	3302      	adds	r3, #2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	589b      	ldr	r3, [r3, r2]
 80015a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	2203      	movs	r2, #3
 80015a6:	4013      	ands	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	220f      	movs	r2, #15
 80015ac:	409a      	lsls	r2, r3
 80015ae:	0013      	movs	r3, r2
 80015b0:	43da      	mvns	r2, r3
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	2390      	movs	r3, #144	; 0x90
 80015bc:	05db      	lsls	r3, r3, #23
 80015be:	429a      	cmp	r2, r3
 80015c0:	d00d      	beq.n	80015de <HAL_GPIO_Init+0x1d6>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a41      	ldr	r2, [pc, #260]	; (80016cc <HAL_GPIO_Init+0x2c4>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d007      	beq.n	80015da <HAL_GPIO_Init+0x1d2>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a40      	ldr	r2, [pc, #256]	; (80016d0 <HAL_GPIO_Init+0x2c8>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d101      	bne.n	80015d6 <HAL_GPIO_Init+0x1ce>
 80015d2:	2302      	movs	r3, #2
 80015d4:	e004      	b.n	80015e0 <HAL_GPIO_Init+0x1d8>
 80015d6:	2305      	movs	r3, #5
 80015d8:	e002      	b.n	80015e0 <HAL_GPIO_Init+0x1d8>
 80015da:	2301      	movs	r3, #1
 80015dc:	e000      	b.n	80015e0 <HAL_GPIO_Init+0x1d8>
 80015de:	2300      	movs	r3, #0
 80015e0:	697a      	ldr	r2, [r7, #20]
 80015e2:	2103      	movs	r1, #3
 80015e4:	400a      	ands	r2, r1
 80015e6:	0092      	lsls	r2, r2, #2
 80015e8:	4093      	lsls	r3, r2
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015f0:	4935      	ldr	r1, [pc, #212]	; (80016c8 <HAL_GPIO_Init+0x2c0>)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	089b      	lsrs	r3, r3, #2
 80015f6:	3302      	adds	r3, #2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015fe:	4b35      	ldr	r3, [pc, #212]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	43da      	mvns	r2, r3
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	4013      	ands	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	035b      	lsls	r3, r3, #13
 8001616:	4013      	ands	r3, r2
 8001618:	d003      	beq.n	8001622 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4313      	orrs	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001622:	4b2c      	ldr	r3, [pc, #176]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001628:	4b2a      	ldr	r3, [pc, #168]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	43da      	mvns	r2, r3
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	2380      	movs	r3, #128	; 0x80
 800163e:	039b      	lsls	r3, r3, #14
 8001640:	4013      	ands	r3, r2
 8001642:	d003      	beq.n	800164c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800164c:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001652:	4b20      	ldr	r3, [pc, #128]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	43da      	mvns	r2, r3
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4013      	ands	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685a      	ldr	r2, [r3, #4]
 8001666:	2380      	movs	r3, #128	; 0x80
 8001668:	029b      	lsls	r3, r3, #10
 800166a:	4013      	ands	r3, r2
 800166c:	d003      	beq.n	8001676 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4313      	orrs	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001676:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800167c:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	43da      	mvns	r2, r3
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	4013      	ands	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	2380      	movs	r3, #128	; 0x80
 8001692:	025b      	lsls	r3, r3, #9
 8001694:	4013      	ands	r3, r2
 8001696:	d003      	beq.n	80016a0 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4313      	orrs	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <HAL_GPIO_Init+0x2cc>)
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	40da      	lsrs	r2, r3
 80016b4:	1e13      	subs	r3, r2, #0
 80016b6:	d000      	beq.n	80016ba <HAL_GPIO_Init+0x2b2>
 80016b8:	e6ae      	b.n	8001418 <HAL_GPIO_Init+0x10>
  } 
}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	46c0      	nop			; (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	b006      	add	sp, #24
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010000 	.word	0x40010000
 80016cc:	48000400 	.word	0x48000400
 80016d0:	48000800 	.word	0x48000800
 80016d4:	40010400 	.word	0x40010400

080016d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	0008      	movs	r0, r1
 80016e2:	0011      	movs	r1, r2
 80016e4:	1cbb      	adds	r3, r7, #2
 80016e6:	1c02      	adds	r2, r0, #0
 80016e8:	801a      	strh	r2, [r3, #0]
 80016ea:	1c7b      	adds	r3, r7, #1
 80016ec:	1c0a      	adds	r2, r1, #0
 80016ee:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016f0:	1c7b      	adds	r3, r7, #1
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d004      	beq.n	8001702 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016f8:	1cbb      	adds	r3, r7, #2
 80016fa:	881a      	ldrh	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001700:	e003      	b.n	800170a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001702:	1cbb      	adds	r3, r7, #2
 8001704:	881a      	ldrh	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	629a      	str	r2, [r3, #40]	; 0x28
}
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	46bd      	mov	sp, r7
 800170e:	b002      	add	sp, #8
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	f000 fb76 	bl	8001e14 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2201      	movs	r2, #1
 800172e:	4013      	ands	r3, r2
 8001730:	d100      	bne.n	8001734 <HAL_RCC_OscConfig+0x20>
 8001732:	e08e      	b.n	8001852 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001734:	4bc5      	ldr	r3, [pc, #788]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	220c      	movs	r2, #12
 800173a:	4013      	ands	r3, r2
 800173c:	2b04      	cmp	r3, #4
 800173e:	d00e      	beq.n	800175e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001740:	4bc2      	ldr	r3, [pc, #776]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	220c      	movs	r2, #12
 8001746:	4013      	ands	r3, r2
 8001748:	2b08      	cmp	r3, #8
 800174a:	d117      	bne.n	800177c <HAL_RCC_OscConfig+0x68>
 800174c:	4bbf      	ldr	r3, [pc, #764]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	23c0      	movs	r3, #192	; 0xc0
 8001752:	025b      	lsls	r3, r3, #9
 8001754:	401a      	ands	r2, r3
 8001756:	2380      	movs	r3, #128	; 0x80
 8001758:	025b      	lsls	r3, r3, #9
 800175a:	429a      	cmp	r2, r3
 800175c:	d10e      	bne.n	800177c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175e:	4bbb      	ldr	r3, [pc, #748]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	2380      	movs	r3, #128	; 0x80
 8001764:	029b      	lsls	r3, r3, #10
 8001766:	4013      	ands	r3, r2
 8001768:	d100      	bne.n	800176c <HAL_RCC_OscConfig+0x58>
 800176a:	e071      	b.n	8001850 <HAL_RCC_OscConfig+0x13c>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d000      	beq.n	8001776 <HAL_RCC_OscConfig+0x62>
 8001774:	e06c      	b.n	8001850 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	f000 fb4c 	bl	8001e14 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d107      	bne.n	8001794 <HAL_RCC_OscConfig+0x80>
 8001784:	4bb1      	ldr	r3, [pc, #708]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4bb0      	ldr	r3, [pc, #704]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800178a:	2180      	movs	r1, #128	; 0x80
 800178c:	0249      	lsls	r1, r1, #9
 800178e:	430a      	orrs	r2, r1
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	e02f      	b.n	80017f4 <HAL_RCC_OscConfig+0xe0>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10c      	bne.n	80017b6 <HAL_RCC_OscConfig+0xa2>
 800179c:	4bab      	ldr	r3, [pc, #684]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	4baa      	ldr	r3, [pc, #680]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017a2:	49ab      	ldr	r1, [pc, #684]	; (8001a50 <HAL_RCC_OscConfig+0x33c>)
 80017a4:	400a      	ands	r2, r1
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	4ba8      	ldr	r3, [pc, #672]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4ba7      	ldr	r3, [pc, #668]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017ae:	49a9      	ldr	r1, [pc, #676]	; (8001a54 <HAL_RCC_OscConfig+0x340>)
 80017b0:	400a      	ands	r2, r1
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	e01e      	b.n	80017f4 <HAL_RCC_OscConfig+0xe0>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d10e      	bne.n	80017dc <HAL_RCC_OscConfig+0xc8>
 80017be:	4ba3      	ldr	r3, [pc, #652]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4ba2      	ldr	r3, [pc, #648]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017c4:	2180      	movs	r1, #128	; 0x80
 80017c6:	02c9      	lsls	r1, r1, #11
 80017c8:	430a      	orrs	r2, r1
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	4b9f      	ldr	r3, [pc, #636]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b9e      	ldr	r3, [pc, #632]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017d2:	2180      	movs	r1, #128	; 0x80
 80017d4:	0249      	lsls	r1, r1, #9
 80017d6:	430a      	orrs	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	e00b      	b.n	80017f4 <HAL_RCC_OscConfig+0xe0>
 80017dc:	4b9b      	ldr	r3, [pc, #620]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b9a      	ldr	r3, [pc, #616]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017e2:	499b      	ldr	r1, [pc, #620]	; (8001a50 <HAL_RCC_OscConfig+0x33c>)
 80017e4:	400a      	ands	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	4b98      	ldr	r3, [pc, #608]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b97      	ldr	r3, [pc, #604]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80017ee:	4999      	ldr	r1, [pc, #612]	; (8001a54 <HAL_RCC_OscConfig+0x340>)
 80017f0:	400a      	ands	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d014      	beq.n	8001826 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fb78 	bl	8000ef0 <HAL_GetTick>
 8001800:	0003      	movs	r3, r0
 8001802:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001806:	f7ff fb73 	bl	8000ef0 <HAL_GetTick>
 800180a:	0002      	movs	r2, r0
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b64      	cmp	r3, #100	; 0x64
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e2fd      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001818:	4b8c      	ldr	r3, [pc, #560]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	029b      	lsls	r3, r3, #10
 8001820:	4013      	ands	r3, r2
 8001822:	d0f0      	beq.n	8001806 <HAL_RCC_OscConfig+0xf2>
 8001824:	e015      	b.n	8001852 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001826:	f7ff fb63 	bl	8000ef0 <HAL_GetTick>
 800182a:	0003      	movs	r3, r0
 800182c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001830:	f7ff fb5e 	bl	8000ef0 <HAL_GetTick>
 8001834:	0002      	movs	r2, r0
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b64      	cmp	r3, #100	; 0x64
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e2e8      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001842:	4b82      	ldr	r3, [pc, #520]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	2380      	movs	r3, #128	; 0x80
 8001848:	029b      	lsls	r3, r3, #10
 800184a:	4013      	ands	r3, r2
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x11c>
 800184e:	e000      	b.n	8001852 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001850:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2202      	movs	r2, #2
 8001858:	4013      	ands	r3, r2
 800185a:	d100      	bne.n	800185e <HAL_RCC_OscConfig+0x14a>
 800185c:	e06c      	b.n	8001938 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800185e:	4b7b      	ldr	r3, [pc, #492]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	220c      	movs	r2, #12
 8001864:	4013      	ands	r3, r2
 8001866:	d00e      	beq.n	8001886 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001868:	4b78      	ldr	r3, [pc, #480]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	220c      	movs	r2, #12
 800186e:	4013      	ands	r3, r2
 8001870:	2b08      	cmp	r3, #8
 8001872:	d11f      	bne.n	80018b4 <HAL_RCC_OscConfig+0x1a0>
 8001874:	4b75      	ldr	r3, [pc, #468]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001876:	685a      	ldr	r2, [r3, #4]
 8001878:	23c0      	movs	r3, #192	; 0xc0
 800187a:	025b      	lsls	r3, r3, #9
 800187c:	401a      	ands	r2, r3
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	021b      	lsls	r3, r3, #8
 8001882:	429a      	cmp	r2, r3
 8001884:	d116      	bne.n	80018b4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001886:	4b71      	ldr	r3, [pc, #452]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2202      	movs	r2, #2
 800188c:	4013      	ands	r3, r2
 800188e:	d005      	beq.n	800189c <HAL_RCC_OscConfig+0x188>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d001      	beq.n	800189c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e2bb      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800189c:	4b6b      	ldr	r3, [pc, #428]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	22f8      	movs	r2, #248	; 0xf8
 80018a2:	4393      	bics	r3, r2
 80018a4:	0019      	movs	r1, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	00da      	lsls	r2, r3, #3
 80018ac:	4b67      	ldr	r3, [pc, #412]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80018ae:	430a      	orrs	r2, r1
 80018b0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018b2:	e041      	b.n	8001938 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d024      	beq.n	8001906 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018bc:	4b63      	ldr	r3, [pc, #396]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b62      	ldr	r3, [pc, #392]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80018c2:	2101      	movs	r1, #1
 80018c4:	430a      	orrs	r2, r1
 80018c6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fb12 	bl	8000ef0 <HAL_GetTick>
 80018cc:	0003      	movs	r3, r0
 80018ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018d2:	f7ff fb0d 	bl	8000ef0 <HAL_GetTick>
 80018d6:	0002      	movs	r2, r0
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e297      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e4:	4b59      	ldr	r3, [pc, #356]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2202      	movs	r2, #2
 80018ea:	4013      	ands	r3, r2
 80018ec:	d0f1      	beq.n	80018d2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ee:	4b57      	ldr	r3, [pc, #348]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	22f8      	movs	r2, #248	; 0xf8
 80018f4:	4393      	bics	r3, r2
 80018f6:	0019      	movs	r1, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	00da      	lsls	r2, r3, #3
 80018fe:	4b53      	ldr	r3, [pc, #332]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001900:	430a      	orrs	r2, r1
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	e018      	b.n	8001938 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001906:	4b51      	ldr	r3, [pc, #324]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	4b50      	ldr	r3, [pc, #320]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800190c:	2101      	movs	r1, #1
 800190e:	438a      	bics	r2, r1
 8001910:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001912:	f7ff faed 	bl	8000ef0 <HAL_GetTick>
 8001916:	0003      	movs	r3, r0
 8001918:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800191c:	f7ff fae8 	bl	8000ef0 <HAL_GetTick>
 8001920:	0002      	movs	r2, r0
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e272      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800192e:	4b47      	ldr	r3, [pc, #284]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2202      	movs	r2, #2
 8001934:	4013      	ands	r3, r2
 8001936:	d1f1      	bne.n	800191c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2208      	movs	r2, #8
 800193e:	4013      	ands	r3, r2
 8001940:	d036      	beq.n	80019b0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d019      	beq.n	800197e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800194a:	4b40      	ldr	r3, [pc, #256]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 800194c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800194e:	4b3f      	ldr	r3, [pc, #252]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001950:	2101      	movs	r1, #1
 8001952:	430a      	orrs	r2, r1
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001956:	f7ff facb 	bl	8000ef0 <HAL_GetTick>
 800195a:	0003      	movs	r3, r0
 800195c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001960:	f7ff fac6 	bl	8000ef0 <HAL_GetTick>
 8001964:	0002      	movs	r2, r0
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e250      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001972:	4b36      	ldr	r3, [pc, #216]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	2202      	movs	r2, #2
 8001978:	4013      	ands	r3, r2
 800197a:	d0f1      	beq.n	8001960 <HAL_RCC_OscConfig+0x24c>
 800197c:	e018      	b.n	80019b0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800197e:	4b33      	ldr	r3, [pc, #204]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001980:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001982:	4b32      	ldr	r3, [pc, #200]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001984:	2101      	movs	r1, #1
 8001986:	438a      	bics	r2, r1
 8001988:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198a:	f7ff fab1 	bl	8000ef0 <HAL_GetTick>
 800198e:	0003      	movs	r3, r0
 8001990:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001994:	f7ff faac 	bl	8000ef0 <HAL_GetTick>
 8001998:	0002      	movs	r2, r0
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e236      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a6:	4b29      	ldr	r3, [pc, #164]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80019a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019aa:	2202      	movs	r2, #2
 80019ac:	4013      	ands	r3, r2
 80019ae:	d1f1      	bne.n	8001994 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2204      	movs	r2, #4
 80019b6:	4013      	ands	r3, r2
 80019b8:	d100      	bne.n	80019bc <HAL_RCC_OscConfig+0x2a8>
 80019ba:	e0b5      	b.n	8001b28 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019bc:	201f      	movs	r0, #31
 80019be:	183b      	adds	r3, r7, r0
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019c4:	4b21      	ldr	r3, [pc, #132]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80019c6:	69da      	ldr	r2, [r3, #28]
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	055b      	lsls	r3, r3, #21
 80019cc:	4013      	ands	r3, r2
 80019ce:	d110      	bne.n	80019f2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80019d2:	69da      	ldr	r2, [r3, #28]
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80019d6:	2180      	movs	r1, #128	; 0x80
 80019d8:	0549      	lsls	r1, r1, #21
 80019da:	430a      	orrs	r2, r1
 80019dc:	61da      	str	r2, [r3, #28]
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 80019e0:	69da      	ldr	r2, [r3, #28]
 80019e2:	2380      	movs	r3, #128	; 0x80
 80019e4:	055b      	lsls	r3, r3, #21
 80019e6:	4013      	ands	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019ec:	183b      	adds	r3, r7, r0
 80019ee:	2201      	movs	r2, #1
 80019f0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f2:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <HAL_RCC_OscConfig+0x344>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	2380      	movs	r3, #128	; 0x80
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4013      	ands	r3, r2
 80019fc:	d11a      	bne.n	8001a34 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019fe:	4b16      	ldr	r3, [pc, #88]	; (8001a58 <HAL_RCC_OscConfig+0x344>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <HAL_RCC_OscConfig+0x344>)
 8001a04:	2180      	movs	r1, #128	; 0x80
 8001a06:	0049      	lsls	r1, r1, #1
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a0c:	f7ff fa70 	bl	8000ef0 <HAL_GetTick>
 8001a10:	0003      	movs	r3, r0
 8001a12:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a16:	f7ff fa6b 	bl	8000ef0 <HAL_GetTick>
 8001a1a:	0002      	movs	r2, r0
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b64      	cmp	r3, #100	; 0x64
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e1f5      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <HAL_RCC_OscConfig+0x344>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	2380      	movs	r3, #128	; 0x80
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4013      	ands	r3, r2
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d10f      	bne.n	8001a5c <HAL_RCC_OscConfig+0x348>
 8001a3c:	4b03      	ldr	r3, [pc, #12]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001a3e:	6a1a      	ldr	r2, [r3, #32]
 8001a40:	4b02      	ldr	r3, [pc, #8]	; (8001a4c <HAL_RCC_OscConfig+0x338>)
 8001a42:	2101      	movs	r1, #1
 8001a44:	430a      	orrs	r2, r1
 8001a46:	621a      	str	r2, [r3, #32]
 8001a48:	e036      	b.n	8001ab8 <HAL_RCC_OscConfig+0x3a4>
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	fffeffff 	.word	0xfffeffff
 8001a54:	fffbffff 	.word	0xfffbffff
 8001a58:	40007000 	.word	0x40007000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10c      	bne.n	8001a7e <HAL_RCC_OscConfig+0x36a>
 8001a64:	4bca      	ldr	r3, [pc, #808]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a66:	6a1a      	ldr	r2, [r3, #32]
 8001a68:	4bc9      	ldr	r3, [pc, #804]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	438a      	bics	r2, r1
 8001a6e:	621a      	str	r2, [r3, #32]
 8001a70:	4bc7      	ldr	r3, [pc, #796]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a72:	6a1a      	ldr	r2, [r3, #32]
 8001a74:	4bc6      	ldr	r3, [pc, #792]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a76:	2104      	movs	r1, #4
 8001a78:	438a      	bics	r2, r1
 8001a7a:	621a      	str	r2, [r3, #32]
 8001a7c:	e01c      	b.n	8001ab8 <HAL_RCC_OscConfig+0x3a4>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b05      	cmp	r3, #5
 8001a84:	d10c      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x38c>
 8001a86:	4bc2      	ldr	r3, [pc, #776]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a88:	6a1a      	ldr	r2, [r3, #32]
 8001a8a:	4bc1      	ldr	r3, [pc, #772]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a8c:	2104      	movs	r1, #4
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	621a      	str	r2, [r3, #32]
 8001a92:	4bbf      	ldr	r3, [pc, #764]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a94:	6a1a      	ldr	r2, [r3, #32]
 8001a96:	4bbe      	ldr	r3, [pc, #760]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001a98:	2101      	movs	r1, #1
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	621a      	str	r2, [r3, #32]
 8001a9e:	e00b      	b.n	8001ab8 <HAL_RCC_OscConfig+0x3a4>
 8001aa0:	4bbb      	ldr	r3, [pc, #748]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001aa2:	6a1a      	ldr	r2, [r3, #32]
 8001aa4:	4bba      	ldr	r3, [pc, #744]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	438a      	bics	r2, r1
 8001aaa:	621a      	str	r2, [r3, #32]
 8001aac:	4bb8      	ldr	r3, [pc, #736]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001aae:	6a1a      	ldr	r2, [r3, #32]
 8001ab0:	4bb7      	ldr	r3, [pc, #732]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	438a      	bics	r2, r1
 8001ab6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d014      	beq.n	8001aea <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac0:	f7ff fa16 	bl	8000ef0 <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac8:	e009      	b.n	8001ade <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aca:	f7ff fa11 	bl	8000ef0 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	4aaf      	ldr	r2, [pc, #700]	; (8001d94 <HAL_RCC_OscConfig+0x680>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e19a      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ade:	4bac      	ldr	r3, [pc, #688]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d0f0      	beq.n	8001aca <HAL_RCC_OscConfig+0x3b6>
 8001ae8:	e013      	b.n	8001b12 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aea:	f7ff fa01 	bl	8000ef0 <HAL_GetTick>
 8001aee:	0003      	movs	r3, r0
 8001af0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001af2:	e009      	b.n	8001b08 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001af4:	f7ff f9fc 	bl	8000ef0 <HAL_GetTick>
 8001af8:	0002      	movs	r2, r0
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	4aa5      	ldr	r2, [pc, #660]	; (8001d94 <HAL_RCC_OscConfig+0x680>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e185      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b08:	4ba1      	ldr	r3, [pc, #644]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d1f0      	bne.n	8001af4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b12:	231f      	movs	r3, #31
 8001b14:	18fb      	adds	r3, r7, r3
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d105      	bne.n	8001b28 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b1c:	4b9c      	ldr	r3, [pc, #624]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b1e:	69da      	ldr	r2, [r3, #28]
 8001b20:	4b9b      	ldr	r3, [pc, #620]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b22:	499d      	ldr	r1, [pc, #628]	; (8001d98 <HAL_RCC_OscConfig+0x684>)
 8001b24:	400a      	ands	r2, r1
 8001b26:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2210      	movs	r2, #16
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d063      	beq.n	8001bfa <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d12a      	bne.n	8001b90 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b3a:	4b95      	ldr	r3, [pc, #596]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b3e:	4b94      	ldr	r3, [pc, #592]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b40:	2104      	movs	r1, #4
 8001b42:	430a      	orrs	r2, r1
 8001b44:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b46:	4b92      	ldr	r3, [pc, #584]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b4a:	4b91      	ldr	r3, [pc, #580]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff f9cd 	bl	8000ef0 <HAL_GetTick>
 8001b56:	0003      	movs	r3, r0
 8001b58:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b5c:	f7ff f9c8 	bl	8000ef0 <HAL_GetTick>
 8001b60:	0002      	movs	r2, r0
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e152      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b6e:	4b88      	ldr	r3, [pc, #544]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b72:	2202      	movs	r2, #2
 8001b74:	4013      	ands	r3, r2
 8001b76:	d0f1      	beq.n	8001b5c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b78:	4b85      	ldr	r3, [pc, #532]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b7c:	22f8      	movs	r2, #248	; 0xf8
 8001b7e:	4393      	bics	r3, r2
 8001b80:	0019      	movs	r1, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	00da      	lsls	r2, r3, #3
 8001b88:	4b81      	ldr	r3, [pc, #516]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	635a      	str	r2, [r3, #52]	; 0x34
 8001b8e:	e034      	b.n	8001bfa <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	3305      	adds	r3, #5
 8001b96:	d111      	bne.n	8001bbc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001b98:	4b7d      	ldr	r3, [pc, #500]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b9c:	4b7c      	ldr	r3, [pc, #496]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001b9e:	2104      	movs	r1, #4
 8001ba0:	438a      	bics	r2, r1
 8001ba2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ba4:	4b7a      	ldr	r3, [pc, #488]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ba8:	22f8      	movs	r2, #248	; 0xf8
 8001baa:	4393      	bics	r3, r2
 8001bac:	0019      	movs	r1, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	00da      	lsls	r2, r3, #3
 8001bb4:	4b76      	ldr	r3, [pc, #472]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	635a      	str	r2, [r3, #52]	; 0x34
 8001bba:	e01e      	b.n	8001bfa <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bbc:	4b74      	ldr	r3, [pc, #464]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001bbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bc0:	4b73      	ldr	r3, [pc, #460]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001bc8:	4b71      	ldr	r3, [pc, #452]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001bca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bcc:	4b70      	ldr	r3, [pc, #448]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001bce:	2101      	movs	r1, #1
 8001bd0:	438a      	bics	r2, r1
 8001bd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f98c 	bl	8000ef0 <HAL_GetTick>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001bde:	f7ff f987 	bl	8000ef0 <HAL_GetTick>
 8001be2:	0002      	movs	r2, r0
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e111      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bf0:	4b67      	ldr	r3, [pc, #412]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d1f1      	bne.n	8001bde <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2220      	movs	r2, #32
 8001c00:	4013      	ands	r3, r2
 8001c02:	d05c      	beq.n	8001cbe <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001c04:	4b62      	ldr	r3, [pc, #392]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	220c      	movs	r2, #12
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b0c      	cmp	r3, #12
 8001c0e:	d00e      	beq.n	8001c2e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001c10:	4b5f      	ldr	r3, [pc, #380]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	220c      	movs	r2, #12
 8001c16:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d114      	bne.n	8001c46 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001c1c:	4b5c      	ldr	r3, [pc, #368]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c1e:	685a      	ldr	r2, [r3, #4]
 8001c20:	23c0      	movs	r3, #192	; 0xc0
 8001c22:	025b      	lsls	r3, r3, #9
 8001c24:	401a      	ands	r2, r3
 8001c26:	23c0      	movs	r3, #192	; 0xc0
 8001c28:	025b      	lsls	r3, r3, #9
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d10b      	bne.n	8001c46 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001c2e:	4b58      	ldr	r3, [pc, #352]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c32:	2380      	movs	r3, #128	; 0x80
 8001c34:	029b      	lsls	r3, r3, #10
 8001c36:	4013      	ands	r3, r2
 8001c38:	d040      	beq.n	8001cbc <HAL_RCC_OscConfig+0x5a8>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d03c      	beq.n	8001cbc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e0e6      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d01b      	beq.n	8001c86 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001c4e:	4b50      	ldr	r3, [pc, #320]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c52:	4b4f      	ldr	r3, [pc, #316]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	0249      	lsls	r1, r1, #9
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff f948 	bl	8000ef0 <HAL_GetTick>
 8001c60:	0003      	movs	r3, r0
 8001c62:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c66:	f7ff f943 	bl	8000ef0 <HAL_GetTick>
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e0cd      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c78:	4b45      	ldr	r3, [pc, #276]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c7c:	2380      	movs	r3, #128	; 0x80
 8001c7e:	029b      	lsls	r3, r3, #10
 8001c80:	4013      	ands	r3, r2
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_OscConfig+0x552>
 8001c84:	e01b      	b.n	8001cbe <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001c86:	4b42      	ldr	r3, [pc, #264]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c8a:	4b41      	ldr	r3, [pc, #260]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001c8c:	4943      	ldr	r1, [pc, #268]	; (8001d9c <HAL_RCC_OscConfig+0x688>)
 8001c8e:	400a      	ands	r2, r1
 8001c90:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7ff f92d 	bl	8000ef0 <HAL_GetTick>
 8001c96:	0003      	movs	r3, r0
 8001c98:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c9c:	f7ff f928 	bl	8000ef0 <HAL_GetTick>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e0b2      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001cae:	4b38      	ldr	r3, [pc, #224]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001cb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cb2:	2380      	movs	r3, #128	; 0x80
 8001cb4:	029b      	lsls	r3, r3, #10
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x588>
 8001cba:	e000      	b.n	8001cbe <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001cbc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d100      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5b4>
 8001cc6:	e0a4      	b.n	8001e12 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cc8:	4b31      	ldr	r3, [pc, #196]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	220c      	movs	r2, #12
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d100      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x5c2>
 8001cd4:	e078      	b.n	8001dc8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d14c      	bne.n	8001d78 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cde:	4b2c      	ldr	r3, [pc, #176]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	4b2b      	ldr	r3, [pc, #172]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001ce4:	492e      	ldr	r1, [pc, #184]	; (8001da0 <HAL_RCC_OscConfig+0x68c>)
 8001ce6:	400a      	ands	r2, r1
 8001ce8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cea:	f7ff f901 	bl	8000ef0 <HAL_GetTick>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cf4:	f7ff f8fc 	bl	8000ef0 <HAL_GetTick>
 8001cf8:	0002      	movs	r2, r0
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e086      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	049b      	lsls	r3, r3, #18
 8001d0e:	4013      	ands	r3, r2
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d12:	4b1f      	ldr	r3, [pc, #124]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d16:	220f      	movs	r2, #15
 8001d18:	4393      	bics	r3, r2
 8001d1a:	0019      	movs	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d20:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d22:	430a      	orrs	r2, r1
 8001d24:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d26:	4b1a      	ldr	r3, [pc, #104]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	4a1e      	ldr	r2, [pc, #120]	; (8001da4 <HAL_RCC_OscConfig+0x690>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	0019      	movs	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d40:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d46:	2180      	movs	r1, #128	; 0x80
 8001d48:	0449      	lsls	r1, r1, #17
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4e:	f7ff f8cf 	bl	8000ef0 <HAL_GetTick>
 8001d52:	0003      	movs	r3, r0
 8001d54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d58:	f7ff f8ca 	bl	8000ef0 <HAL_GetTick>
 8001d5c:	0002      	movs	r2, r0
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e054      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d6a:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	2380      	movs	r3, #128	; 0x80
 8001d70:	049b      	lsls	r3, r3, #18
 8001d72:	4013      	ands	r3, r2
 8001d74:	d0f0      	beq.n	8001d58 <HAL_RCC_OscConfig+0x644>
 8001d76:	e04c      	b.n	8001e12 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <HAL_RCC_OscConfig+0x67c>)
 8001d7e:	4908      	ldr	r1, [pc, #32]	; (8001da0 <HAL_RCC_OscConfig+0x68c>)
 8001d80:	400a      	ands	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d84:	f7ff f8b4 	bl	8000ef0 <HAL_GetTick>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d8c:	e015      	b.n	8001dba <HAL_RCC_OscConfig+0x6a6>
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	40021000 	.word	0x40021000
 8001d94:	00001388 	.word	0x00001388
 8001d98:	efffffff 	.word	0xefffffff
 8001d9c:	fffeffff 	.word	0xfffeffff
 8001da0:	feffffff 	.word	0xfeffffff
 8001da4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da8:	f7ff f8a2 	bl	8000ef0 <HAL_GetTick>
 8001dac:	0002      	movs	r2, r0
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e02c      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	4b18      	ldr	r3, [pc, #96]	; (8001e1c <HAL_RCC_OscConfig+0x708>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	2380      	movs	r3, #128	; 0x80
 8001dc0:	049b      	lsls	r3, r3, #18
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d1f0      	bne.n	8001da8 <HAL_RCC_OscConfig+0x694>
 8001dc6:	e024      	b.n	8001e12 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e01f      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <HAL_RCC_OscConfig+0x708>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <HAL_RCC_OscConfig+0x708>)
 8001ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dde:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	23c0      	movs	r3, #192	; 0xc0
 8001de4:	025b      	lsls	r3, r3, #9
 8001de6:	401a      	ands	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d10e      	bne.n	8001e0e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	220f      	movs	r2, #15
 8001df4:	401a      	ands	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d107      	bne.n	8001e0e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	23f0      	movs	r3, #240	; 0xf0
 8001e02:	039b      	lsls	r3, r3, #14
 8001e04:	401a      	ands	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d001      	beq.n	8001e12 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	0018      	movs	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	b008      	add	sp, #32
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40021000 	.word	0x40021000

08001e20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e0bf      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e34:	4b61      	ldr	r3, [pc, #388]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d911      	bls.n	8001e66 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e42:	4b5e      	ldr	r3, [pc, #376]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2201      	movs	r2, #1
 8001e48:	4393      	bics	r3, r2
 8001e4a:	0019      	movs	r1, r3
 8001e4c:	4b5b      	ldr	r3, [pc, #364]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e54:	4b59      	ldr	r3, [pc, #356]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d001      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e0a6      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d015      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2204      	movs	r2, #4
 8001e76:	4013      	ands	r3, r2
 8001e78:	d006      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e7a:	4b51      	ldr	r3, [pc, #324]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001e7c:	685a      	ldr	r2, [r3, #4]
 8001e7e:	4b50      	ldr	r3, [pc, #320]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001e80:	21e0      	movs	r1, #224	; 0xe0
 8001e82:	00c9      	lsls	r1, r1, #3
 8001e84:	430a      	orrs	r2, r1
 8001e86:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e88:	4b4d      	ldr	r3, [pc, #308]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	22f0      	movs	r2, #240	; 0xf0
 8001e8e:	4393      	bics	r3, r2
 8001e90:	0019      	movs	r1, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	4b4a      	ldr	r3, [pc, #296]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d04c      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d107      	bne.n	8001ebe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	4b44      	ldr	r3, [pc, #272]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	2380      	movs	r3, #128	; 0x80
 8001eb4:	029b      	lsls	r3, r3, #10
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d120      	bne.n	8001efc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e07a      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d107      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec6:	4b3e      	ldr	r3, [pc, #248]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	2380      	movs	r3, #128	; 0x80
 8001ecc:	049b      	lsls	r3, r3, #18
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d114      	bne.n	8001efc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e06e      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	d107      	bne.n	8001eee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001ede:	4b38      	ldr	r3, [pc, #224]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	029b      	lsls	r3, r3, #10
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d108      	bne.n	8001efc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e062      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eee:	4b34      	ldr	r3, [pc, #208]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d101      	bne.n	8001efc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e05b      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efc:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2203      	movs	r2, #3
 8001f02:	4393      	bics	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f10:	f7fe ffee 	bl	8000ef0 <HAL_GetTick>
 8001f14:	0003      	movs	r3, r0
 8001f16:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f18:	e009      	b.n	8001f2e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f1a:	f7fe ffe9 	bl	8000ef0 <HAL_GetTick>
 8001f1e:	0002      	movs	r2, r0
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	4a27      	ldr	r2, [pc, #156]	; (8001fc4 <HAL_RCC_ClockConfig+0x1a4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e042      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f2e:	4b24      	ldr	r3, [pc, #144]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	220c      	movs	r2, #12
 8001f34:	401a      	ands	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d1ec      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f40:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2201      	movs	r2, #1
 8001f46:	4013      	ands	r3, r2
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d211      	bcs.n	8001f72 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4e:	4b1b      	ldr	r3, [pc, #108]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2201      	movs	r2, #1
 8001f54:	4393      	bics	r3, r2
 8001f56:	0019      	movs	r1, r3
 8001f58:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f60:	4b16      	ldr	r3, [pc, #88]	; (8001fbc <HAL_RCC_ClockConfig+0x19c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2201      	movs	r2, #1
 8001f66:	4013      	ands	r3, r2
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d001      	beq.n	8001f72 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e020      	b.n	8001fb4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2204      	movs	r2, #4
 8001f78:	4013      	ands	r3, r2
 8001f7a:	d009      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f7c:	4b10      	ldr	r3, [pc, #64]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4a11      	ldr	r2, [pc, #68]	; (8001fc8 <HAL_RCC_ClockConfig+0x1a8>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	0019      	movs	r1, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	68da      	ldr	r2, [r3, #12]
 8001f8a:	4b0d      	ldr	r3, [pc, #52]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f90:	f000 f820 	bl	8001fd4 <HAL_RCC_GetSysClockFreq>
 8001f94:	0001      	movs	r1, r0
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <HAL_RCC_ClockConfig+0x1a0>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	220f      	movs	r2, #15
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	4a0a      	ldr	r2, [pc, #40]	; (8001fcc <HAL_RCC_ClockConfig+0x1ac>)
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	000a      	movs	r2, r1
 8001fa6:	40da      	lsrs	r2, r3
 8001fa8:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8001faa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001fac:	2003      	movs	r0, #3
 8001fae:	f7fe ff59 	bl	8000e64 <HAL_InitTick>
  
  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b004      	add	sp, #16
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40022000 	.word	0x40022000
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	00001388 	.word	0x00001388
 8001fc8:	fffff8ff 	.word	0xfffff8ff
 8001fcc:	08003958 	.word	0x08003958
 8001fd0:	20000000 	.word	0x20000000

08001fd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001fee:	4b2d      	ldr	r3, [pc, #180]	; (80020a4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	2b0c      	cmp	r3, #12
 8001ffc:	d046      	beq.n	800208c <HAL_RCC_GetSysClockFreq+0xb8>
 8001ffe:	d848      	bhi.n	8002092 <HAL_RCC_GetSysClockFreq+0xbe>
 8002000:	2b04      	cmp	r3, #4
 8002002:	d002      	beq.n	800200a <HAL_RCC_GetSysClockFreq+0x36>
 8002004:	2b08      	cmp	r3, #8
 8002006:	d003      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0x3c>
 8002008:	e043      	b.n	8002092 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800200a:	4b27      	ldr	r3, [pc, #156]	; (80020a8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800200c:	613b      	str	r3, [r7, #16]
      break;
 800200e:	e043      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	0c9b      	lsrs	r3, r3, #18
 8002014:	220f      	movs	r2, #15
 8002016:	4013      	ands	r3, r2
 8002018:	4a24      	ldr	r2, [pc, #144]	; (80020ac <HAL_RCC_GetSysClockFreq+0xd8>)
 800201a:	5cd3      	ldrb	r3, [r2, r3]
 800201c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800201e:	4b21      	ldr	r3, [pc, #132]	; (80020a4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002022:	220f      	movs	r2, #15
 8002024:	4013      	ands	r3, r2
 8002026:	4a22      	ldr	r2, [pc, #136]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002028:	5cd3      	ldrb	r3, [r2, r3]
 800202a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	23c0      	movs	r3, #192	; 0xc0
 8002030:	025b      	lsls	r3, r3, #9
 8002032:	401a      	ands	r2, r3
 8002034:	2380      	movs	r3, #128	; 0x80
 8002036:	025b      	lsls	r3, r3, #9
 8002038:	429a      	cmp	r2, r3
 800203a:	d109      	bne.n	8002050 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800203c:	68b9      	ldr	r1, [r7, #8]
 800203e:	481a      	ldr	r0, [pc, #104]	; (80020a8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002040:	f7fe f862 	bl	8000108 <__udivsi3>
 8002044:	0003      	movs	r3, r0
 8002046:	001a      	movs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4353      	muls	r3, r2
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	e01a      	b.n	8002086 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	23c0      	movs	r3, #192	; 0xc0
 8002054:	025b      	lsls	r3, r3, #9
 8002056:	401a      	ands	r2, r3
 8002058:	23c0      	movs	r3, #192	; 0xc0
 800205a:	025b      	lsls	r3, r3, #9
 800205c:	429a      	cmp	r2, r3
 800205e:	d109      	bne.n	8002074 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002060:	68b9      	ldr	r1, [r7, #8]
 8002062:	4814      	ldr	r0, [pc, #80]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002064:	f7fe f850 	bl	8000108 <__udivsi3>
 8002068:	0003      	movs	r3, r0
 800206a:	001a      	movs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4353      	muls	r3, r2
 8002070:	617b      	str	r3, [r7, #20]
 8002072:	e008      	b.n	8002086 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002074:	68b9      	ldr	r1, [r7, #8]
 8002076:	480c      	ldr	r0, [pc, #48]	; (80020a8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002078:	f7fe f846 	bl	8000108 <__udivsi3>
 800207c:	0003      	movs	r3, r0
 800207e:	001a      	movs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4353      	muls	r3, r2
 8002084:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	613b      	str	r3, [r7, #16]
      break;
 800208a:	e005      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xe0>)
 800208e:	613b      	str	r3, [r7, #16]
      break;
 8002090:	e002      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002092:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002094:	613b      	str	r3, [r7, #16]
      break;
 8002096:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002098:	693b      	ldr	r3, [r7, #16]
}
 800209a:	0018      	movs	r0, r3
 800209c:	46bd      	mov	sp, r7
 800209e:	b006      	add	sp, #24
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	40021000 	.word	0x40021000
 80020a8:	007a1200 	.word	0x007a1200
 80020ac:	08003968 	.word	0x08003968
 80020b0:	08003978 	.word	0x08003978
 80020b4:	02dc6c00 	.word	0x02dc6c00

080020b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e0a8      	b.n	800221c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d109      	bne.n	80020e6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	2382      	movs	r3, #130	; 0x82
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	429a      	cmp	r2, r3
 80020dc:	d009      	beq.n	80020f2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	61da      	str	r2, [r3, #28]
 80020e4:	e005      	b.n	80020f2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	225d      	movs	r2, #93	; 0x5d
 80020fc:	5c9b      	ldrb	r3, [r3, r2]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	d107      	bne.n	8002114 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	225c      	movs	r2, #92	; 0x5c
 8002108:	2100      	movs	r1, #0
 800210a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	0018      	movs	r0, r3
 8002110:	f7fe fce8 	bl	8000ae4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	225d      	movs	r2, #93	; 0x5d
 8002118:	2102      	movs	r1, #2
 800211a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2140      	movs	r1, #64	; 0x40
 8002128:	438a      	bics	r2, r1
 800212a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	23e0      	movs	r3, #224	; 0xe0
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	429a      	cmp	r2, r3
 8002136:	d902      	bls.n	800213e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	e002      	b.n	8002144 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	015b      	lsls	r3, r3, #5
 8002142:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	23f0      	movs	r3, #240	; 0xf0
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	429a      	cmp	r2, r3
 800214e:	d008      	beq.n	8002162 <HAL_SPI_Init+0xaa>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	23e0      	movs	r3, #224	; 0xe0
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	429a      	cmp	r2, r3
 800215a:	d002      	beq.n	8002162 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	2382      	movs	r3, #130	; 0x82
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	401a      	ands	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6899      	ldr	r1, [r3, #8]
 8002170:	2384      	movs	r3, #132	; 0x84
 8002172:	021b      	lsls	r3, r3, #8
 8002174:	400b      	ands	r3, r1
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	2102      	movs	r1, #2
 800217e:	400b      	ands	r3, r1
 8002180:	431a      	orrs	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	2101      	movs	r1, #1
 8002188:	400b      	ands	r3, r1
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6999      	ldr	r1, [r3, #24]
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	400b      	ands	r3, r1
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	2138      	movs	r1, #56	; 0x38
 800219e:	400b      	ands	r3, r1
 80021a0:	431a      	orrs	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	2180      	movs	r1, #128	; 0x80
 80021a8:	400b      	ands	r3, r1
 80021aa:	431a      	orrs	r2, r3
 80021ac:	0011      	movs	r1, r2
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	019b      	lsls	r3, r3, #6
 80021b6:	401a      	ands	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	0c1b      	lsrs	r3, r3, #16
 80021c6:	2204      	movs	r2, #4
 80021c8:	401a      	ands	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	2110      	movs	r1, #16
 80021d0:	400b      	ands	r3, r1
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d8:	2108      	movs	r1, #8
 80021da:	400b      	ands	r3, r1
 80021dc:	431a      	orrs	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68d9      	ldr	r1, [r3, #12]
 80021e2:	23f0      	movs	r3, #240	; 0xf0
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	400b      	ands	r3, r1
 80021e8:	431a      	orrs	r2, r3
 80021ea:	0011      	movs	r1, r2
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	015b      	lsls	r3, r3, #5
 80021f2:	401a      	ands	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	430a      	orrs	r2, r1
 80021fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	69da      	ldr	r2, [r3, #28]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4907      	ldr	r1, [pc, #28]	; (8002224 <HAL_SPI_Init+0x16c>)
 8002208:	400a      	ands	r2, r1
 800220a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	225d      	movs	r2, #93	; 0x5d
 8002216:	2101      	movs	r1, #1
 8002218:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	0018      	movs	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	b004      	add	sp, #16
 8002222:	bd80      	pop	{r7, pc}
 8002224:	fffff7ff 	.word	0xfffff7ff

08002228 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
 8002234:	001a      	movs	r2, r3
 8002236:	1cbb      	adds	r3, r7, #2
 8002238:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800223a:	2317      	movs	r3, #23
 800223c:	18fb      	adds	r3, r7, r3
 800223e:	2200      	movs	r2, #0
 8002240:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	225c      	movs	r2, #92	; 0x5c
 8002246:	5c9b      	ldrb	r3, [r3, r2]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d101      	bne.n	8002250 <HAL_SPI_TransmitReceive_IT+0x28>
 800224c:	2302      	movs	r3, #2
 800224e:	e0a6      	b.n	800239e <HAL_SPI_TransmitReceive_IT+0x176>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	225c      	movs	r2, #92	; 0x5c
 8002254:	2101      	movs	r1, #1
 8002256:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002258:	2016      	movs	r0, #22
 800225a:	183b      	adds	r3, r7, r0
 800225c:	68fa      	ldr	r2, [r7, #12]
 800225e:	215d      	movs	r1, #93	; 0x5d
 8002260:	5c52      	ldrb	r2, [r2, r1]
 8002262:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800226a:	0001      	movs	r1, r0
 800226c:	187b      	adds	r3, r7, r1
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d011      	beq.n	8002298 <HAL_SPI_TransmitReceive_IT+0x70>
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	2382      	movs	r3, #130	; 0x82
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	429a      	cmp	r2, r3
 800227c:	d107      	bne.n	800228e <HAL_SPI_TransmitReceive_IT+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d103      	bne.n	800228e <HAL_SPI_TransmitReceive_IT+0x66>
 8002286:	187b      	adds	r3, r7, r1
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b04      	cmp	r3, #4
 800228c:	d004      	beq.n	8002298 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_BUSY;
 800228e:	2317      	movs	r3, #23
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	2202      	movs	r2, #2
 8002294:	701a      	strb	r2, [r3, #0]
    goto error;
 8002296:	e07b      	b.n	8002390 <HAL_SPI_TransmitReceive_IT+0x168>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d006      	beq.n	80022ac <HAL_SPI_TransmitReceive_IT+0x84>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <HAL_SPI_TransmitReceive_IT+0x84>
 80022a4:	1cbb      	adds	r3, r7, #2
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d104      	bne.n	80022b6 <HAL_SPI_TransmitReceive_IT+0x8e>
  {
    errorcode = HAL_ERROR;
 80022ac:	2317      	movs	r3, #23
 80022ae:	18fb      	adds	r3, r7, r3
 80022b0:	2201      	movs	r2, #1
 80022b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80022b4:	e06c      	b.n	8002390 <HAL_SPI_TransmitReceive_IT+0x168>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	225d      	movs	r2, #93	; 0x5d
 80022ba:	5c9b      	ldrb	r3, [r3, r2]
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b04      	cmp	r3, #4
 80022c0:	d003      	beq.n	80022ca <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	225d      	movs	r2, #93	; 0x5d
 80022c6:	2105      	movs	r1, #5
 80022c8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	1cba      	adds	r2, r7, #2
 80022da:	8812      	ldrh	r2, [r2, #0]
 80022dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1cba      	adds	r2, r7, #2
 80022e2:	8812      	ldrh	r2, [r2, #0]
 80022e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1cba      	adds	r2, r7, #2
 80022f0:	2144      	movs	r1, #68	; 0x44
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	1cba      	adds	r2, r7, #2
 80022fa:	2146      	movs	r1, #70	; 0x46
 80022fc:	8812      	ldrh	r2, [r2, #0]
 80022fe:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	23e0      	movs	r3, #224	; 0xe0
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	429a      	cmp	r2, r3
 800230a:	d906      	bls.n	800231a <HAL_SPI_TransmitReceive_IT+0xf2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4a26      	ldr	r2, [pc, #152]	; (80023a8 <HAL_SPI_TransmitReceive_IT+0x180>)
 8002310:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4a25      	ldr	r2, [pc, #148]	; (80023ac <HAL_SPI_TransmitReceive_IT+0x184>)
 8002316:	651a      	str	r2, [r3, #80]	; 0x50
 8002318:	e005      	b.n	8002326 <HAL_SPI_TransmitReceive_IT+0xfe>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4a24      	ldr	r2, [pc, #144]	; (80023b0 <HAL_SPI_TransmitReceive_IT+0x188>)
 800231e:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4a24      	ldr	r2, [pc, #144]	; (80023b4 <HAL_SPI_TransmitReceive_IT+0x18c>)
 8002324:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	23e0      	movs	r3, #224	; 0xe0
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	429a      	cmp	r2, r3
 8002330:	d803      	bhi.n	800233a <HAL_SPI_TransmitReceive_IT+0x112>
 8002332:	1cbb      	adds	r3, r7, #2
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d908      	bls.n	800234c <HAL_SPI_TransmitReceive_IT+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	491c      	ldr	r1, [pc, #112]	; (80023b8 <HAL_SPI_TransmitReceive_IT+0x190>)
 8002346:	400a      	ands	r2, r1
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	e008      	b.n	800235e <HAL_SPI_TransmitReceive_IT+0x136>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2180      	movs	r1, #128	; 0x80
 8002358:	0149      	lsls	r1, r1, #5
 800235a:	430a      	orrs	r2, r1
 800235c:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	21e0      	movs	r1, #224	; 0xe0
 800236a:	430a      	orrs	r2, r1
 800236c:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2240      	movs	r2, #64	; 0x40
 8002376:	4013      	ands	r3, r2
 8002378:	2b40      	cmp	r3, #64	; 0x40
 800237a:	d008      	beq.n	800238e <HAL_SPI_TransmitReceive_IT+0x166>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2140      	movs	r1, #64	; 0x40
 8002388:	430a      	orrs	r2, r1
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	e000      	b.n	8002390 <HAL_SPI_TransmitReceive_IT+0x168>
  }

error :
 800238e:	46c0      	nop			; (mov r8, r8)
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	225c      	movs	r2, #92	; 0x5c
 8002394:	2100      	movs	r1, #0
 8002396:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002398:	2317      	movs	r3, #23
 800239a:	18fb      	adds	r3, r7, r3
 800239c:	781b      	ldrb	r3, [r3, #0]
}
 800239e:	0018      	movs	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	b006      	add	sp, #24
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	08002733 	.word	0x08002733
 80023ac:	0800279b 	.word	0x0800279b
 80023b0:	080025dd 	.word	0x080025dd
 80023b4:	0800269f 	.word	0x0800269f
 80023b8:	ffffefff 	.word	0xffffefff

080023bc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2240      	movs	r2, #64	; 0x40
 80023d8:	4013      	ands	r3, r2
 80023da:	d10d      	bne.n	80023f8 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	2201      	movs	r2, #1
 80023e0:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80023e2:	d009      	beq.n	80023f8 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	2240      	movs	r2, #64	; 0x40
 80023e8:	4013      	ands	r3, r2
 80023ea:	d005      	beq.n	80023f8 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	0010      	movs	r0, r2
 80023f4:	4798      	blx	r3
    return;
 80023f6:	e0c5      	b.n	8002584 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	2202      	movs	r2, #2
 80023fc:	4013      	ands	r3, r2
 80023fe:	d009      	beq.n	8002414 <HAL_SPI_IRQHandler+0x58>
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	2280      	movs	r2, #128	; 0x80
 8002404:	4013      	ands	r3, r2
 8002406:	d005      	beq.n	8002414 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	0010      	movs	r0, r2
 8002410:	4798      	blx	r3
    return;
 8002412:	e0b7      	b.n	8002584 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2220      	movs	r2, #32
 8002418:	4013      	ands	r3, r2
 800241a:	d109      	bne.n	8002430 <HAL_SPI_IRQHandler+0x74>
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	2240      	movs	r2, #64	; 0x40
 8002420:	4013      	ands	r3, r2
 8002422:	d105      	bne.n	8002430 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	4013      	ands	r3, r2
 800242c:	d100      	bne.n	8002430 <HAL_SPI_IRQHandler+0x74>
 800242e:	e0a9      	b.n	8002584 <HAL_SPI_IRQHandler+0x1c8>
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	2220      	movs	r2, #32
 8002434:	4013      	ands	r3, r2
 8002436:	d100      	bne.n	800243a <HAL_SPI_IRQHandler+0x7e>
 8002438:	e0a4      	b.n	8002584 <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	2240      	movs	r2, #64	; 0x40
 800243e:	4013      	ands	r3, r2
 8002440:	d023      	beq.n	800248a <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	225d      	movs	r2, #93	; 0x5d
 8002446:	5c9b      	ldrb	r3, [r3, r2]
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b03      	cmp	r3, #3
 800244c:	d011      	beq.n	8002472 <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002452:	2204      	movs	r2, #4
 8002454:	431a      	orrs	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	e00b      	b.n	800248a <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	693b      	ldr	r3, [r7, #16]
        return;
 8002488:	e07c      	b.n	8002584 <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	2220      	movs	r2, #32
 800248e:	4013      	ands	r3, r2
 8002490:	d014      	beq.n	80024bc <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002496:	2201      	movs	r2, #1
 8002498:	431a      	orrs	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2140      	movs	r1, #64	; 0x40
 80024b6:	438a      	bics	r2, r1
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4013      	ands	r3, r2
 80024c4:	d00c      	beq.n	80024e0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ca:	2208      	movs	r2, #8
 80024cc:	431a      	orrs	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d04c      	beq.n	8002582 <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	21e0      	movs	r1, #224	; 0xe0
 80024f4:	438a      	bics	r2, r1
 80024f6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	225d      	movs	r2, #93	; 0x5d
 80024fc:	2101      	movs	r1, #1
 80024fe:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	2202      	movs	r2, #2
 8002504:	4013      	ands	r3, r2
 8002506:	d103      	bne.n	8002510 <HAL_SPI_IRQHandler+0x154>
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	2201      	movs	r2, #1
 800250c:	4013      	ands	r3, r2
 800250e:	d032      	beq.n	8002576 <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2103      	movs	r1, #3
 800251c:	438a      	bics	r2, r1
 800251e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	2b00      	cmp	r3, #0
 8002526:	d010      	beq.n	800254a <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252c:	4a17      	ldr	r2, [pc, #92]	; (800258c <HAL_SPI_IRQHandler+0x1d0>)
 800252e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002534:	0018      	movs	r0, r3
 8002536:	f7fe ff21 	bl	800137c <HAL_DMA_Abort_IT>
 800253a:	1e03      	subs	r3, r0, #0
 800253c:	d005      	beq.n	800254a <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002542:	2240      	movs	r2, #64	; 0x40
 8002544:	431a      	orrs	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254e:	2b00      	cmp	r3, #0
 8002550:	d016      	beq.n	8002580 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002556:	4a0d      	ldr	r2, [pc, #52]	; (800258c <HAL_SPI_IRQHandler+0x1d0>)
 8002558:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800255e:	0018      	movs	r0, r3
 8002560:	f7fe ff0c 	bl	800137c <HAL_DMA_Abort_IT>
 8002564:	1e03      	subs	r3, r0, #0
 8002566:	d00b      	beq.n	8002580 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800256c:	2240      	movs	r2, #64	; 0x40
 800256e:	431a      	orrs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8002574:	e004      	b.n	8002580 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	0018      	movs	r0, r3
 800257a:	f000 f811 	bl	80025a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800257e:	e000      	b.n	8002582 <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 8002580:	46c0      	nop			; (mov r8, r8)
    return;
 8002582:	46c0      	nop			; (mov r8, r8)
  }
}
 8002584:	46bd      	mov	sp, r7
 8002586:	b008      	add	sp, #32
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	080025b1 	.word	0x080025b1

08002590 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002598:	46c0      	nop			; (mov r8, r8)
 800259a:	46bd      	mov	sp, r7
 800259c:	b002      	add	sp, #8
 800259e:	bd80      	pop	{r7, pc}

080025a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80025a8:	46c0      	nop			; (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b002      	add	sp, #8
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2246      	movs	r2, #70	; 0x46
 80025c2:	2100      	movs	r1, #0
 80025c4:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	0018      	movs	r0, r3
 80025d0:	f7ff ffe6 	bl	80025a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80025d4:	46c0      	nop			; (mov r8, r8)
 80025d6:	46bd      	mov	sp, r7
 80025d8:	b004      	add	sp, #16
 80025da:	bd80      	pop	{r7, pc}

080025dc <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2246      	movs	r2, #70	; 0x46
 80025e8:	5a9b      	ldrh	r3, [r3, r2]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d924      	bls.n	800263a <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	b292      	uxth	r2, r2
 80025fc:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	1c9a      	adds	r2, r3, #2
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2246      	movs	r2, #70	; 0x46
 800260c:	5a9b      	ldrh	r3, [r3, r2]
 800260e:	b29b      	uxth	r3, r3
 8002610:	3b02      	subs	r3, #2
 8002612:	b299      	uxth	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2246      	movs	r2, #70	; 0x46
 8002618:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2246      	movs	r2, #70	; 0x46
 800261e:	5a9b      	ldrh	r3, [r3, r2]
 8002620:	b29b      	uxth	r3, r3
 8002622:	2b01      	cmp	r3, #1
 8002624:	d120      	bne.n	8002668 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2180      	movs	r1, #128	; 0x80
 8002632:	0149      	lsls	r1, r1, #5
 8002634:	430a      	orrs	r2, r1
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	e016      	b.n	8002668 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	330c      	adds	r3, #12
 8002640:	001a      	movs	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	7812      	ldrb	r2, [r2, #0]
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2246      	movs	r2, #70	; 0x46
 800265a:	5a9b      	ldrh	r3, [r3, r2]
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b299      	uxth	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2246      	movs	r2, #70	; 0x46
 8002666:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2246      	movs	r2, #70	; 0x46
 800266c:	5a9b      	ldrh	r3, [r3, r2]
 800266e:	b29b      	uxth	r3, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	d110      	bne.n	8002696 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2160      	movs	r1, #96	; 0x60
 8002680:	438a      	bics	r2, r1
 8002682:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002688:	b29b      	uxth	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d103      	bne.n	8002696 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	0018      	movs	r0, r3
 8002692:	f000 fa29 	bl	8002ae8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b002      	add	sp, #8
 800269c:	bd80      	pop	{r7, pc}

0800269e <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d912      	bls.n	80026d6 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b4:	881a      	ldrh	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c0:	1c9a      	adds	r2, r3, #2
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	3b02      	subs	r3, #2
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80026d4:	e012      	b.n	80026fc <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	330c      	adds	r3, #12
 80026e0:	7812      	ldrb	r2, [r2, #0]
 80026e2:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002700:	b29b      	uxth	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d111      	bne.n	800272a <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2180      	movs	r1, #128	; 0x80
 8002712:	438a      	bics	r2, r1
 8002714:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2246      	movs	r2, #70	; 0x46
 800271a:	5a9b      	ldrh	r3, [r3, r2]
 800271c:	b29b      	uxth	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d103      	bne.n	800272a <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	0018      	movs	r0, r3
 8002726:	f000 f9df 	bl	8002ae8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	46bd      	mov	sp, r7
 800272e:	b002      	add	sp, #8
 8002730:	bd80      	pop	{r7, pc}

08002732 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68da      	ldr	r2, [r3, #12]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002744:	b292      	uxth	r2, r2
 8002746:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	1c9a      	adds	r2, r3, #2
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2246      	movs	r2, #70	; 0x46
 8002756:	5a9b      	ldrh	r3, [r3, r2]
 8002758:	b29b      	uxth	r3, r3
 800275a:	3b01      	subs	r3, #1
 800275c:	b299      	uxth	r1, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2246      	movs	r2, #70	; 0x46
 8002762:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2246      	movs	r2, #70	; 0x46
 8002768:	5a9b      	ldrh	r3, [r3, r2]
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	d110      	bne.n	8002792 <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2140      	movs	r1, #64	; 0x40
 800277c:	438a      	bics	r2, r1
 800277e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002784:	b29b      	uxth	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d103      	bne.n	8002792 <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	0018      	movs	r0, r3
 800278e:	f000 f9ab 	bl	8002ae8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	46bd      	mov	sp, r7
 8002796:	b002      	add	sp, #8
 8002798:	bd80      	pop	{r7, pc}

0800279a <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b082      	sub	sp, #8
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027a6:	881a      	ldrh	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027b2:	1c9a      	adds	r2, r3, #2
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027bc:	b29b      	uxth	r3, r3
 80027be:	3b01      	subs	r3, #1
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d111      	bne.n	80027f4 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2180      	movs	r1, #128	; 0x80
 80027dc:	438a      	bics	r2, r1
 80027de:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2246      	movs	r2, #70	; 0x46
 80027e4:	5a9b      	ldrh	r3, [r3, r2]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d103      	bne.n	80027f4 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	0018      	movs	r0, r3
 80027f0:	f000 f97a 	bl	8002ae8 <SPI_CloseRxTx_ISR>
    }
  }
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b002      	add	sp, #8
 80027fa:	bd80      	pop	{r7, pc}

080027fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	1dfb      	adds	r3, r7, #7
 800280a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800280c:	f7fe fb70 	bl	8000ef0 <HAL_GetTick>
 8002810:	0002      	movs	r2, r0
 8002812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002814:	1a9b      	subs	r3, r3, r2
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	18d3      	adds	r3, r2, r3
 800281a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800281c:	f7fe fb68 	bl	8000ef0 <HAL_GetTick>
 8002820:	0003      	movs	r3, r0
 8002822:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002824:	4b3a      	ldr	r3, [pc, #232]	; (8002910 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	015b      	lsls	r3, r3, #5
 800282a:	0d1b      	lsrs	r3, r3, #20
 800282c:	69fa      	ldr	r2, [r7, #28]
 800282e:	4353      	muls	r3, r2
 8002830:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002832:	e058      	b.n	80028e6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	3301      	adds	r3, #1
 8002838:	d055      	beq.n	80028e6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800283a:	f7fe fb59 	bl	8000ef0 <HAL_GetTick>
 800283e:	0002      	movs	r2, r0
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	69fa      	ldr	r2, [r7, #28]
 8002846:	429a      	cmp	r2, r3
 8002848:	d902      	bls.n	8002850 <SPI_WaitFlagStateUntilTimeout+0x54>
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d142      	bne.n	80028d6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	21e0      	movs	r1, #224	; 0xe0
 800285c:	438a      	bics	r2, r1
 800285e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	2382      	movs	r3, #130	; 0x82
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	429a      	cmp	r2, r3
 800286a:	d113      	bne.n	8002894 <SPI_WaitFlagStateUntilTimeout+0x98>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	021b      	lsls	r3, r3, #8
 8002874:	429a      	cmp	r2, r3
 8002876:	d005      	beq.n	8002884 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	2380      	movs	r3, #128	; 0x80
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	429a      	cmp	r2, r3
 8002882:	d107      	bne.n	8002894 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2140      	movs	r1, #64	; 0x40
 8002890:	438a      	bics	r2, r1
 8002892:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002898:	2380      	movs	r3, #128	; 0x80
 800289a:	019b      	lsls	r3, r3, #6
 800289c:	429a      	cmp	r2, r3
 800289e:	d110      	bne.n	80028c2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	491a      	ldr	r1, [pc, #104]	; (8002914 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80028ac:	400a      	ands	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2180      	movs	r1, #128	; 0x80
 80028bc:	0189      	lsls	r1, r1, #6
 80028be:	430a      	orrs	r2, r1
 80028c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	225d      	movs	r2, #93	; 0x5d
 80028c6:	2101      	movs	r1, #1
 80028c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	225c      	movs	r2, #92	; 0x5c
 80028ce:	2100      	movs	r1, #0
 80028d0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e017      	b.n	8002906 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80028dc:	2300      	movs	r3, #0
 80028de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	4013      	ands	r3, r2
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	425a      	negs	r2, r3
 80028f6:	4153      	adcs	r3, r2
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	001a      	movs	r2, r3
 80028fc:	1dfb      	adds	r3, r7, #7
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d197      	bne.n	8002834 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	0018      	movs	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	b008      	add	sp, #32
 800290c:	bd80      	pop	{r7, pc}
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	20000000 	.word	0x20000000
 8002914:	ffffdfff 	.word	0xffffdfff

08002918 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	; 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002926:	2317      	movs	r3, #23
 8002928:	18fb      	adds	r3, r7, r3
 800292a:	2200      	movs	r2, #0
 800292c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800292e:	f7fe fadf 	bl	8000ef0 <HAL_GetTick>
 8002932:	0002      	movs	r2, r0
 8002934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002936:	1a9b      	subs	r3, r3, r2
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	18d3      	adds	r3, r2, r3
 800293c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800293e:	f7fe fad7 	bl	8000ef0 <HAL_GetTick>
 8002942:	0003      	movs	r3, r0
 8002944:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	330c      	adds	r3, #12
 800294c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800294e:	4b41      	ldr	r3, [pc, #260]	; (8002a54 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	0013      	movs	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	189b      	adds	r3, r3, r2
 8002958:	00da      	lsls	r2, r3, #3
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	0d1b      	lsrs	r3, r3, #20
 800295e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002960:	4353      	muls	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002964:	e068      	b.n	8002a38 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	23c0      	movs	r3, #192	; 0xc0
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	429a      	cmp	r2, r3
 800296e:	d10a      	bne.n	8002986 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d107      	bne.n	8002986 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b2da      	uxtb	r2, r3
 800297c:	2117      	movs	r1, #23
 800297e:	187b      	adds	r3, r7, r1
 8002980:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002982:	187b      	adds	r3, r7, r1
 8002984:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	3301      	adds	r3, #1
 800298a:	d055      	beq.n	8002a38 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800298c:	f7fe fab0 	bl	8000ef0 <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	6a3b      	ldr	r3, [r7, #32]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002998:	429a      	cmp	r2, r3
 800299a:	d902      	bls.n	80029a2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800299c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d142      	bne.n	8002a28 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	21e0      	movs	r1, #224	; 0xe0
 80029ae:	438a      	bics	r2, r1
 80029b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	2382      	movs	r3, #130	; 0x82
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d113      	bne.n	80029e6 <SPI_WaitFifoStateUntilTimeout+0xce>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d005      	beq.n	80029d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	2380      	movs	r3, #128	; 0x80
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d107      	bne.n	80029e6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2140      	movs	r1, #64	; 0x40
 80029e2:	438a      	bics	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	019b      	lsls	r3, r3, #6
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d110      	bne.n	8002a14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4916      	ldr	r1, [pc, #88]	; (8002a58 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80029fe:	400a      	ands	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2180      	movs	r1, #128	; 0x80
 8002a0e:	0189      	lsls	r1, r1, #6
 8002a10:	430a      	orrs	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	225d      	movs	r2, #93	; 0x5d
 8002a18:	2101      	movs	r1, #1
 8002a1a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	225c      	movs	r2, #92	; 0x5c
 8002a20:	2100      	movs	r1, #0
 8002a22:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e010      	b.n	8002a4a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	3b01      	subs	r3, #1
 8002a36:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	4013      	ands	r3, r2
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d18e      	bne.n	8002966 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b00a      	add	sp, #40	; 0x28
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	46c0      	nop			; (mov r8, r8)
 8002a54:	20000000 	.word	0x20000000
 8002a58:	ffffdfff 	.word	0xffffdfff

08002a5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af02      	add	r7, sp, #8
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	23c0      	movs	r3, #192	; 0xc0
 8002a6c:	0159      	lsls	r1, r3, #5
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	0013      	movs	r3, r2
 8002a76:	2200      	movs	r2, #0
 8002a78:	f7ff ff4e 	bl	8002918 <SPI_WaitFifoStateUntilTimeout>
 8002a7c:	1e03      	subs	r3, r0, #0
 8002a7e:	d007      	beq.n	8002a90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a84:	2220      	movs	r2, #32
 8002a86:	431a      	orrs	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e027      	b.n	8002ae0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	0013      	movs	r3, r2
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2180      	movs	r1, #128	; 0x80
 8002a9e:	f7ff fead 	bl	80027fc <SPI_WaitFlagStateUntilTimeout>
 8002aa2:	1e03      	subs	r3, r0, #0
 8002aa4:	d007      	beq.n	8002ab6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aaa:	2220      	movs	r2, #32
 8002aac:	431a      	orrs	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e014      	b.n	8002ae0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	23c0      	movs	r3, #192	; 0xc0
 8002aba:	00d9      	lsls	r1, r3, #3
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	0013      	movs	r3, r2
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f7ff ff27 	bl	8002918 <SPI_WaitFifoStateUntilTimeout>
 8002aca:	1e03      	subs	r3, r0, #0
 8002acc:	d007      	beq.n	8002ade <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e000      	b.n	8002ae0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	b004      	add	sp, #16
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002af0:	f7fe f9fe 	bl	8000ef0 <HAL_GetTick>
 8002af4:	0003      	movs	r3, r0
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2120      	movs	r1, #32
 8002b04:	438a      	bics	r2, r1
 8002b06:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2164      	movs	r1, #100	; 0x64
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f7ff ffa4 	bl	8002a5c <SPI_EndRxTxTransaction>
 8002b14:	1e03      	subs	r3, r0, #0
 8002b16:	d005      	beq.n	8002b24 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b1c:	2220      	movs	r2, #32
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d117      	bne.n	8002b5c <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	225d      	movs	r2, #93	; 0x5d
 8002b30:	5c9b      	ldrb	r3, [r3, r2]
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d108      	bne.n	8002b4a <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	225d      	movs	r2, #93	; 0x5d
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	0018      	movs	r0, r3
 8002b44:	f7ff fd24 	bl	8002590 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002b48:	e010      	b.n	8002b6c <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	225d      	movs	r2, #93	; 0x5d
 8002b4e:	2101      	movs	r1, #1
 8002b50:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	0018      	movs	r0, r3
 8002b56:	f7fd feb5 	bl	80008c4 <HAL_SPI_TxRxCpltCallback>
}
 8002b5a:	e007      	b.n	8002b6c <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	225d      	movs	r2, #93	; 0x5d
 8002b60:	2101      	movs	r1, #1
 8002b62:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	0018      	movs	r0, r3
 8002b68:	f7ff fd1a 	bl	80025a0 <HAL_SPI_ErrorCallback>
}
 8002b6c:	46c0      	nop			; (mov r8, r8)
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b004      	add	sp, #16
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e042      	b.n	8002c0c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	223d      	movs	r2, #61	; 0x3d
 8002b8a:	5c9b      	ldrb	r3, [r3, r2]
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d107      	bne.n	8002ba2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	223c      	movs	r2, #60	; 0x3c
 8002b96:	2100      	movs	r1, #0
 8002b98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f7fd fff5 	bl	8000b8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	223d      	movs	r2, #61	; 0x3d
 8002ba6:	2102      	movs	r1, #2
 8002ba8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	0010      	movs	r0, r2
 8002bb6:	f000 fac3 	bl	8003140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2246      	movs	r2, #70	; 0x46
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	223e      	movs	r2, #62	; 0x3e
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	5499      	strb	r1, [r3, r2]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	223f      	movs	r2, #63	; 0x3f
 8002bce:	2101      	movs	r1, #1
 8002bd0:	5499      	strb	r1, [r3, r2]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2240      	movs	r2, #64	; 0x40
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	5499      	strb	r1, [r3, r2]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2241      	movs	r2, #65	; 0x41
 8002bde:	2101      	movs	r1, #1
 8002be0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2242      	movs	r2, #66	; 0x42
 8002be6:	2101      	movs	r1, #1
 8002be8:	5499      	strb	r1, [r3, r2]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2243      	movs	r2, #67	; 0x43
 8002bee:	2101      	movs	r1, #1
 8002bf0:	5499      	strb	r1, [r3, r2]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2244      	movs	r2, #68	; 0x44
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	5499      	strb	r1, [r3, r2]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2245      	movs	r2, #69	; 0x45
 8002bfe:	2101      	movs	r1, #1
 8002c00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	223d      	movs	r2, #61	; 0x3d
 8002c06:	2101      	movs	r1, #1
 8002c08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b002      	add	sp, #8
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e042      	b.n	8002cac <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	223d      	movs	r2, #61	; 0x3d
 8002c2a:	5c9b      	ldrb	r3, [r3, r2]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d107      	bne.n	8002c42 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	223c      	movs	r2, #60	; 0x3c
 8002c36:	2100      	movs	r1, #0
 8002c38:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f7fd ffc5 	bl	8000bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	223d      	movs	r2, #61	; 0x3d
 8002c46:	2102      	movs	r1, #2
 8002c48:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3304      	adds	r3, #4
 8002c52:	0019      	movs	r1, r3
 8002c54:	0010      	movs	r0, r2
 8002c56:	f000 fa73 	bl	8003140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2246      	movs	r2, #70	; 0x46
 8002c5e:	2101      	movs	r1, #1
 8002c60:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	223e      	movs	r2, #62	; 0x3e
 8002c66:	2101      	movs	r1, #1
 8002c68:	5499      	strb	r1, [r3, r2]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	223f      	movs	r2, #63	; 0x3f
 8002c6e:	2101      	movs	r1, #1
 8002c70:	5499      	strb	r1, [r3, r2]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2240      	movs	r2, #64	; 0x40
 8002c76:	2101      	movs	r1, #1
 8002c78:	5499      	strb	r1, [r3, r2]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2241      	movs	r2, #65	; 0x41
 8002c7e:	2101      	movs	r1, #1
 8002c80:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2242      	movs	r2, #66	; 0x42
 8002c86:	2101      	movs	r1, #1
 8002c88:	5499      	strb	r1, [r3, r2]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2243      	movs	r2, #67	; 0x43
 8002c8e:	2101      	movs	r1, #1
 8002c90:	5499      	strb	r1, [r3, r2]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2244      	movs	r2, #68	; 0x44
 8002c96:	2101      	movs	r1, #1
 8002c98:	5499      	strb	r1, [r3, r2]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2245      	movs	r2, #69	; 0x45
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	223d      	movs	r2, #61	; 0x3d
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b002      	add	sp, #8
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d108      	bne.n	8002cd6 <HAL_TIM_PWM_Start+0x22>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	223e      	movs	r2, #62	; 0x3e
 8002cc8:	5c9b      	ldrb	r3, [r3, r2]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	1e5a      	subs	r2, r3, #1
 8002cd0:	4193      	sbcs	r3, r2
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	e01f      	b.n	8002d16 <HAL_TIM_PWM_Start+0x62>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d108      	bne.n	8002cee <HAL_TIM_PWM_Start+0x3a>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	223f      	movs	r2, #63	; 0x3f
 8002ce0:	5c9b      	ldrb	r3, [r3, r2]
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	1e5a      	subs	r2, r3, #1
 8002ce8:	4193      	sbcs	r3, r2
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	e013      	b.n	8002d16 <HAL_TIM_PWM_Start+0x62>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d108      	bne.n	8002d06 <HAL_TIM_PWM_Start+0x52>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2240      	movs	r2, #64	; 0x40
 8002cf8:	5c9b      	ldrb	r3, [r3, r2]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	1e5a      	subs	r2, r3, #1
 8002d00:	4193      	sbcs	r3, r2
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	e007      	b.n	8002d16 <HAL_TIM_PWM_Start+0x62>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2241      	movs	r2, #65	; 0x41
 8002d0a:	5c9b      	ldrb	r3, [r3, r2]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	1e5a      	subs	r2, r3, #1
 8002d12:	4193      	sbcs	r3, r2
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e06a      	b.n	8002df4 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d104      	bne.n	8002d2e <HAL_TIM_PWM_Start+0x7a>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	223e      	movs	r2, #62	; 0x3e
 8002d28:	2102      	movs	r1, #2
 8002d2a:	5499      	strb	r1, [r3, r2]
 8002d2c:	e013      	b.n	8002d56 <HAL_TIM_PWM_Start+0xa2>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	2b04      	cmp	r3, #4
 8002d32:	d104      	bne.n	8002d3e <HAL_TIM_PWM_Start+0x8a>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	223f      	movs	r2, #63	; 0x3f
 8002d38:	2102      	movs	r1, #2
 8002d3a:	5499      	strb	r1, [r3, r2]
 8002d3c:	e00b      	b.n	8002d56 <HAL_TIM_PWM_Start+0xa2>
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d104      	bne.n	8002d4e <HAL_TIM_PWM_Start+0x9a>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2240      	movs	r2, #64	; 0x40
 8002d48:	2102      	movs	r1, #2
 8002d4a:	5499      	strb	r1, [r3, r2]
 8002d4c:	e003      	b.n	8002d56 <HAL_TIM_PWM_Start+0xa2>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2241      	movs	r2, #65	; 0x41
 8002d52:	2102      	movs	r1, #2
 8002d54:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6839      	ldr	r1, [r7, #0]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 fcde 	bl	8003720 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a24      	ldr	r2, [pc, #144]	; (8002dfc <HAL_TIM_PWM_Start+0x148>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d009      	beq.n	8002d82 <HAL_TIM_PWM_Start+0xce>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a23      	ldr	r2, [pc, #140]	; (8002e00 <HAL_TIM_PWM_Start+0x14c>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d004      	beq.n	8002d82 <HAL_TIM_PWM_Start+0xce>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a21      	ldr	r2, [pc, #132]	; (8002e04 <HAL_TIM_PWM_Start+0x150>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d101      	bne.n	8002d86 <HAL_TIM_PWM_Start+0xd2>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_TIM_PWM_Start+0xd4>
 8002d86:	2300      	movs	r3, #0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2180      	movs	r1, #128	; 0x80
 8002d98:	0209      	lsls	r1, r1, #8
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a16      	ldr	r2, [pc, #88]	; (8002dfc <HAL_TIM_PWM_Start+0x148>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d00a      	beq.n	8002dbe <HAL_TIM_PWM_Start+0x10a>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	2380      	movs	r3, #128	; 0x80
 8002dae:	05db      	lsls	r3, r3, #23
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d004      	beq.n	8002dbe <HAL_TIM_PWM_Start+0x10a>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a13      	ldr	r2, [pc, #76]	; (8002e08 <HAL_TIM_PWM_Start+0x154>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d111      	bne.n	8002de2 <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2207      	movs	r2, #7
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2b06      	cmp	r3, #6
 8002dce:	d010      	beq.n	8002df2 <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2101      	movs	r1, #1
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de0:	e007      	b.n	8002df2 <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2101      	movs	r1, #1
 8002dee:	430a      	orrs	r2, r1
 8002df0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	0018      	movs	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b004      	add	sp, #16
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40012c00 	.word	0x40012c00
 8002e00:	40014400 	.word	0x40014400
 8002e04:	40014800 	.word	0x40014800
 8002e08:	40000400 	.word	0x40000400

08002e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e18:	2317      	movs	r3, #23
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	223c      	movs	r2, #60	; 0x3c
 8002e24:	5c9b      	ldrb	r3, [r3, r2]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x22>
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e0ad      	b.n	8002f8a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	223c      	movs	r2, #60	; 0x3c
 8002e32:	2101      	movs	r1, #1
 8002e34:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b0c      	cmp	r3, #12
 8002e3a:	d100      	bne.n	8002e3e <HAL_TIM_PWM_ConfigChannel+0x32>
 8002e3c:	e076      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x120>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b0c      	cmp	r3, #12
 8002e42:	d900      	bls.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002e44:	e095      	b.n	8002f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d04e      	beq.n	8002eea <HAL_TIM_PWM_ConfigChannel+0xde>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d900      	bls.n	8002e54 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002e52:	e08e      	b.n	8002f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_TIM_PWM_ConfigChannel+0x56>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d021      	beq.n	8002ea4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002e60:	e087      	b.n	8002f72 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	0011      	movs	r1, r2
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f000 f9de 	bl	800322c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699a      	ldr	r2, [r3, #24]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2108      	movs	r1, #8
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	699a      	ldr	r2, [r3, #24]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2104      	movs	r1, #4
 8002e8c:	438a      	bics	r2, r1
 8002e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6999      	ldr	r1, [r3, #24]
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	691a      	ldr	r2, [r3, #16]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	619a      	str	r2, [r3, #24]
      break;
 8002ea2:	e06b      	b.n	8002f7c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	0011      	movs	r1, r2
 8002eac:	0018      	movs	r0, r3
 8002eae:	f000 fa3b 	bl	8003328 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699a      	ldr	r2, [r3, #24]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2180      	movs	r1, #128	; 0x80
 8002ebe:	0109      	lsls	r1, r1, #4
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4931      	ldr	r1, [pc, #196]	; (8002f94 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6999      	ldr	r1, [r3, #24]
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	021a      	lsls	r2, r3, #8
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	619a      	str	r2, [r3, #24]
      break;
 8002ee8:	e048      	b.n	8002f7c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	0011      	movs	r1, r2
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f000 fa96 	bl	8003424 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	69da      	ldr	r2, [r3, #28]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2108      	movs	r1, #8
 8002f04:	430a      	orrs	r2, r1
 8002f06:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	69da      	ldr	r2, [r3, #28]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2104      	movs	r1, #4
 8002f14:	438a      	bics	r2, r1
 8002f16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	69d9      	ldr	r1, [r3, #28]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	691a      	ldr	r2, [r3, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	61da      	str	r2, [r3, #28]
      break;
 8002f2a:	e027      	b.n	8002f7c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	0011      	movs	r1, r2
 8002f34:	0018      	movs	r0, r3
 8002f36:	f000 faf5 	bl	8003524 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	69da      	ldr	r2, [r3, #28]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2180      	movs	r1, #128	; 0x80
 8002f46:	0109      	lsls	r1, r1, #4
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	490f      	ldr	r1, [pc, #60]	; (8002f94 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002f58:	400a      	ands	r2, r1
 8002f5a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	69d9      	ldr	r1, [r3, #28]
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	021a      	lsls	r2, r3, #8
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	61da      	str	r2, [r3, #28]
      break;
 8002f70:	e004      	b.n	8002f7c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002f72:	2317      	movs	r3, #23
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	2201      	movs	r2, #1
 8002f78:	701a      	strb	r2, [r3, #0]
      break;
 8002f7a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	223c      	movs	r2, #60	; 0x3c
 8002f80:	2100      	movs	r1, #0
 8002f82:	5499      	strb	r1, [r3, r2]

  return status;
 8002f84:	2317      	movs	r3, #23
 8002f86:	18fb      	adds	r3, r7, r3
 8002f88:	781b      	ldrb	r3, [r3, #0]
}
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	b006      	add	sp, #24
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	fffffbff 	.word	0xfffffbff

08002f98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa2:	230f      	movs	r3, #15
 8002fa4:	18fb      	adds	r3, r7, r3
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	223c      	movs	r2, #60	; 0x3c
 8002fae:	5c9b      	ldrb	r3, [r3, r2]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d101      	bne.n	8002fb8 <HAL_TIM_ConfigClockSource+0x20>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	e0bc      	b.n	8003132 <HAL_TIM_ConfigClockSource+0x19a>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	223c      	movs	r2, #60	; 0x3c
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	223d      	movs	r2, #61	; 0x3d
 8002fc4:	2102      	movs	r1, #2
 8002fc6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	2277      	movs	r2, #119	; 0x77
 8002fd4:	4393      	bics	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	4a58      	ldr	r2, [pc, #352]	; (800313c <HAL_TIM_ConfigClockSource+0x1a4>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2280      	movs	r2, #128	; 0x80
 8002fee:	0192      	lsls	r2, r2, #6
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d040      	beq.n	8003076 <HAL_TIM_ConfigClockSource+0xde>
 8002ff4:	2280      	movs	r2, #128	; 0x80
 8002ff6:	0192      	lsls	r2, r2, #6
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d900      	bls.n	8002ffe <HAL_TIM_ConfigClockSource+0x66>
 8002ffc:	e088      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 8002ffe:	2280      	movs	r2, #128	; 0x80
 8003000:	0152      	lsls	r2, r2, #5
 8003002:	4293      	cmp	r3, r2
 8003004:	d100      	bne.n	8003008 <HAL_TIM_ConfigClockSource+0x70>
 8003006:	e088      	b.n	800311a <HAL_TIM_ConfigClockSource+0x182>
 8003008:	2280      	movs	r2, #128	; 0x80
 800300a:	0152      	lsls	r2, r2, #5
 800300c:	4293      	cmp	r3, r2
 800300e:	d900      	bls.n	8003012 <HAL_TIM_ConfigClockSource+0x7a>
 8003010:	e07e      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 8003012:	2b70      	cmp	r3, #112	; 0x70
 8003014:	d018      	beq.n	8003048 <HAL_TIM_ConfigClockSource+0xb0>
 8003016:	d900      	bls.n	800301a <HAL_TIM_ConfigClockSource+0x82>
 8003018:	e07a      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 800301a:	2b60      	cmp	r3, #96	; 0x60
 800301c:	d04f      	beq.n	80030be <HAL_TIM_ConfigClockSource+0x126>
 800301e:	d900      	bls.n	8003022 <HAL_TIM_ConfigClockSource+0x8a>
 8003020:	e076      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 8003022:	2b50      	cmp	r3, #80	; 0x50
 8003024:	d03b      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x106>
 8003026:	d900      	bls.n	800302a <HAL_TIM_ConfigClockSource+0x92>
 8003028:	e072      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 800302a:	2b40      	cmp	r3, #64	; 0x40
 800302c:	d057      	beq.n	80030de <HAL_TIM_ConfigClockSource+0x146>
 800302e:	d900      	bls.n	8003032 <HAL_TIM_ConfigClockSource+0x9a>
 8003030:	e06e      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 8003032:	2b30      	cmp	r3, #48	; 0x30
 8003034:	d063      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x166>
 8003036:	d86b      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 8003038:	2b20      	cmp	r3, #32
 800303a:	d060      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x166>
 800303c:	d868      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
 800303e:	2b00      	cmp	r3, #0
 8003040:	d05d      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x166>
 8003042:	2b10      	cmp	r3, #16
 8003044:	d05b      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x166>
 8003046:	e063      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003058:	f000 fb42 	bl	80036e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2277      	movs	r2, #119	; 0x77
 8003068:	4313      	orrs	r3, r2
 800306a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68ba      	ldr	r2, [r7, #8]
 8003072:	609a      	str	r2, [r3, #8]
      break;
 8003074:	e052      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003086:	f000 fb2b 	bl	80036e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2180      	movs	r1, #128	; 0x80
 8003096:	01c9      	lsls	r1, r1, #7
 8003098:	430a      	orrs	r2, r1
 800309a:	609a      	str	r2, [r3, #8]
      break;
 800309c:	e03e      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030aa:	001a      	movs	r2, r3
 80030ac:	f000 fa9e 	bl	80035ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2150      	movs	r1, #80	; 0x50
 80030b6:	0018      	movs	r0, r3
 80030b8:	f000 faf8 	bl	80036ac <TIM_ITRx_SetConfig>
      break;
 80030bc:	e02e      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ca:	001a      	movs	r2, r3
 80030cc:	f000 fabc 	bl	8003648 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2160      	movs	r1, #96	; 0x60
 80030d6:	0018      	movs	r0, r3
 80030d8:	f000 fae8 	bl	80036ac <TIM_ITRx_SetConfig>
      break;
 80030dc:	e01e      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ea:	001a      	movs	r2, r3
 80030ec:	f000 fa7e 	bl	80035ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2140      	movs	r1, #64	; 0x40
 80030f6:	0018      	movs	r0, r3
 80030f8:	f000 fad8 	bl	80036ac <TIM_ITRx_SetConfig>
      break;
 80030fc:	e00e      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	0019      	movs	r1, r3
 8003108:	0010      	movs	r0, r2
 800310a:	f000 facf 	bl	80036ac <TIM_ITRx_SetConfig>
      break;
 800310e:	e005      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003110:	230f      	movs	r3, #15
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	2201      	movs	r2, #1
 8003116:	701a      	strb	r2, [r3, #0]
      break;
 8003118:	e000      	b.n	800311c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800311a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	223d      	movs	r2, #61	; 0x3d
 8003120:	2101      	movs	r1, #1
 8003122:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	223c      	movs	r2, #60	; 0x3c
 8003128:	2100      	movs	r1, #0
 800312a:	5499      	strb	r1, [r3, r2]

  return status;
 800312c:	230f      	movs	r3, #15
 800312e:	18fb      	adds	r3, r7, r3
 8003130:	781b      	ldrb	r3, [r3, #0]
}
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	ffff00ff 	.word	0xffff00ff

08003140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a30      	ldr	r2, [pc, #192]	; (8003214 <TIM_Base_SetConfig+0xd4>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d008      	beq.n	800316a <TIM_Base_SetConfig+0x2a>
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	05db      	lsls	r3, r3, #23
 800315e:	429a      	cmp	r2, r3
 8003160:	d003      	beq.n	800316a <TIM_Base_SetConfig+0x2a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a2c      	ldr	r2, [pc, #176]	; (8003218 <TIM_Base_SetConfig+0xd8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d108      	bne.n	800317c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2270      	movs	r2, #112	; 0x70
 800316e:	4393      	bics	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	4313      	orrs	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a25      	ldr	r2, [pc, #148]	; (8003214 <TIM_Base_SetConfig+0xd4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d014      	beq.n	80031ae <TIM_Base_SetConfig+0x6e>
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	2380      	movs	r3, #128	; 0x80
 8003188:	05db      	lsls	r3, r3, #23
 800318a:	429a      	cmp	r2, r3
 800318c:	d00f      	beq.n	80031ae <TIM_Base_SetConfig+0x6e>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a21      	ldr	r2, [pc, #132]	; (8003218 <TIM_Base_SetConfig+0xd8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00b      	beq.n	80031ae <TIM_Base_SetConfig+0x6e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a20      	ldr	r2, [pc, #128]	; (800321c <TIM_Base_SetConfig+0xdc>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <TIM_Base_SetConfig+0x6e>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a1f      	ldr	r2, [pc, #124]	; (8003220 <TIM_Base_SetConfig+0xe0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d003      	beq.n	80031ae <TIM_Base_SetConfig+0x6e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a1e      	ldr	r2, [pc, #120]	; (8003224 <TIM_Base_SetConfig+0xe4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d108      	bne.n	80031c0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	4a1d      	ldr	r2, [pc, #116]	; (8003228 <TIM_Base_SetConfig+0xe8>)
 80031b2:	4013      	ands	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2280      	movs	r2, #128	; 0x80
 80031c4:	4393      	bics	r3, r2
 80031c6:	001a      	movs	r2, r3
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a0a      	ldr	r2, [pc, #40]	; (8003214 <TIM_Base_SetConfig+0xd4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d007      	beq.n	80031fe <TIM_Base_SetConfig+0xbe>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a0b      	ldr	r2, [pc, #44]	; (8003220 <TIM_Base_SetConfig+0xe0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d003      	beq.n	80031fe <TIM_Base_SetConfig+0xbe>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a0a      	ldr	r2, [pc, #40]	; (8003224 <TIM_Base_SetConfig+0xe4>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d103      	bne.n	8003206 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	691a      	ldr	r2, [r3, #16]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	615a      	str	r2, [r3, #20]
}
 800320c:	46c0      	nop			; (mov r8, r8)
 800320e:	46bd      	mov	sp, r7
 8003210:	b004      	add	sp, #16
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40012c00 	.word	0x40012c00
 8003218:	40000400 	.word	0x40000400
 800321c:	40002000 	.word	0x40002000
 8003220:	40014400 	.word	0x40014400
 8003224:	40014800 	.word	0x40014800
 8003228:	fffffcff 	.word	0xfffffcff

0800322c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	2201      	movs	r2, #1
 800323c:	4393      	bics	r3, r2
 800323e:	001a      	movs	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2270      	movs	r2, #112	; 0x70
 800325a:	4393      	bics	r3, r2
 800325c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2203      	movs	r2, #3
 8003262:	4393      	bics	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4313      	orrs	r3, r2
 800326e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	2202      	movs	r2, #2
 8003274:	4393      	bics	r3, r2
 8003276:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	4313      	orrs	r3, r2
 8003280:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a23      	ldr	r2, [pc, #140]	; (8003314 <TIM_OC1_SetConfig+0xe8>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d007      	beq.n	800329a <TIM_OC1_SetConfig+0x6e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a22      	ldr	r2, [pc, #136]	; (8003318 <TIM_OC1_SetConfig+0xec>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d003      	beq.n	800329a <TIM_OC1_SetConfig+0x6e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a21      	ldr	r2, [pc, #132]	; (800331c <TIM_OC1_SetConfig+0xf0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d10c      	bne.n	80032b4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2208      	movs	r2, #8
 800329e:	4393      	bics	r3, r2
 80032a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2204      	movs	r2, #4
 80032b0:	4393      	bics	r3, r2
 80032b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a17      	ldr	r2, [pc, #92]	; (8003314 <TIM_OC1_SetConfig+0xe8>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d007      	beq.n	80032cc <TIM_OC1_SetConfig+0xa0>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a16      	ldr	r2, [pc, #88]	; (8003318 <TIM_OC1_SetConfig+0xec>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d003      	beq.n	80032cc <TIM_OC1_SetConfig+0xa0>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a15      	ldr	r2, [pc, #84]	; (800331c <TIM_OC1_SetConfig+0xf0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d111      	bne.n	80032f0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4a14      	ldr	r2, [pc, #80]	; (8003320 <TIM_OC1_SetConfig+0xf4>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	4a13      	ldr	r2, [pc, #76]	; (8003324 <TIM_OC1_SetConfig+0xf8>)
 80032d8:	4013      	ands	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	621a      	str	r2, [r3, #32]
}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b006      	add	sp, #24
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40014400 	.word	0x40014400
 800331c:	40014800 	.word	0x40014800
 8003320:	fffffeff 	.word	0xfffffeff
 8003324:	fffffdff 	.word	0xfffffdff

08003328 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	2210      	movs	r2, #16
 8003338:	4393      	bics	r3, r2
 800333a:	001a      	movs	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	4a2c      	ldr	r2, [pc, #176]	; (8003408 <TIM_OC2_SetConfig+0xe0>)
 8003356:	4013      	ands	r3, r2
 8003358:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	4a2b      	ldr	r2, [pc, #172]	; (800340c <TIM_OC2_SetConfig+0xe4>)
 800335e:	4013      	ands	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	021b      	lsls	r3, r3, #8
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2220      	movs	r2, #32
 8003372:	4393      	bics	r3, r2
 8003374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a22      	ldr	r2, [pc, #136]	; (8003410 <TIM_OC2_SetConfig+0xe8>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d10d      	bne.n	80033a6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	2280      	movs	r2, #128	; 0x80
 800338e:	4393      	bics	r3, r2
 8003390:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	697a      	ldr	r2, [r7, #20]
 800339a:	4313      	orrs	r3, r2
 800339c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2240      	movs	r2, #64	; 0x40
 80033a2:	4393      	bics	r3, r2
 80033a4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a19      	ldr	r2, [pc, #100]	; (8003410 <TIM_OC2_SetConfig+0xe8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d007      	beq.n	80033be <TIM_OC2_SetConfig+0x96>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a18      	ldr	r2, [pc, #96]	; (8003414 <TIM_OC2_SetConfig+0xec>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d003      	beq.n	80033be <TIM_OC2_SetConfig+0x96>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a17      	ldr	r2, [pc, #92]	; (8003418 <TIM_OC2_SetConfig+0xf0>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d113      	bne.n	80033e6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4a16      	ldr	r2, [pc, #88]	; (800341c <TIM_OC2_SetConfig+0xf4>)
 80033c2:	4013      	ands	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4a15      	ldr	r2, [pc, #84]	; (8003420 <TIM_OC2_SetConfig+0xf8>)
 80033ca:	4013      	ands	r3, r2
 80033cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	621a      	str	r2, [r3, #32]
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b006      	add	sp, #24
 8003406:	bd80      	pop	{r7, pc}
 8003408:	ffff8fff 	.word	0xffff8fff
 800340c:	fffffcff 	.word	0xfffffcff
 8003410:	40012c00 	.word	0x40012c00
 8003414:	40014400 	.word	0x40014400
 8003418:	40014800 	.word	0x40014800
 800341c:	fffffbff 	.word	0xfffffbff
 8003420:	fffff7ff 	.word	0xfffff7ff

08003424 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	4a33      	ldr	r2, [pc, #204]	; (8003500 <TIM_OC3_SetConfig+0xdc>)
 8003434:	401a      	ands	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2270      	movs	r2, #112	; 0x70
 8003450:	4393      	bics	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2203      	movs	r2, #3
 8003458:	4393      	bics	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	4313      	orrs	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	4a26      	ldr	r2, [pc, #152]	; (8003504 <TIM_OC3_SetConfig+0xe0>)
 800346a:	4013      	ands	r3, r2
 800346c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a22      	ldr	r2, [pc, #136]	; (8003508 <TIM_OC3_SetConfig+0xe4>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d10d      	bne.n	800349e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	4a21      	ldr	r2, [pc, #132]	; (800350c <TIM_OC3_SetConfig+0xe8>)
 8003486:	4013      	ands	r3, r2
 8003488:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	021b      	lsls	r3, r3, #8
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	4a1d      	ldr	r2, [pc, #116]	; (8003510 <TIM_OC3_SetConfig+0xec>)
 800349a:	4013      	ands	r3, r2
 800349c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a19      	ldr	r2, [pc, #100]	; (8003508 <TIM_OC3_SetConfig+0xe4>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d007      	beq.n	80034b6 <TIM_OC3_SetConfig+0x92>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a1a      	ldr	r2, [pc, #104]	; (8003514 <TIM_OC3_SetConfig+0xf0>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d003      	beq.n	80034b6 <TIM_OC3_SetConfig+0x92>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a19      	ldr	r2, [pc, #100]	; (8003518 <TIM_OC3_SetConfig+0xf4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d113      	bne.n	80034de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	4a18      	ldr	r2, [pc, #96]	; (800351c <TIM_OC3_SetConfig+0xf8>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <TIM_OC3_SetConfig+0xfc>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	621a      	str	r2, [r3, #32]
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	b006      	add	sp, #24
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	fffffeff 	.word	0xfffffeff
 8003504:	fffffdff 	.word	0xfffffdff
 8003508:	40012c00 	.word	0x40012c00
 800350c:	fffff7ff 	.word	0xfffff7ff
 8003510:	fffffbff 	.word	0xfffffbff
 8003514:	40014400 	.word	0x40014400
 8003518:	40014800 	.word	0x40014800
 800351c:	ffffefff 	.word	0xffffefff
 8003520:	ffffdfff 	.word	0xffffdfff

08003524 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	4a26      	ldr	r2, [pc, #152]	; (80035cc <TIM_OC4_SetConfig+0xa8>)
 8003534:	401a      	ands	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a1b      	ldr	r3, [r3, #32]
 800353e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4a20      	ldr	r2, [pc, #128]	; (80035d0 <TIM_OC4_SetConfig+0xac>)
 8003550:	4013      	ands	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4a1f      	ldr	r2, [pc, #124]	; (80035d4 <TIM_OC4_SetConfig+0xb0>)
 8003558:	4013      	ands	r3, r2
 800355a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	021b      	lsls	r3, r3, #8
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	4313      	orrs	r3, r2
 8003566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4a1b      	ldr	r2, [pc, #108]	; (80035d8 <TIM_OC4_SetConfig+0xb4>)
 800356c:	4013      	ands	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	031b      	lsls	r3, r3, #12
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a17      	ldr	r2, [pc, #92]	; (80035dc <TIM_OC4_SetConfig+0xb8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d007      	beq.n	8003594 <TIM_OC4_SetConfig+0x70>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a16      	ldr	r2, [pc, #88]	; (80035e0 <TIM_OC4_SetConfig+0xbc>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d003      	beq.n	8003594 <TIM_OC4_SetConfig+0x70>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a15      	ldr	r2, [pc, #84]	; (80035e4 <TIM_OC4_SetConfig+0xc0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d109      	bne.n	80035a8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	4a14      	ldr	r2, [pc, #80]	; (80035e8 <TIM_OC4_SetConfig+0xc4>)
 8003598:	4013      	ands	r3, r2
 800359a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	019b      	lsls	r3, r3, #6
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	621a      	str	r2, [r3, #32]
}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	46bd      	mov	sp, r7
 80035c6:	b006      	add	sp, #24
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	46c0      	nop			; (mov r8, r8)
 80035cc:	ffffefff 	.word	0xffffefff
 80035d0:	ffff8fff 	.word	0xffff8fff
 80035d4:	fffffcff 	.word	0xfffffcff
 80035d8:	ffffdfff 	.word	0xffffdfff
 80035dc:	40012c00 	.word	0x40012c00
 80035e0:	40014400 	.word	0x40014400
 80035e4:	40014800 	.word	0x40014800
 80035e8:	ffffbfff 	.word	0xffffbfff

080035ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a1b      	ldr	r3, [r3, #32]
 8003602:	2201      	movs	r2, #1
 8003604:	4393      	bics	r3, r2
 8003606:	001a      	movs	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	22f0      	movs	r2, #240	; 0xf0
 8003616:	4393      	bics	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	220a      	movs	r2, #10
 8003628:	4393      	bics	r3, r2
 800362a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	4313      	orrs	r3, r2
 8003632:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	697a      	ldr	r2, [r7, #20]
 800363e:	621a      	str	r2, [r3, #32]
}
 8003640:	46c0      	nop			; (mov r8, r8)
 8003642:	46bd      	mov	sp, r7
 8003644:	b006      	add	sp, #24
 8003646:	bd80      	pop	{r7, pc}

08003648 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	2210      	movs	r2, #16
 800365a:	4393      	bics	r3, r2
 800365c:	001a      	movs	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	4a0d      	ldr	r2, [pc, #52]	; (80036a8 <TIM_TI2_ConfigInputStage+0x60>)
 8003672:	4013      	ands	r3, r2
 8003674:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	031b      	lsls	r3, r3, #12
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	4313      	orrs	r3, r2
 800367e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	22a0      	movs	r2, #160	; 0xa0
 8003684:	4393      	bics	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	621a      	str	r2, [r3, #32]
}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b006      	add	sp, #24
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	ffff0fff 	.word	0xffff0fff

080036ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2270      	movs	r2, #112	; 0x70
 80036c0:	4393      	bics	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	2207      	movs	r2, #7
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	609a      	str	r2, [r3, #8]
}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	46bd      	mov	sp, r7
 80036da:	b004      	add	sp, #16
 80036dc:	bd80      	pop	{r7, pc}
	...

080036e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	4a09      	ldr	r2, [pc, #36]	; (800371c <TIM_ETR_SetConfig+0x3c>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	021a      	lsls	r2, r3, #8
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	431a      	orrs	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4313      	orrs	r3, r2
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4313      	orrs	r3, r2
 800370c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	609a      	str	r2, [r3, #8]
}
 8003714:	46c0      	nop			; (mov r8, r8)
 8003716:	46bd      	mov	sp, r7
 8003718:	b006      	add	sp, #24
 800371a:	bd80      	pop	{r7, pc}
 800371c:	ffff00ff 	.word	0xffff00ff

08003720 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	221f      	movs	r2, #31
 8003730:	4013      	ands	r3, r2
 8003732:	2201      	movs	r2, #1
 8003734:	409a      	lsls	r2, r3
 8003736:	0013      	movs	r3, r2
 8003738:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	43d2      	mvns	r2, r2
 8003742:	401a      	ands	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a1a      	ldr	r2, [r3, #32]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	211f      	movs	r1, #31
 8003750:	400b      	ands	r3, r1
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4099      	lsls	r1, r3
 8003756:	000b      	movs	r3, r1
 8003758:	431a      	orrs	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	621a      	str	r2, [r3, #32]
}
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	46bd      	mov	sp, r7
 8003762:	b006      	add	sp, #24
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	223c      	movs	r2, #60	; 0x3c
 8003776:	5c9b      	ldrb	r3, [r3, r2]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800377c:	2302      	movs	r3, #2
 800377e:	e042      	b.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	223c      	movs	r2, #60	; 0x3c
 8003784:	2101      	movs	r1, #1
 8003786:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	223d      	movs	r2, #61	; 0x3d
 800378c:	2102      	movs	r1, #2
 800378e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2270      	movs	r2, #112	; 0x70
 80037a4:	4393      	bics	r3, r2
 80037a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a14      	ldr	r2, [pc, #80]	; (8003810 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d00a      	beq.n	80037da <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	05db      	lsls	r3, r3, #23
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d004      	beq.n	80037da <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a0f      	ldr	r2, [pc, #60]	; (8003814 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d10c      	bne.n	80037f4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	2280      	movs	r2, #128	; 0x80
 80037de:	4393      	bics	r3, r2
 80037e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	68ba      	ldr	r2, [r7, #8]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	223d      	movs	r2, #61	; 0x3d
 80037f8:	2101      	movs	r1, #1
 80037fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	223c      	movs	r2, #60	; 0x3c
 8003800:	2100      	movs	r1, #0
 8003802:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	0018      	movs	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	b004      	add	sp, #16
 800380c:	bd80      	pop	{r7, pc}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	40012c00 	.word	0x40012c00
 8003814:	40000400 	.word	0x40000400

08003818 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003822:	2300      	movs	r3, #0
 8003824:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	223c      	movs	r2, #60	; 0x3c
 800382a:	5c9b      	ldrb	r3, [r3, r2]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003830:	2302      	movs	r3, #2
 8003832:	e03e      	b.n	80038b2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	223c      	movs	r2, #60	; 0x3c
 8003838:	2101      	movs	r1, #1
 800383a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	22ff      	movs	r2, #255	; 0xff
 8003840:	4393      	bics	r3, r2
 8003842:	001a      	movs	r2, r3
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	4313      	orrs	r3, r2
 800384a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	4a1b      	ldr	r2, [pc, #108]	; (80038bc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003850:	401a      	ands	r2, r3
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	4313      	orrs	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4a18      	ldr	r2, [pc, #96]	; (80038c0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800385e:	401a      	ands	r2, r3
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	4313      	orrs	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4a16      	ldr	r2, [pc, #88]	; (80038c4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 800386c:	401a      	ands	r2, r3
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4313      	orrs	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a13      	ldr	r2, [pc, #76]	; (80038c8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800387a:	401a      	ands	r2, r3
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	4313      	orrs	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a11      	ldr	r2, [pc, #68]	; (80038cc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003888:	401a      	ands	r2, r3
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4a0e      	ldr	r2, [pc, #56]	; (80038d0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003896:	401a      	ands	r2, r3
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	4313      	orrs	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	223c      	movs	r2, #60	; 0x3c
 80038ac:	2100      	movs	r1, #0
 80038ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	0018      	movs	r0, r3
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b004      	add	sp, #16
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	fffffcff 	.word	0xfffffcff
 80038c0:	fffffbff 	.word	0xfffffbff
 80038c4:	fffff7ff 	.word	0xfffff7ff
 80038c8:	ffffefff 	.word	0xffffefff
 80038cc:	ffffdfff 	.word	0xffffdfff
 80038d0:	ffffbfff 	.word	0xffffbfff

080038d4 <memset>:
 80038d4:	0003      	movs	r3, r0
 80038d6:	1882      	adds	r2, r0, r2
 80038d8:	4293      	cmp	r3, r2
 80038da:	d100      	bne.n	80038de <memset+0xa>
 80038dc:	4770      	bx	lr
 80038de:	7019      	strb	r1, [r3, #0]
 80038e0:	3301      	adds	r3, #1
 80038e2:	e7f9      	b.n	80038d8 <memset+0x4>

080038e4 <__libc_init_array>:
 80038e4:	b570      	push	{r4, r5, r6, lr}
 80038e6:	2600      	movs	r6, #0
 80038e8:	4c0c      	ldr	r4, [pc, #48]	; (800391c <__libc_init_array+0x38>)
 80038ea:	4d0d      	ldr	r5, [pc, #52]	; (8003920 <__libc_init_array+0x3c>)
 80038ec:	1b64      	subs	r4, r4, r5
 80038ee:	10a4      	asrs	r4, r4, #2
 80038f0:	42a6      	cmp	r6, r4
 80038f2:	d109      	bne.n	8003908 <__libc_init_array+0x24>
 80038f4:	2600      	movs	r6, #0
 80038f6:	f000 f823 	bl	8003940 <_init>
 80038fa:	4c0a      	ldr	r4, [pc, #40]	; (8003924 <__libc_init_array+0x40>)
 80038fc:	4d0a      	ldr	r5, [pc, #40]	; (8003928 <__libc_init_array+0x44>)
 80038fe:	1b64      	subs	r4, r4, r5
 8003900:	10a4      	asrs	r4, r4, #2
 8003902:	42a6      	cmp	r6, r4
 8003904:	d105      	bne.n	8003912 <__libc_init_array+0x2e>
 8003906:	bd70      	pop	{r4, r5, r6, pc}
 8003908:	00b3      	lsls	r3, r6, #2
 800390a:	58eb      	ldr	r3, [r5, r3]
 800390c:	4798      	blx	r3
 800390e:	3601      	adds	r6, #1
 8003910:	e7ee      	b.n	80038f0 <__libc_init_array+0xc>
 8003912:	00b3      	lsls	r3, r6, #2
 8003914:	58eb      	ldr	r3, [r5, r3]
 8003916:	4798      	blx	r3
 8003918:	3601      	adds	r6, #1
 800391a:	e7f2      	b.n	8003902 <__libc_init_array+0x1e>
 800391c:	08003988 	.word	0x08003988
 8003920:	08003988 	.word	0x08003988
 8003924:	0800398c 	.word	0x0800398c
 8003928:	08003988 	.word	0x08003988

0800392c <memcpy>:
 800392c:	2300      	movs	r3, #0
 800392e:	b510      	push	{r4, lr}
 8003930:	429a      	cmp	r2, r3
 8003932:	d100      	bne.n	8003936 <memcpy+0xa>
 8003934:	bd10      	pop	{r4, pc}
 8003936:	5ccc      	ldrb	r4, [r1, r3]
 8003938:	54c4      	strb	r4, [r0, r3]
 800393a:	3301      	adds	r3, #1
 800393c:	e7f8      	b.n	8003930 <memcpy+0x4>
	...

08003940 <_init>:
 8003940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003946:	bc08      	pop	{r3}
 8003948:	469e      	mov	lr, r3
 800394a:	4770      	bx	lr

0800394c <_fini>:
 800394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003952:	bc08      	pop	{r3}
 8003954:	469e      	mov	lr, r3
 8003956:	4770      	bx	lr
