
*** Running vivado
    with args -log control_fsm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_fsm.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source control_fsm.tcl -notrace
Command: synth_design -top control_fsm -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8704
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'control_fsm' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control_fsm' (1#1) [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.918 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                     000000000001 |                             0000
                  DECODE |                     000000000010 |                             0001
                     JEX |                     000000000100 |                             1011
                  ADDIEX |                     000000001000 |                             1001
                  ADDIWB |                     000000010000 |                             1010
                   BEQEX |                     000000100000 |                             1000
                 RTYPEEX |                     000001000000 |                             0110
                 RTYPEWB |                     000010000000 |                             0111
                  MEMADR |                     000100000000 |                             0010
                   MEMWR |                     001000000000 |                             0101
                   MEMRD |                     010000000000 |                             0011
                   MEMWB |                     100000000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:109]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.918 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.594 ; gain = 6.676
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1099.766 ; gain = 10.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     2|
|4     |LUT4 |     2|
|5     |LUT5 |     1|
|6     |LUT6 |    11|
|7     |FDRE |    11|
|8     |FDSE |     1|
|9     |LD   |    14|
|10    |IBUF |     8|
|11    |OBUF |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    78|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.926 ; gain = 11.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1210.883 ; gain = 121.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.runs/synth_1/control_fsm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_fsm_utilization_synth.rpt -pb control_fsm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 17:36:23 2022...
