// Seed: 1505023554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wand id_7;
  output wire id_6;
  output tri0 id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = -1;
  assign id_5 = id_3;
  assign id_5 = 1 <-> id_3;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    output wand id_2,
    input  wand id_3
    , id_8,
    output wire id_4,
    output tri0 id_5,
    output tri0 id_6
);
  assign id_2 = id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8
  );
endmodule
