Flow report for Lab3_2bit_JK_T
Thu Feb 27 17:00:50 2025
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Thu Feb 27 17:00:50 2025          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; Lab3_2bit_JK_T                                 ;
; Top-level Entity Name              ; Lab3_2bit_JK_T                                 ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C6GES                               ;
; Timing Models                      ; Preliminary                                    ;
; Total logic elements               ; 3 / 49,760 ( < 1 % )                           ;
;     Total combinational functions  ; 2 / 49,760 ( < 1 % )                           ;
;     Dedicated logic registers      ; 2 / 49,760 ( < 1 % )                           ;
; Total registers                    ; 2                                              ;
; Total pins                         ; 4 / 360 ( 1 % )                                ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/27/2025 16:48:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab3_2bit_JK_T      ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 1096093604527.174069290060796          ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim (VHDL)                        ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:18     ; 1.0                     ; 4860 MB             ; 00:00:47                           ;
; Fitter               ; 00:00:21     ; 1.0                     ; 6701 MB             ; 00:00:33                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4657 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4657 MB             ; 00:00:01                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4838 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:04     ; 1.1                     ; 4949 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4658 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4657 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4658 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4657 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4658 MB             ; 00:00:01                           ;
; Total                ; 00:00:59     ; --                      ; --                  ; 00:01:40                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-AJOV5FV  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_fit --read_settings_files=off --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T --vector_source=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/Waveform.vwf --testbench_file=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/simulation/qsim/ Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_asm --read_settings_files=off --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_sta Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_eda --read_settings_files=off --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T --vector_source=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/Waveform.vwf --testbench_file=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/simulation/qsim/ Lab3_2bit_JK_T -c Lab3_2bit_JK_T
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab3_2bit_JK_T -c Lab3_2bit_JK_T --vector_source=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/Waveform.vwf --testbench_file=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_2bit_JK_T/simulation/qsim/ Lab3_2bit_JK_T -c Lab3_2bit_JK_T



