Project Information           c:\max2work\nano pulse\pulse_picker_nondelay.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/24/2013 15:05:45

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


PULSE_PICKER_NONDELAY


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

pulse_picker_nondelay
      EPM3064ALC44-4       2        2        0      33      0           51 %

User Pins:                 2        2        0  



Project Information           c:\max2work\nano pulse\pulse_picker_nondelay.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'LOCK'
Warning: Ignored unnecessary INPUT pin 'WIDTH_SET5'
Warning: Ignored unnecessary INPUT pin 'WIDTH_SET4'
Warning: Ignored unnecessary INPUT pin 'WIDTH_SET3'
Warning: Ignored unnecessary INPUT pin 'WIDTH_SET2'
Warning: Ignored unnecessary INPUT pin 'WIDTH_SET1'
Warning: Ignored unnecessary INPUT pin 'WIDTH_SET0'


Project Information           c:\max2work\nano pulse\pulse_picker_nondelay.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'PD_CLK_IN' chosen for auto global Clock


Project Information           c:\max2work\nano pulse\pulse_picker_nondelay.rpt

** FILE HIERARCHY **



|lpm_add_sub:220|
|lpm_add_sub:220|addcore:adder|
|lpm_add_sub:220|addcore:adder|addcore:adder1|
|lpm_add_sub:220|addcore:adder|addcore:adder0|
|lpm_add_sub:220|altshift:result_ext_latency_ffs|
|lpm_add_sub:220|altshift:carry_ext_latency_ffs|
|lpm_add_sub:220|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:595|
|lpm_add_sub:595|addcore:adder|
|lpm_add_sub:595|addcore:adder|addcore:adder0|
|lpm_add_sub:595|altshift:result_ext_latency_ffs|
|lpm_add_sub:595|altshift:carry_ext_latency_ffs|
|lpm_add_sub:595|altshift:oflow_ext_latency_ffs|


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

***** Logic for device 'pulse_picker_nondelay' compiled without errors.




Device: EPM3064ALC44-4

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF

                                    P           
               R  R  R              D     R  R  
               E  E  E              _     E  E  
               S  S  S  V           C     S  S  
               E  E  E  C           L     E  E  
               R  R  R  C           K     R  R  
               V  V  V  I  G  G  G  _  G  V  V  
               E  E  E  N  N  N  N  I  N  E  E  
               D  D  D  T  D  D  D  N  D  D  D  
             -----------------------------------_ 
           /   6  5  4  3  2  1 44 43 42 41 40   | 
     #TDI |  7                                39 | RESERVED 
 RESERVED |  8                                38 | #TDO 
 RESERVED |  9                                37 | RESERVED 
      GND | 10                                36 | GND 
 RESERVED | 11                                35 | VCCIO 
     GATE | 12         EPM3064ALC44-4         34 | RESERVED 
     #TMS | 13                                33 | CP 
 RESERVED | 14                                32 | #TCK 
    VCCIO | 15                                31 | RESERVED 
 RESERVED | 16                                30 | GND 
      GND | 17                                29 | RESERVED 
          |_  18 19 20 21 22 23 24 25 26 27 28  _| 
            ------------------------------------ 
               R  R  R  R  G  V  C  R  R  R  R  
               E  E  E  E  N  C  L  E  E  E  E  
               S  S  S  S  D  C  K  S  S  S  S  
               E  E  E  E     I  _  E  E  E  E  
               R  R  R  R     N  O  R  R  R  R  
               V  V  V  V     T  U  V  V  V  V  
               E  E  E  E        T  E  E  E  E  
               D  D  D  D           D  D  D  D  
                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   2/ 8( 25%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     1/16(  6%)   1/ 7( 14%)   0/16(  0%)   1/36(  2%) 
C:    LC33 - LC48    16/16(100%)   2/ 8( 25%)   0/16(  0%)  18/36( 50%) 
D:    LC49 - LC64    16/16(100%)   2/ 7( 28%)   0/16(  0%)  23/36( 63%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                             7/30     ( 23%)
Total logic cells used:                         33/64     ( 51%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   33/64     ( 51%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  9.78
Total fan-in:                                   323

Total input pins required:                       2
Total output pins required:                      2
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     33
Total flipflops required:                       20
Total product terms required:                   78
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  12    (1)  (A)      INPUT               0      0   0    0    0    1   13  GATE
  43      -   -       INPUT  G            0      0   0    0    0    0    0  PD_CLK_IN


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  24     33    C     OUTPUT      t        0      0   0    0    5    0    0  CLK_OUT
  33     49    D         FF   +  t        0      0   0    1   13    0    6  CP (:25)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (31)    46    C       SOFT      t        0      0   0    0    3    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node2
 (32)    48    C       SOFT      t        0      0   0    0    4    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node3
   -     34    C       SOFT      t        0      0   0    0    5    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node4
 (25)    35    C       SOFT      t        0      0   0    0    6    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node5
 (27)    37    C       SOFT      t        0      0   0    0    7    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node6
   -     61    D       SOFT      t        0      0   0    0    8    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node7
   -     55    D       SOFT      t        0      0   0    0    9    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node0
 (38)    56    D       SOFT      t        0      0   0    0   12    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node3
   -     60    D       SOFT      t        0      0   0    0   13    0    1  |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node4
   -     38    C       SOFT      t        0      0   0    0    4    0    1  |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node3
   -     39    C       SOFT      t        0      0   0    0    5    0    1  |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node4
   -     45    C       SOFT      t        0      0   0    0    6    0    1  |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node5
 (40)    62    D       DFFE   +  t        0      0   0    1   14    1   10  tmp112 (:12)
   -     63    D       DFFE   +  t        0      0   0    1   14    1   11  tmp111 (:13)
 (41)    64    D       TFFE   +  t        0      0   0    1   10    1   11  tmp110 (:14)
   -     59    D       TFFE   +  t        0      0   0    1    9    1   12  tmp19 (:15)
   -     58    D       DFFE   +  t        0      0   0    1   14    1   14  tmp18 (:16)
 (39)    57    D       DFFE   +  t        0      0   0    1   14    1   15  tmp17 (:17)
 (37)    53    D       DFFE   +  t        0      0   0    1   14    1   16  tmp16 (:18)
   -     52    D       DFFE   +  t        0      0   0    1   14    1   17  tmp15 (:19)
 (34)    51    D       DFFE   +  t        0      0   0    1   14    1   18  tmp14 (:20)
   -     50    D       DFFE   +  t        0      0   0    1   14    1   19  tmp13 (:21)
   -     54    D       DFFE   +  t        0      0   0    1   14    1   20  tmp12 (:22)
   -     47    C       TFFE   +  t        0      0   0    1    1    1   20  tmp11 (:23)
   -     18    B       TFFE   +  t        0      0   0    1    0    1   21  tmp10 (:24)
 (26)    36    C       DFFE   +  t        0      0   0    0    8    1    5  tmp25 (:26)
 (28)    40    C       DFFE   +  t        0      0   0    0    8    1    6  tmp24 (:27)
 (29)    41    C       DFFE   +  t        0      0   0    0    8    1    7  tmp23 (:28)
   -     42    C       TFFE   +  t        0      0   0    0    3    1    7  tmp22 (:29)
   -     43    C       TFFE   +  t        0      0   0    0    2    1    8  tmp21 (:30)
   -     44    C       TFFE   +  t        0      0   0    0    7    0    9  tmp20 (:31)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

           Logic cells placed in LAB 'B'
        +- LC18 tmp10
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | | A B C D |     Logic cells that feed LAB 'B':

Pin
12   -> * | - * * * | <-- GATE
43   -> - | - - - - | <-- PD_CLK_IN


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC33 CLK_OUT
        | +----------------------------- LC46 |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node2
        | | +--------------------------- LC48 |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node3
        | | | +------------------------- LC34 |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node4
        | | | | +----------------------- LC35 |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node5
        | | | | | +--------------------- LC37 |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node6
        | | | | | | +------------------- LC38 |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node3
        | | | | | | | +----------------- LC39 |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | +--------------- LC45 |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node5
        | | | | | | | | | +------------- LC47 tmp11
        | | | | | | | | | | +----------- LC36 tmp25
        | | | | | | | | | | | +--------- LC40 tmp24
        | | | | | | | | | | | | +------- LC41 tmp23
        | | | | | | | | | | | | | +----- LC42 tmp22
        | | | | | | | | | | | | | | +--- LC43 tmp21
        | | | | | | | | | | | | | | | +- LC44 tmp20
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC38 -> - - - - - - - - - - - - * - - - | - - * - | <-- |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node3
LC39 -> - - - - - - - - - - - * - - - - | - - * - | <-- |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node4
LC45 -> - - - - - - - - - - * - - - - - | - - * - | <-- |LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node5
LC47 -> - * * * * * - - - * - - - - - - | - - * * | <-- tmp11
LC36 -> * - - - - - - - * - * * * - - * | - - * - | <-- tmp25
LC40 -> * - - - - - - * * - * * * - - * | - - * - | <-- tmp24
LC41 -> * - - - - - * * * - * * * - - * | - - * - | <-- tmp23
LC42 -> * - - - - - * * * - * * * * - * | - - * - | <-- tmp22
LC43 -> * - - - - - * * * - * * * * * * | - - * - | <-- tmp21
LC44 -> - - - - - - * * * - * * * * * * | - - * - | <-- tmp20

Pin
12   -> - - - - - - - - - * - - - - - - | - * * * | <-- GATE
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- PD_CLK_IN
LC49 -> - - - - - - - - - - * * * * * * | - - * - | <-- CP
LC53 -> - - - - - * - - - - - - - - - - | - - * * | <-- tmp16
LC52 -> - - - - * * - - - - - - - - - - | - - * * | <-- tmp15
LC51 -> - - - * * * - - - - - - - - - - | - - * * | <-- tmp14
LC50 -> - - * * * * - - - - - - - - - - | - - * * | <-- tmp13
LC54 -> - * * * * * - - - - - - - - - - | - - * * | <-- tmp12
LC18 -> - * * * * * - - - * - - - - - - | - - * * | <-- tmp10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC49 CP
        | +----------------------------- LC61 |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node7
        | | +--------------------------- LC55 |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node0
        | | | +------------------------- LC56 |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node3
        | | | | +----------------------- LC60 |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node4
        | | | | | +--------------------- LC62 tmp112
        | | | | | | +------------------- LC63 tmp111
        | | | | | | | +----------------- LC64 tmp110
        | | | | | | | | +--------------- LC59 tmp19
        | | | | | | | | | +------------- LC58 tmp18
        | | | | | | | | | | +----------- LC57 tmp17
        | | | | | | | | | | | +--------- LC53 tmp16
        | | | | | | | | | | | | +------- LC52 tmp15
        | | | | | | | | | | | | | +----- LC51 tmp14
        | | | | | | | | | | | | | | +--- LC50 tmp13
        | | | | | | | | | | | | | | | +- LC54 tmp12
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC61 -> - - - - - - - - - - * - - - - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node7
LC55 -> - - - - - - - - - * - - - - - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node0
LC56 -> - - - - - - * - - - - - - - - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node3
LC60 -> - - - - - * - - - - - - - - - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node4
LC62 -> * - - - * * * - - * * * * * * * | - - - * | <-- tmp112
LC63 -> * - - * * * * - - * * * * * * * | - - - * | <-- tmp111
LC64 -> * - - * * * * * - * * * * * * * | - - - * | <-- tmp110
LC59 -> * - - * * * * * * * * * * * * * | - - - * | <-- tmp19
LC58 -> * - * * * * * * * * * * * * * * | - - - * | <-- tmp18
LC57 -> * * * * * * * * * * * * * * * * | - - - * | <-- tmp17
LC53 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp16
LC52 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp15
LC51 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp14
LC50 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp13
LC54 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp12

Pin
12   -> * - - - - * * * * * * * * * * * | - * * * | <-- GATE
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- PD_CLK_IN
LC46 -> - - - - - - - - - - - - - - - * | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node2
LC48 -> - - - - - - - - - - - - - - * - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node3
LC34 -> - - - - - - - - - - - - - * - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node4
LC35 -> - - - - - - - - - - - - * - - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node5
LC37 -> - - - - - - - - - - - * - - - - | - - - * | <-- |LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node6
LC47 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp11
LC18 -> * * * * * * * * * * * * * * * * | - - * * | <-- tmp10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:  c:\max2work\nano pulse\pulse_picker_nondelay.rpt
pulse_picker_nondelay

** EQUATIONS **

GATE     : INPUT;
PD_CLK_IN : INPUT;

-- Node name is 'CLK_OUT' 
-- Equation name is 'CLK_OUT', location is LC033, type is output.
 CLK_OUT = LCELL( _EQ001 $  GND);
  _EQ001 = !tmp21 & !tmp22 &  tmp23 & !tmp24 & !tmp25
         # !tmp23 & !tmp24 & !tmp25;

-- Node name is 'CP' = 'tmp_c1' 
-- Equation name is 'CP', location is LC049, type is output.
 CP      = TFFE( _EQ002, GLOBAL( PD_CLK_IN),  VCC, !GATE,  VCC);
  _EQ002 =  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & !tmp16 & 
             !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':24' = 'tmp10' 
-- Equation name is 'tmp10', location is LC018, type is buried.
tmp10    = TFFE( VCC, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);

-- Node name is ':23' = 'tmp11' 
-- Equation name is 'tmp11', location is LC047, type is buried.
tmp11    = TFFE( tmp10, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);

-- Node name is ':22' = 'tmp12' 
-- Equation name is 'tmp12', location is LC054, type is buried.
tmp12    = DFFE( _EQ003 $  _LC046, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ003 =  _LC046 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':21' = 'tmp13' 
-- Equation name is 'tmp13', location is LC050, type is buried.
tmp13    = DFFE( _EQ004 $  _LC048, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ004 =  _LC048 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':20' = 'tmp14' 
-- Equation name is 'tmp14', location is LC051, type is buried.
tmp14    = DFFE( _EQ005 $  _LC034, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ005 =  _LC034 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':19' = 'tmp15' 
-- Equation name is 'tmp15', location is LC052, type is buried.
tmp15    = DFFE( _EQ006 $  _LC035, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ006 =  _LC035 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':18' = 'tmp16' 
-- Equation name is 'tmp16', location is LC053, type is buried.
tmp16    = DFFE( _EQ007 $  _LC037, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ007 =  _LC037 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':17' = 'tmp17' 
-- Equation name is 'tmp17', location is LC057, type is buried.
tmp17    = DFFE( _EQ008 $  _LC061, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ008 =  _LC061 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':16' = 'tmp18' 
-- Equation name is 'tmp18', location is LC058, type is buried.
tmp18    = DFFE( _EQ009 $  _LC055, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ009 =  _LC055 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':15' = 'tmp19' 
-- Equation name is 'tmp19', location is LC059, type is buried.
tmp19    = TFFE( _EQ010, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ010 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18;

-- Node name is ':31' = 'tmp20' 
-- Equation name is 'tmp20', location is LC044, type is buried.
tmp20    = TFFE(!_EQ011, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ011 = !tmp20 &  tmp21 & !tmp22 &  tmp23 & !tmp24 & !tmp25;

-- Node name is ':30' = 'tmp21' 
-- Equation name is 'tmp21', location is LC043, type is buried.
tmp21    = TFFE( tmp20, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);

-- Node name is ':29' = 'tmp22' 
-- Equation name is 'tmp22', location is LC042, type is buried.
tmp22    = TFFE( _EQ012, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ012 =  tmp20 &  tmp21;

-- Node name is ':28' = 'tmp23' 
-- Equation name is 'tmp23', location is LC041, type is buried.
tmp23    = DFFE( _EQ013 $  _LC038, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ013 = !_LC038 & !tmp20 &  tmp21 & !tmp22 &  tmp23 & !tmp24 & !tmp25;

-- Node name is ':27' = 'tmp24' 
-- Equation name is 'tmp24', location is LC040, type is buried.
tmp24    = DFFE( _EQ014 $  _LC039, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ014 =  _LC039 & !tmp20 &  tmp21 & !tmp22 &  tmp23 & !tmp24 & !tmp25;

-- Node name is ':26' = 'tmp25' 
-- Equation name is 'tmp25', location is LC036, type is buried.
tmp25    = DFFE( _EQ015 $  _LC045, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ015 =  _LC045 & !tmp20 &  tmp21 & !tmp22 &  tmp23 & !tmp24 & !tmp25;

-- Node name is ':14' = 'tmp110' 
-- Equation name is 'tmp110', location is LC064, type is buried.
tmp110   = TFFE( _EQ016, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ016 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18 &  tmp19;

-- Node name is ':13' = 'tmp111' 
-- Equation name is 'tmp111', location is LC063, type is buried.
tmp111   = DFFE( _EQ017 $  _LC056, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ017 =  _LC056 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':12' = 'tmp112' 
-- Equation name is 'tmp112', location is LC062, type is buried.
tmp112   = DFFE( _EQ018 $  _LC060, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ018 =  _LC060 &  tmp10 &  tmp11 & !tmp12 & !tmp13 &  tmp14 & !tmp15 & 
             !tmp16 & !tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( tmp12 $  _EQ019);
  _EQ019 =  tmp10 &  tmp11;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC048', type is buried 
_LC048   = LCELL( tmp13 $  _EQ020);
  _EQ020 =  tmp10 &  tmp11 &  tmp12;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( tmp14 $  _EQ021);
  _EQ021 =  tmp10 &  tmp11 &  tmp12 &  tmp13;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC035', type is buried 
_LC035   = LCELL( tmp15 $  _EQ022);
  _EQ022 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC037', type is buried 
_LC037   = LCELL( tmp16 $  _EQ023);
  _EQ023 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( tmp17 $  _EQ024);
  _EQ024 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( tmp18 $  _EQ025);
  _EQ025 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( tmp111 $  _EQ026);
  _EQ026 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18 &  tmp19 &  tmp110;

-- Node name is '|LPM_ADD_SUB:220|addcore:adder|addcore:adder1|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( tmp112 $  _EQ027);
  _EQ027 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18 &  tmp19 &  tmp110 &  tmp111;

-- Node name is '|LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( tmp23 $  _EQ028);
  _EQ028 =  tmp20 &  tmp21 &  tmp22;

-- Node name is '|LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( tmp24 $  _EQ029);
  _EQ029 =  tmp20 &  tmp21 &  tmp22 &  tmp23;

-- Node name is '|LPM_ADD_SUB:595|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC045', type is buried 
_LC045   = LCELL( tmp25 $  _EQ030);
  _EQ030 =  tmp20 &  tmp21 &  tmp22 &  tmp23 &  tmp24;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information           c:\max2work\nano pulse\pulse_picker_nondelay.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,888K
