(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-04-28T13:00:09Z")
 (DESIGN "Platform Control Firmware")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Platform Control Firmware")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb ESP07_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb FT232_Detect\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb FT232_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb GPS_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2C_SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2C_SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\FT232_UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ESP07_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Interrupt_Channel_Left.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Interrupt_Channel_Right.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Direction_Right_Rear\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Direction_Left_Rear\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Direction_Left_Front\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Direction_Right_Front\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Left\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Right\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb GPS_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ESP07_Tx\(0\).pad_out ESP07_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT FT232_Tx\(0\).pad_out FT232_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GPS_Tx\(0\).pad_out GPS_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\).pad_out I2C_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SDA\(0\).pad_out I2C_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_0.main_4 (2.801:2.801:2.801))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_1.main_4 (2.824:2.824:2.824))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.main_4 (2.801:2.801:2.801))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_0.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_1.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (2.300:2.300:2.300))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (2.300:2.300:2.300))
    (INTERCONNECT MODIN1_0.q \\ESP07_UART\:BUART\:rx_postpoll\\.main_2 (2.300:2.300:2.300))
    (INTERCONNECT MODIN1_0.q \\ESP07_UART\:BUART\:rx_state_0\\.main_7 (3.211:3.211:3.211))
    (INTERCONNECT MODIN1_0.q \\ESP07_UART\:BUART\:rx_status_3\\.main_7 (3.211:3.211:3.211))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (3.196:3.196:3.196))
    (INTERCONNECT MODIN1_1.q \\ESP07_UART\:BUART\:rx_postpoll\\.main_1 (3.196:3.196:3.196))
    (INTERCONNECT MODIN1_1.q \\ESP07_UART\:BUART\:rx_state_0\\.main_6 (4.869:4.869:4.869))
    (INTERCONNECT MODIN1_1.q \\ESP07_UART\:BUART\:rx_status_3\\.main_6 (4.869:4.869:4.869))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\ESP07_UART\:BUART\:rx_load_fifo\\.main_7 (4.563:4.563:4.563))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\ESP07_UART\:BUART\:rx_state_0\\.main_10 (2.903:2.903:2.903))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\ESP07_UART\:BUART\:rx_state_2\\.main_9 (4.563:4.563:4.563))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\ESP07_UART\:BUART\:rx_state_3\\.main_7 (4.563:4.563:4.563))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\ESP07_UART\:BUART\:rx_load_fifo\\.main_6 (5.083:5.083:5.083))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\ESP07_UART\:BUART\:rx_state_0\\.main_9 (4.404:4.404:4.404))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\ESP07_UART\:BUART\:rx_state_2\\.main_8 (5.083:5.083:5.083))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\ESP07_UART\:BUART\:rx_state_3\\.main_6 (5.083:5.083:5.083))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\ESP07_UART\:BUART\:rx_load_fifo\\.main_5 (4.559:4.559:4.559))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\ESP07_UART\:BUART\:rx_state_0\\.main_8 (2.898:2.898:2.898))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\ESP07_UART\:BUART\:rx_state_2\\.main_7 (4.559:4.559:4.559))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\ESP07_UART\:BUART\:rx_state_3\\.main_5 (4.559:4.559:4.559))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (4.420:4.420:4.420))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (4.420:4.420:4.420))
    (INTERCONNECT MODIN5_0.q \\FT232_UART\:BUART\:rx_postpoll\\.main_2 (4.420:4.420:4.420))
    (INTERCONNECT MODIN5_0.q \\FT232_UART\:BUART\:rx_state_0\\.main_7 (6.874:6.874:6.874))
    (INTERCONNECT MODIN5_0.q \\FT232_UART\:BUART\:rx_status_3\\.main_7 (6.859:6.859:6.859))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.620:2.620:2.620))
    (INTERCONNECT MODIN5_1.q \\FT232_UART\:BUART\:rx_postpoll\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT MODIN5_1.q \\FT232_UART\:BUART\:rx_state_0\\.main_6 (4.359:4.359:4.359))
    (INTERCONNECT MODIN5_1.q \\FT232_UART\:BUART\:rx_status_3\\.main_6 (4.930:4.930:4.930))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\FT232_UART\:BUART\:rx_load_fifo\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\FT232_UART\:BUART\:rx_state_0\\.main_10 (2.802:2.802:2.802))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\FT232_UART\:BUART\:rx_state_2\\.main_9 (2.790:2.790:2.790))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\FT232_UART\:BUART\:rx_state_3\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\FT232_UART\:BUART\:rx_load_fifo\\.main_6 (2.835:2.835:2.835))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\FT232_UART\:BUART\:rx_state_0\\.main_9 (2.835:2.835:2.835))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\FT232_UART\:BUART\:rx_state_2\\.main_8 (2.819:2.819:2.819))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\FT232_UART\:BUART\:rx_state_3\\.main_6 (2.835:2.835:2.835))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\FT232_UART\:BUART\:rx_load_fifo\\.main_5 (8.467:8.467:8.467))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\FT232_UART\:BUART\:rx_state_0\\.main_8 (8.467:8.467:8.467))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\FT232_UART\:BUART\:rx_state_2\\.main_7 (7.911:7.911:7.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\FT232_UART\:BUART\:rx_state_3\\.main_5 (8.467:8.467:8.467))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_2 (2.779:2.779:2.779))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_2 (2.764:2.764:2.764))
    (INTERCONNECT MODIN9_0.q \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.main_2 (2.779:2.779:2.779))
    (INTERCONNECT MODIN9_1.q MODIN9_0.main_1 (2.778:2.778:2.778))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_1 (2.768:2.768:2.768))
    (INTERCONNECT MODIN9_1.q \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.main_1 (2.778:2.778:2.778))
    (INTERCONNECT Motor_Left_Front_Input1\(0\).pad_out Motor_Left_Front_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_Input2\(0\).pad_out Motor_Left_Front_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_PWM\(0\).pad_out Motor_Left_Front_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_Input1\(0\).pad_out Motor_Left_Rear_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_Input2\(0\).pad_out Motor_Left_Rear_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_PWM\(0\).pad_out Motor_Left_Rear_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_Input1\(0\).pad_out Motor_Right_Front_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_Input2\(0\).pad_out Motor_Right_Front_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_PWM\(0\).pad_out Motor_Right_Front_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_Input1\(0\).pad_out Motor_Right_Rear_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_Input2\(0\).pad_out Motor_Right_Rear_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_PWM\(0\).pad_out Motor_Right_Rear_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RF_Enable\(0\).fb Net_1114.main_1 (6.039:6.039:6.039))
    (INTERCONNECT RF_Enable\(0\).fb Net_1126.main_0 (6.039:6.039:6.039))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:rstSts\:stsreg\\.interrupt Interrupt_Channel_Right.interrupt (7.151:7.151:7.151))
    (INTERCONNECT RX_PWM_Left\(0\).fb Net_1114.main_0 (5.292:5.292:5.292))
    (INTERCONNECT RX_PWM_Right\(0\).fb Net_1126.main_1 (5.313:5.313:5.313))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Left\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Left\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_1114.q \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.main_1 (6.182:6.182:6.182))
    (INTERCONNECT Net_1114.q \\Timer_Channel_Left\:TimerUDB\:capture_last\\.main_0 (6.182:6.182:6.182))
    (INTERCONNECT Net_1126.q \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.main_1 (6.696:6.696:6.696))
    (INTERCONNECT Net_1126.q \\Timer_Channel_Right\:TimerUDB\:capture_last\\.main_0 (6.677:6.677:6.677))
    (INTERCONNECT \\PWM_Left_Front\:PWMHW\\.cmp Motor_Left_Front_PWM\(0\).pin_input (8.047:8.047:8.047))
    (INTERCONNECT Decoder_Left_A\(0\).fb \\Decoder_Left\:bQuadDec\:quad_A_delayed_0\\.main_0 (4.687:4.687:4.687))
    (INTERCONNECT Decoder_Left_B\(0\).fb \\Decoder_Left\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.376:5.376:5.376))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Left\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Decoder_Right\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:Stsreg\\.interrupt \\Decoder_Left\:isr\\.interrupt (8.350:8.350:8.350))
    (INTERCONNECT Decoder_Right_A\(0\).fb \\Decoder_Right\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.275:5.275:5.275))
    (INTERCONNECT Decoder_Right_B\(0\).fb \\Decoder_Right\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.898:5.898:5.898))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:Stsreg\\.interrupt \\Decoder_Right\:isr\\.interrupt (6.784:6.784:6.784))
    (INTERCONNECT Net_1218.q GPS_Tx\(0\).pin_input (7.384:7.384:7.384))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxSts\\.interrupt GPS_Interrupt.interrupt (9.287:9.287:9.287))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:pollcount_0\\.main_2 (5.444:5.444:5.444))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:pollcount_1\\.main_3 (5.444:5.444:5.444))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:rx_last\\.main_0 (6.225:6.225:6.225))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:rx_postpoll\\.main_1 (5.444:5.444:5.444))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:rx_state_0\\.main_9 (6.330:6.330:6.330))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:rx_state_2\\.main_8 (6.169:6.169:6.169))
    (INTERCONNECT GPS_Rx\(0\).fb \\GPS_UART\:BUART\:rx_status_3\\.main_6 (6.169:6.169:6.169))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1114.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1126.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2.q ESP07_Tx\(0\).pin_input (6.385:6.385:6.385))
    (INTERCONNECT FT232_Rx\(0\).fb MODIN5_0.main_2 (6.393:6.393:6.393))
    (INTERCONNECT FT232_Rx\(0\).fb MODIN5_1.main_2 (6.393:6.393:6.393))
    (INTERCONNECT FT232_Rx\(0\).fb \\FT232_UART\:BUART\:rx_last\\.main_0 (6.355:6.355:6.355))
    (INTERCONNECT FT232_Rx\(0\).fb \\FT232_UART\:BUART\:rx_postpoll\\.main_0 (6.393:6.393:6.393))
    (INTERCONNECT FT232_Rx\(0\).fb \\FT232_UART\:BUART\:rx_state_0\\.main_5 (5.604:5.604:5.604))
    (INTERCONNECT FT232_Rx\(0\).fb \\FT232_UART\:BUART\:rx_state_2\\.main_5 (5.626:5.626:5.626))
    (INTERCONNECT FT232_Rx\(0\).fb \\FT232_UART\:BUART\:rx_status_3\\.main_5 (5.626:5.626:5.626))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxSts\\.interrupt ESP07_Interrupt.interrupt (6.969:6.969:6.969))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxSts\\.interrupt \\FT232_UART\:RXInternalInterrupt\\.interrupt (7.784:7.784:7.784))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:rstSts\:stsreg\\.interrupt Interrupt_Channel_Left.interrupt (6.687:6.687:6.687))
    (INTERCONNECT Net_426.q FT232_Tx\(0\).pin_input (5.641:5.641:5.641))
    (INTERCONNECT FT232_Detect\(0\).fb Net_426.main_1 (6.225:6.225:6.225))
    (INTERCONNECT \\PWM_Left_Rear\:PWMHW\\.cmp Motor_Left_Rear_PWM\(0\).pin_input (3.756:3.756:3.756))
    (INTERCONNECT \\PWM_Right_Front\:PWMHW\\.cmp Motor_Right_Front_PWM\(0\).pin_input (8.245:8.245:8.245))
    (INTERCONNECT \\PWM_Right_Rear\:PWMHW\\.cmp Motor_Right_Rear_PWM\(0\).pin_input (7.871:7.871:7.871))
    (INTERCONNECT ESP07_Rx\(0\).fb MODIN1_0.main_2 (5.080:5.080:5.080))
    (INTERCONNECT ESP07_Rx\(0\).fb MODIN1_1.main_2 (5.080:5.080:5.080))
    (INTERCONNECT ESP07_Rx\(0\).fb \\ESP07_UART\:BUART\:rx_last\\.main_0 (5.080:5.080:5.080))
    (INTERCONNECT ESP07_Rx\(0\).fb \\ESP07_UART\:BUART\:rx_postpoll\\.main_0 (5.080:5.080:5.080))
    (INTERCONNECT ESP07_Rx\(0\).fb \\ESP07_UART\:BUART\:rx_state_0\\.main_5 (5.968:5.968:5.968))
    (INTERCONNECT ESP07_Rx\(0\).fb \\ESP07_UART\:BUART\:rx_state_2\\.main_5 (5.844:5.844:5.844))
    (INTERCONNECT ESP07_Rx\(0\).fb \\ESP07_UART\:BUART\:rx_status_3\\.main_5 (5.968:5.968:5.968))
    (INTERCONNECT \\Direction_Left_Front\:Sync\:ctrl_reg\\.control_0 Motor_Left_Front_Input1\(0\).pin_input (6.462:6.462:6.462))
    (INTERCONNECT \\Direction_Left_Front\:Sync\:ctrl_reg\\.control_1 Motor_Left_Front_Input2\(0\).pin_input (5.459:5.459:5.459))
    (INTERCONNECT \\Direction_Left_Rear\:Sync\:ctrl_reg\\.control_0 Motor_Left_Rear_Input1\(0\).pin_input (5.410:5.410:5.410))
    (INTERCONNECT \\Direction_Left_Rear\:Sync\:ctrl_reg\\.control_1 Motor_Left_Rear_Input2\(0\).pin_input (6.279:6.279:6.279))
    (INTERCONNECT \\Direction_Right_Front\:Sync\:ctrl_reg\\.control_0 Motor_Right_Front_Input1\(0\).pin_input (5.467:5.467:5.467))
    (INTERCONNECT \\Direction_Right_Front\:Sync\:ctrl_reg\\.control_1 Motor_Right_Front_Input2\(0\).pin_input (6.421:6.421:6.421))
    (INTERCONNECT \\Direction_Right_Rear\:Sync\:ctrl_reg\\.control_0 Motor_Right_Rear_Input1\(0\).pin_input (5.665:5.665:5.665))
    (INTERCONNECT \\Direction_Right_Rear\:Sync\:ctrl_reg\\.control_1 Motor_Right_Rear_Input2\(0\).pin_input (5.641:5.641:5.641))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Decoder_Left\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Decoder_Left\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Decoder_Left\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.272:2.272:2.272))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:count_enable\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.803:3.803:3.803))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:count_enable\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.371:4.371:4.371))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.240:2.240:2.240))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:reload\\.main_2 (3.193:3.193:3.193))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Left\:Net_1275\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\Decoder_Left\:Net_530\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\Decoder_Left\:Net_611\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:reload\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (5.259:5.259:5.259))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:reload\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (5.816:5.816:5.816))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:status_0\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.538:5.538:5.538))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:reload\\.main_1 (4.395:4.395:4.395))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.468:4.468:4.468))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.508:3.508:3.508))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.912:3.912:3.912))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Left\:Net_1275\\.main_0 (3.508:3.508:3.508))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:status_2\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:status_3\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.305:2.305:2.305))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\Decoder_Left\:Net_1203\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:count_enable\\.main_2 (6.176:6.176:6.176))
    (INTERCONNECT \\Decoder_Left\:Net_1203\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (4.569:4.569:4.569))
    (INTERCONNECT \\Decoder_Left\:Net_1203\\.q \\Decoder_Left\:Net_1203\\.main_1 (6.176:6.176:6.176))
    (INTERCONNECT \\Decoder_Left\:Net_1251\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.110:4.110:4.110))
    (INTERCONNECT \\Decoder_Left\:Net_1251\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.109:4.109:4.109))
    (INTERCONNECT \\Decoder_Left\:Net_1251\\.q \\Decoder_Left\:Net_1251\\.main_0 (4.290:4.290:4.290))
    (INTERCONNECT \\Decoder_Left\:Net_1251\\.q \\Decoder_Left\:Net_1251_split\\.main_0 (3.766:3.766:3.766))
    (INTERCONNECT \\Decoder_Left\:Net_1251\\.q \\Decoder_Left\:Net_530\\.main_1 (4.101:4.101:4.101))
    (INTERCONNECT \\Decoder_Left\:Net_1251\\.q \\Decoder_Left\:Net_611\\.main_1 (4.101:4.101:4.101))
    (INTERCONNECT \\Decoder_Left\:Net_1251_split\\.q \\Decoder_Left\:Net_1251\\.main_7 (2.225:2.225:2.225))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:reload\\.main_0 (4.822:4.822:4.822))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.175:5.175:5.175))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:Net_1203\\.main_0 (4.822:4.822:4.822))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:Net_1251\\.main_1 (4.821:4.821:4.821))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:Net_1251_split\\.main_1 (4.822:4.822:4.822))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:Net_1260\\.main_0 (4.825:4.825:4.825))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:bQuadDec\:Stsreg\\.status_2 (6.602:6.602:6.602))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:bQuadDec\:error\\.main_0 (4.825:4.825:4.825))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:bQuadDec\:state_0\\.main_0 (4.822:4.822:4.822))
    (INTERCONNECT \\Decoder_Left\:Net_1260\\.q \\Decoder_Left\:bQuadDec\:state_1\\.main_0 (4.821:4.821:4.821))
    (INTERCONNECT \\Decoder_Left\:Net_1275\\.q \\Decoder_Left\:Net_530\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Decoder_Left\:Net_1275\\.q \\Decoder_Left\:Net_611\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Decoder_Left\:Net_530\\.q \\Decoder_Left\:bQuadDec\:Stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\Decoder_Left\:Net_611\\.q \\Decoder_Left\:bQuadDec\:Stsreg\\.status_1 (2.871:2.871:2.871))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:Net_1203\\.main_4 (3.471:3.471:3.471))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:Net_1251\\.main_4 (3.335:3.335:3.335))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:Net_1251_split\\.main_4 (3.472:3.472:3.472))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:Net_1260\\.main_1 (3.474:3.474:3.474))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:bQuadDec\:Stsreg\\.status_3 (3.353:3.353:3.353))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:bQuadDec\:error\\.main_3 (3.474:3.474:3.474))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:bQuadDec\:state_0\\.main_3 (3.471:3.471:3.471))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:error\\.q \\Decoder_Left\:bQuadDec\:state_1\\.main_3 (3.335:3.335:3.335))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_delayed_0\\.q \\Decoder_Left\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.284:2.284:2.284))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_delayed_0\\.q \\Decoder_Left\:bQuadDec\:quad_A_filt\\.main_0 (2.284:2.284:2.284))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_delayed_1\\.q \\Decoder_Left\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_delayed_1\\.q \\Decoder_Left\:bQuadDec\:quad_A_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_delayed_2\\.q \\Decoder_Left\:bQuadDec\:quad_A_filt\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:Net_1203\\.main_2 (5.743:5.743:5.743))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:Net_1251\\.main_2 (5.879:5.879:5.879))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:Net_1251_split\\.main_2 (5.219:5.219:5.219))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:bQuadDec\:error\\.main_1 (5.870:5.870:5.870))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:bQuadDec\:quad_A_filt\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:bQuadDec\:state_0\\.main_1 (5.743:5.743:5.743))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_A_filt\\.q \\Decoder_Left\:bQuadDec\:state_1\\.main_1 (5.879:5.879:5.879))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_delayed_0\\.q \\Decoder_Left\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.920:2.920:2.920))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_delayed_0\\.q \\Decoder_Left\:bQuadDec\:quad_B_filt\\.main_0 (2.920:2.920:2.920))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_delayed_1\\.q \\Decoder_Left\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_delayed_1\\.q \\Decoder_Left\:bQuadDec\:quad_B_filt\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_delayed_2\\.q \\Decoder_Left\:bQuadDec\:quad_B_filt\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:Net_1203\\.main_3 (5.602:5.602:5.602))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:Net_1251\\.main_3 (4.321:4.321:4.321))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:Net_1251_split\\.main_3 (5.070:5.070:5.070))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:bQuadDec\:error\\.main_2 (5.591:5.591:5.591))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:bQuadDec\:quad_B_filt\\.main_3 (2.295:2.295:2.295))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:bQuadDec\:state_0\\.main_2 (5.602:5.602:5.602))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:quad_B_filt\\.q \\Decoder_Left\:bQuadDec\:state_1\\.main_2 (4.321:4.321:4.321))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:Net_1203\\.main_6 (3.153:3.153:3.153))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:Net_1251\\.main_6 (3.152:3.152:3.152))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:Net_1251_split\\.main_6 (3.152:3.152:3.152))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:Net_1260\\.main_3 (3.151:3.151:3.151))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:bQuadDec\:error\\.main_5 (3.151:3.151:3.151))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:bQuadDec\:state_0\\.main_5 (3.153:3.153:3.153))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_0\\.q \\Decoder_Left\:bQuadDec\:state_1\\.main_5 (3.152:3.152:3.152))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:Net_1203\\.main_5 (3.258:3.258:3.258))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:Net_1251\\.main_5 (2.995:2.995:2.995))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:Net_1251_split\\.main_5 (3.259:3.259:3.259))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:Net_1260\\.main_2 (3.268:3.268:3.268))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:bQuadDec\:error\\.main_4 (3.268:3.268:3.268))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:bQuadDec\:state_0\\.main_4 (3.258:3.258:3.258))
    (INTERCONNECT \\Decoder_Left\:bQuadDec\:state_1\\.q \\Decoder_Left\:bQuadDec\:state_1\\.main_4 (2.995:2.995:2.995))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Decoder_Right\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.587:6.587:6.587))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Decoder_Right\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.574:6.574:6.574))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Decoder_Right\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.936:2.936:2.936))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:count_enable\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.622:3.622:3.622))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:count_enable\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.631:4.631:4.631))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:reload\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Decoder_Right\:Net_1275\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.285:2.285:2.285))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\Decoder_Right\:Net_530\\.main_2 (2.285:2.285:2.285))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\Decoder_Right\:Net_611\\.main_2 (2.285:2.285:2.285))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:reload\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.525:3.525:3.525))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:reload\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.488:4.488:4.488))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:status_0\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.119:6.119:6.119))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:reload\\.main_1 (4.382:4.382:4.382))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.810:5.810:5.810))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:status_3\\.main_0 (6.690:6.690:6.690))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (8.023:8.023:8.023))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Decoder_Right\:Net_1275\\.main_0 (4.382:4.382:4.382))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:status_2\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:status_3\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.686:6.686:6.686))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.298:2.298:2.298))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\Decoder_Right\:Net_1203\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.218:3.218:3.218))
    (INTERCONNECT \\Decoder_Right\:Net_1203\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.218:3.218:3.218))
    (INTERCONNECT \\Decoder_Right\:Net_1203\\.q \\Decoder_Right\:Net_1203\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Decoder_Right\:Net_1251\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.009:8.009:8.009))
    (INTERCONNECT \\Decoder_Right\:Net_1251\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (8.012:8.012:8.012))
    (INTERCONNECT \\Decoder_Right\:Net_1251\\.q \\Decoder_Right\:Net_1251\\.main_0 (3.744:3.744:3.744))
    (INTERCONNECT \\Decoder_Right\:Net_1251\\.q \\Decoder_Right\:Net_1251_split\\.main_0 (6.845:6.845:6.845))
    (INTERCONNECT \\Decoder_Right\:Net_1251\\.q \\Decoder_Right\:Net_530\\.main_1 (3.744:3.744:3.744))
    (INTERCONNECT \\Decoder_Right\:Net_1251\\.q \\Decoder_Right\:Net_611\\.main_1 (3.744:3.744:3.744))
    (INTERCONNECT \\Decoder_Right\:Net_1251_split\\.q \\Decoder_Right\:Net_1251\\.main_7 (2.918:2.918:2.918))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:reload\\.main_0 (6.560:6.560:6.560))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.584:7.584:7.584))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:Net_1203\\.main_0 (7.005:7.005:7.005))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:Net_1251\\.main_1 (8.800:8.800:8.800))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:Net_1251_split\\.main_1 (7.766:7.766:7.766))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:Net_1260\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:bQuadDec\:Stsreg\\.status_2 (8.809:8.809:8.809))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:bQuadDec\:error\\.main_0 (2.594:2.594:2.594))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:bQuadDec\:state_0\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\Decoder_Right\:Net_1260\\.q \\Decoder_Right\:bQuadDec\:state_1\\.main_0 (2.594:2.594:2.594))
    (INTERCONNECT \\Decoder_Right\:Net_1275\\.q \\Decoder_Right\:Net_530\\.main_0 (6.249:6.249:6.249))
    (INTERCONNECT \\Decoder_Right\:Net_1275\\.q \\Decoder_Right\:Net_611\\.main_0 (6.249:6.249:6.249))
    (INTERCONNECT \\Decoder_Right\:Net_530\\.q \\Decoder_Right\:bQuadDec\:Stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\Decoder_Right\:Net_611\\.q \\Decoder_Right\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:Net_1203\\.main_4 (13.492:13.492:13.492))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:Net_1251\\.main_4 (11.263:11.263:11.263))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:Net_1251_split\\.main_4 (8.615:8.615:8.615))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:Net_1260\\.main_1 (4.814:4.814:4.814))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:bQuadDec\:Stsreg\\.status_3 (11.826:11.826:11.826))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:bQuadDec\:error\\.main_3 (5.366:5.366:5.366))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:bQuadDec\:state_0\\.main_3 (4.814:4.814:4.814))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:error\\.q \\Decoder_Right\:bQuadDec\:state_1\\.main_3 (5.366:5.366:5.366))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_delayed_0\\.q \\Decoder_Right\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.577:2.577:2.577))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_delayed_0\\.q \\Decoder_Right\:bQuadDec\:quad_A_filt\\.main_0 (2.576:2.576:2.576))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_delayed_1\\.q \\Decoder_Right\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_delayed_1\\.q \\Decoder_Right\:bQuadDec\:quad_A_filt\\.main_1 (2.804:2.804:2.804))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_delayed_2\\.q \\Decoder_Right\:bQuadDec\:quad_A_filt\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:Net_1203\\.main_2 (15.693:15.693:15.693))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:Net_1251\\.main_2 (12.544:12.544:12.544))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:Net_1251_split\\.main_2 (11.201:11.201:11.201))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:bQuadDec\:error\\.main_1 (4.277:4.277:4.277))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:bQuadDec\:quad_A_filt\\.main_3 (4.299:4.299:4.299))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:bQuadDec\:state_0\\.main_1 (3.584:3.584:3.584))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_A_filt\\.q \\Decoder_Right\:bQuadDec\:state_1\\.main_1 (4.277:4.277:4.277))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_delayed_0\\.q \\Decoder_Right\:bQuadDec\:quad_B_delayed_1\\.main_0 (3.669:3.669:3.669))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_delayed_0\\.q \\Decoder_Right\:bQuadDec\:quad_B_filt\\.main_0 (3.669:3.669:3.669))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_delayed_1\\.q \\Decoder_Right\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_delayed_1\\.q \\Decoder_Right\:bQuadDec\:quad_B_filt\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_delayed_2\\.q \\Decoder_Right\:bQuadDec\:quad_B_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:Net_1203\\.main_3 (3.803:3.803:3.803))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:Net_1251\\.main_3 (6.956:6.956:6.956))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:Net_1251_split\\.main_3 (7.744:7.744:7.744))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:bQuadDec\:error\\.main_2 (7.674:7.674:7.674))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:bQuadDec\:quad_B_filt\\.main_3 (3.803:3.803:3.803))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:bQuadDec\:state_0\\.main_2 (7.111:7.111:7.111))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:quad_B_filt\\.q \\Decoder_Right\:bQuadDec\:state_1\\.main_2 (7.674:7.674:7.674))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:Net_1203\\.main_6 (13.586:13.586:13.586))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:Net_1251\\.main_6 (10.761:10.761:10.761))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:Net_1251_split\\.main_6 (8.785:8.785:8.785))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:Net_1260\\.main_3 (4.071:4.071:4.071))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:bQuadDec\:error\\.main_5 (4.047:4.047:4.047))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:bQuadDec\:state_0\\.main_5 (4.071:4.071:4.071))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_0\\.q \\Decoder_Right\:bQuadDec\:state_1\\.main_5 (4.047:4.047:4.047))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:Net_1203\\.main_5 (13.600:13.600:13.600))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:Net_1251\\.main_5 (10.671:10.671:10.671))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:Net_1251_split\\.main_5 (8.660:8.660:8.660))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:Net_1260\\.main_2 (3.558:3.558:3.558))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:bQuadDec\:error\\.main_4 (3.555:3.555:3.555))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:bQuadDec\:state_0\\.main_4 (3.558:3.558:3.558))
    (INTERCONNECT \\Decoder_Right\:bQuadDec\:state_1\\.q \\Decoder_Right\:bQuadDec\:state_1\\.main_4 (3.555:3.555:3.555))
    (INTERCONNECT \\ESP07_UART\:BUART\:counter_load_not\\.q \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.905:2.905:2.905))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_bitclk_enable\\.q \\ESP07_UART\:BUART\:rx_load_fifo\\.main_2 (4.854:4.854:4.854))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_bitclk_enable\\.q \\ESP07_UART\:BUART\:rx_state_0\\.main_2 (4.879:4.879:4.879))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_bitclk_enable\\.q \\ESP07_UART\:BUART\:rx_state_2\\.main_2 (4.854:4.854:4.854))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_bitclk_enable\\.q \\ESP07_UART\:BUART\:rx_state_3\\.main_2 (4.854:4.854:4.854))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_bitclk_enable\\.q \\ESP07_UART\:BUART\:rx_status_3\\.main_2 (4.879:4.879:4.879))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_bitclk_enable\\.q \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.249:3.249:3.249))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\ESP07_UART\:BUART\:rx_bitclk_enable\\.main_2 (3.649:3.649:3.649))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (5.155:5.155:5.155))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (5.155:5.155:5.155))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\ESP07_UART\:BUART\:rx_bitclk_enable\\.main_1 (4.588:4.588:4.588))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (5.133:5.133:5.133))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (5.133:5.133:5.133))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\ESP07_UART\:BUART\:rx_bitclk_enable\\.main_0 (4.586:4.586:4.586))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_counter_load\\.q \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.load (2.892:2.892:2.892))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\ESP07_UART\:BUART\:rx_status_4\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\ESP07_UART\:BUART\:rx_status_5\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_last\\.q \\ESP07_UART\:BUART\:rx_state_2\\.main_6 (2.907:2.907:2.907))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_load_fifo\\.q \\ESP07_UART\:BUART\:rx_status_4\\.main_0 (3.088:3.088:3.088))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_load_fifo\\.q \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.071:3.071:3.071))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_postpoll\\.q \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.295:2.295:2.295))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_counter_load\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_load_fifo\\.main_1 (5.446:5.446:5.446))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_state_0\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_state_2\\.main_1 (5.446:5.446:5.446))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_state_3\\.main_1 (5.446:5.446:5.446))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_state_stop1_reg\\.main_1 (5.446:5.446:5.446))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:rx_status_3\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_0\\.q \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.530:4.530:4.530))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_counter_load\\.main_3 (3.961:3.961:3.961))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_load_fifo\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_state_0\\.main_4 (3.961:3.961:3.961))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_state_2\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_state_3\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_2\\.q \\ESP07_UART\:BUART\:rx_status_3\\.main_4 (3.961:3.961:3.961))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_counter_load\\.main_2 (3.959:3.959:3.959))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_load_fifo\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_state_0\\.main_3 (3.959:3.959:3.959))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_state_2\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_state_3\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_3\\.q \\ESP07_UART\:BUART\:rx_status_3\\.main_3 (3.959:3.959:3.959))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_state_stop1_reg\\.q \\ESP07_UART\:BUART\:rx_status_5\\.main_1 (2.918:2.918:2.918))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_status_3\\.q \\ESP07_UART\:BUART\:sRX\:RxSts\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_status_4\\.q \\ESP07_UART\:BUART\:sRX\:RxSts\\.status_4 (2.891:2.891:2.891))
    (INTERCONNECT \\ESP07_UART\:BUART\:rx_status_5\\.q \\ESP07_UART\:BUART\:sRX\:RxSts\\.status_5 (2.889:2.889:2.889))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_bitclk\\.q \\ESP07_UART\:BUART\:tx_state_0\\.main_5 (3.424:3.424:3.424))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_bitclk\\.q \\ESP07_UART\:BUART\:tx_state_1\\.main_5 (7.004:7.004:7.004))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_bitclk\\.q \\ESP07_UART\:BUART\:tx_state_2\\.main_5 (7.004:7.004:7.004))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_bitclk\\.q \\ESP07_UART\:BUART\:txn\\.main_6 (7.011:7.011:7.011))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:counter_load_not\\.main_2 (5.968:5.968:5.968))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (10.209:10.209:10.209))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:tx_bitclk\\.main_2 (10.200:10.200:10.200))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:tx_state_0\\.main_2 (10.200:10.200:10.200))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:tx_state_1\\.main_2 (6.525:6.525:6.525))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:tx_state_2\\.main_2 (6.525:6.525:6.525))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\ESP07_UART\:BUART\:tx_status_0\\.main_2 (10.200:10.200:10.200))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\ESP07_UART\:BUART\:tx_state_1\\.main_4 (3.063:3.063:3.063))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\ESP07_UART\:BUART\:tx_state_2\\.main_4 (3.063:3.063:3.063))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\ESP07_UART\:BUART\:txn\\.main_5 (3.073:3.073:3.073))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_counter_load\\.main_0 (3.154:3.154:3.154))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_load_fifo\\.main_0 (5.416:5.416:5.416))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_state_0\\.main_0 (3.154:3.154:3.154))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_state_2\\.main_0 (5.416:5.416:5.416))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_state_3\\.main_0 (5.416:5.416:5.416))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_state_stop1_reg\\.main_0 (5.416:5.416:5.416))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:rx_status_3\\.main_0 (3.154:3.154:3.154))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.q \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.506:4.506:4.506))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\ESP07_UART\:BUART\:sTX\:TxSts\\.status_1 (4.205:4.205:4.205))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\ESP07_UART\:BUART\:tx_state_0\\.main_3 (3.646:3.646:3.646))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\ESP07_UART\:BUART\:tx_status_0\\.main_3 (3.646:3.646:3.646))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\ESP07_UART\:BUART\:sTX\:TxSts\\.status_3 (4.233:4.233:4.233))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\ESP07_UART\:BUART\:tx_status_2\\.main_0 (3.660:3.660:3.660))
    (INTERCONNECT \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\ESP07_UART\:BUART\:txn\\.main_3 (6.253:6.253:6.253))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:counter_load_not\\.main_1 (7.457:7.457:7.457))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.990:3.990:3.990))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:tx_bitclk\\.main_1 (3.428:3.428:3.428))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:tx_state_0\\.main_1 (3.428:3.428:3.428))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:tx_state_1\\.main_1 (7.446:7.446:7.446))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:tx_state_2\\.main_1 (7.446:7.446:7.446))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:tx_status_0\\.main_1 (3.428:3.428:3.428))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_0\\.q \\ESP07_UART\:BUART\:txn\\.main_2 (7.457:7.457:7.457))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:counter_load_not\\.main_0 (3.614:3.614:3.614))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.348:7.348:7.348))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:tx_bitclk\\.main_0 (7.346:7.346:7.346))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:tx_state_0\\.main_0 (7.346:7.346:7.346))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:tx_state_1\\.main_0 (4.296:4.296:4.296))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:tx_state_2\\.main_0 (4.296:4.296:4.296))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:tx_status_0\\.main_0 (7.346:7.346:7.346))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_1\\.q \\ESP07_UART\:BUART\:txn\\.main_1 (3.614:3.614:3.614))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:counter_load_not\\.main_3 (3.825:3.825:3.825))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:tx_bitclk\\.main_3 (6.763:6.763:6.763))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:tx_state_0\\.main_4 (6.763:6.763:6.763))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:tx_state_1\\.main_3 (3.803:3.803:3.803))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:tx_state_2\\.main_3 (3.803:3.803:3.803))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:tx_status_0\\.main_4 (6.763:6.763:6.763))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_state_2\\.q \\ESP07_UART\:BUART\:txn\\.main_4 (3.825:3.825:3.825))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_status_0\\.q \\ESP07_UART\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\ESP07_UART\:BUART\:tx_status_2\\.q \\ESP07_UART\:BUART\:sTX\:TxSts\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT \\ESP07_UART\:BUART\:txn\\.q Net_2.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\ESP07_UART\:BUART\:txn\\.q \\ESP07_UART\:BUART\:txn\\.main_0 (2.606:2.606:2.606))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ESP07_UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\FT232_UART\:BUART\:counter_load_not\\.q \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.928:2.928:2.928))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_bitclk_enable\\.q \\FT232_UART\:BUART\:rx_load_fifo\\.main_2 (7.082:7.082:7.082))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_bitclk_enable\\.q \\FT232_UART\:BUART\:rx_state_0\\.main_2 (7.082:7.082:7.082))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_bitclk_enable\\.q \\FT232_UART\:BUART\:rx_state_2\\.main_2 (7.070:7.070:7.070))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_bitclk_enable\\.q \\FT232_UART\:BUART\:rx_state_3\\.main_2 (7.082:7.082:7.082))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_bitclk_enable\\.q \\FT232_UART\:BUART\:rx_status_3\\.main_2 (7.070:7.070:7.070))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_bitclk_enable\\.q \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.764:3.764:3.764))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\FT232_UART\:BUART\:rx_bitclk_enable\\.main_2 (2.912:2.912:2.912))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\FT232_UART\:BUART\:rx_bitclk_enable\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\FT232_UART\:BUART\:rx_bitclk_enable\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_counter_load\\.q \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.load (2.325:2.325:2.325))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\FT232_UART\:BUART\:rx_status_4\\.main_1 (3.628:3.628:3.628))
    (INTERCONNECT \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\FT232_UART\:BUART\:rx_status_5\\.main_0 (3.631:3.631:3.631))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_last\\.q \\FT232_UART\:BUART\:rx_state_2\\.main_6 (2.850:2.850:2.850))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_load_fifo\\.q \\FT232_UART\:BUART\:rx_status_4\\.main_0 (4.566:4.566:4.566))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_load_fifo\\.q \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.926:2.926:2.926))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_postpoll\\.q \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.308:2.308:2.308))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_counter_load\\.main_1 (3.492:3.492:3.492))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_load_fifo\\.main_1 (3.492:3.492:3.492))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_state_0\\.main_1 (3.492:3.492:3.492))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_state_2\\.main_1 (3.210:3.210:3.210))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_state_3\\.main_1 (3.492:3.492:3.492))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_state_stop1_reg\\.main_1 (3.210:3.210:3.210))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:rx_status_3\\.main_1 (3.210:3.210:3.210))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_0\\.q \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.831:4.831:4.831))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_counter_load\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_load_fifo\\.main_4 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_state_0\\.main_4 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_state_2\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_state_3\\.main_4 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_2\\.q \\FT232_UART\:BUART\:rx_status_3\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_counter_load\\.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_load_fifo\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_state_0\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_state_2\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_state_3\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_3\\.q \\FT232_UART\:BUART\:rx_status_3\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_state_stop1_reg\\.q \\FT232_UART\:BUART\:rx_status_5\\.main_1 (2.885:2.885:2.885))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_status_3\\.q \\FT232_UART\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_status_4\\.q \\FT232_UART\:BUART\:sRX\:RxSts\\.status_4 (5.257:5.257:5.257))
    (INTERCONNECT \\FT232_UART\:BUART\:rx_status_5\\.q \\FT232_UART\:BUART\:sRX\:RxSts\\.status_5 (5.120:5.120:5.120))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_bitclk\\.q \\FT232_UART\:BUART\:tx_state_0\\.main_5 (3.134:3.134:3.134))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_bitclk\\.q \\FT232_UART\:BUART\:tx_state_1\\.main_5 (4.606:4.606:4.606))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_bitclk\\.q \\FT232_UART\:BUART\:tx_state_2\\.main_5 (4.606:4.606:4.606))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_bitclk\\.q \\FT232_UART\:BUART\:txn\\.main_6 (3.108:3.108:3.108))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:counter_load_not\\.main_2 (2.911:2.911:2.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.251:5.251:5.251))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:tx_bitclk\\.main_2 (6.237:6.237:6.237))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:tx_state_0\\.main_2 (5.673:5.673:5.673))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:tx_state_1\\.main_2 (2.911:2.911:2.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:tx_state_2\\.main_2 (2.911:2.911:2.911))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\FT232_UART\:BUART\:tx_status_0\\.main_2 (5.673:5.673:5.673))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\FT232_UART\:BUART\:tx_state_1\\.main_4 (2.926:2.926:2.926))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\FT232_UART\:BUART\:tx_state_2\\.main_4 (2.926:2.926:2.926))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\FT232_UART\:BUART\:txn\\.main_5 (4.604:4.604:4.604))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_counter_load\\.main_0 (6.874:6.874:6.874))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_load_fifo\\.main_0 (6.874:6.874:6.874))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_state_0\\.main_0 (6.874:6.874:6.874))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_state_2\\.main_0 (6.881:6.881:6.881))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_state_3\\.main_0 (6.874:6.874:6.874))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_state_stop1_reg\\.main_0 (6.881:6.881:6.881))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:rx_status_3\\.main_0 (6.881:6.881:6.881))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.q \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.287:9.287:9.287))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\FT232_UART\:BUART\:sTX\:TxSts\\.status_1 (4.831:4.831:4.831))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\FT232_UART\:BUART\:tx_state_0\\.main_3 (3.214:3.214:3.214))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\FT232_UART\:BUART\:tx_status_0\\.main_3 (3.214:3.214:3.214))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\FT232_UART\:BUART\:sTX\:TxSts\\.status_3 (4.404:4.404:4.404))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\FT232_UART\:BUART\:tx_status_2\\.main_0 (3.851:3.851:3.851))
    (INTERCONNECT \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\FT232_UART\:BUART\:txn\\.main_3 (2.317:2.317:2.317))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:counter_load_not\\.main_1 (4.741:4.741:4.741))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.958:2.958:2.958))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:tx_bitclk\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:tx_state_0\\.main_1 (3.079:3.079:3.079))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:tx_state_1\\.main_1 (4.741:4.741:4.741))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:tx_state_2\\.main_1 (4.741:4.741:4.741))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:tx_status_0\\.main_1 (3.079:3.079:3.079))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_0\\.q \\FT232_UART\:BUART\:txn\\.main_2 (3.078:3.078:3.078))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:counter_load_not\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.626:4.626:4.626))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:tx_bitclk\\.main_0 (5.628:5.628:5.628))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:tx_state_0\\.main_0 (5.048:5.048:5.048))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:tx_state_1\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:tx_state_2\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:tx_status_0\\.main_0 (5.048:5.048:5.048))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_1\\.q \\FT232_UART\:BUART\:txn\\.main_1 (5.628:5.628:5.628))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:counter_load_not\\.main_3 (2.294:2.294:2.294))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:tx_bitclk\\.main_3 (4.133:4.133:4.133))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:tx_state_0\\.main_4 (4.120:4.120:4.120))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:tx_state_1\\.main_3 (2.294:2.294:2.294))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:tx_state_2\\.main_3 (2.294:2.294:2.294))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:tx_status_0\\.main_4 (4.120:4.120:4.120))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_state_2\\.q \\FT232_UART\:BUART\:txn\\.main_4 (4.133:4.133:4.133))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_status_0\\.q \\FT232_UART\:BUART\:sTX\:TxSts\\.status_0 (4.531:4.531:4.531))
    (INTERCONNECT \\FT232_UART\:BUART\:tx_status_2\\.q \\FT232_UART\:BUART\:sTX\:TxSts\\.status_2 (2.311:2.311:2.311))
    (INTERCONNECT \\FT232_UART\:BUART\:txn\\.q Net_426.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\FT232_UART\:BUART\:txn\\.q \\FT232_UART\:BUART\:txn\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\FT232_UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\GPS_UART\:BUART\:counter_load_not\\.q \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.312:2.312:2.312))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_0\\.q \\GPS_UART\:BUART\:pollcount_0\\.main_3 (2.299:2.299:2.299))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_0\\.q \\GPS_UART\:BUART\:pollcount_1\\.main_4 (2.299:2.299:2.299))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_0\\.q \\GPS_UART\:BUART\:rx_postpoll\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_0\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_10 (3.359:3.359:3.359))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_0\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_7 (3.349:3.349:3.349))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_1\\.q \\GPS_UART\:BUART\:pollcount_1\\.main_2 (3.177:3.177:3.177))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_1\\.q \\GPS_UART\:BUART\:rx_postpoll\\.main_0 (3.177:3.177:3.177))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_1\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_8 (5.370:5.370:5.370))
    (INTERCONNECT \\GPS_UART\:BUART\:pollcount_1\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_5 (5.896:5.896:5.896))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_bitclk_enable\\.q \\GPS_UART\:BUART\:rx_load_fifo\\.main_2 (3.540:3.540:3.540))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_bitclk_enable\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_2 (3.540:3.540:3.540))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_bitclk_enable\\.q \\GPS_UART\:BUART\:rx_state_2\\.main_2 (4.437:4.437:4.437))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_bitclk_enable\\.q \\GPS_UART\:BUART\:rx_state_3\\.main_2 (3.540:3.540:3.540))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_bitclk_enable\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_2 (4.437:4.437:4.437))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_bitclk_enable\\.q \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.917:3.917:3.917))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\GPS_UART\:BUART\:rx_bitclk_enable\\.main_2 (2.819:2.819:2.819))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\GPS_UART\:BUART\:pollcount_0\\.main_1 (2.823:2.823:2.823))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\GPS_UART\:BUART\:pollcount_1\\.main_1 (2.823:2.823:2.823))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\GPS_UART\:BUART\:rx_bitclk_enable\\.main_1 (2.823:2.823:2.823))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\GPS_UART\:BUART\:pollcount_0\\.main_0 (2.821:2.821:2.821))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\GPS_UART\:BUART\:pollcount_1\\.main_0 (2.821:2.821:2.821))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\GPS_UART\:BUART\:rx_bitclk_enable\\.main_0 (2.821:2.821:2.821))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\GPS_UART\:BUART\:rx_load_fifo\\.main_7 (2.564:2.564:2.564))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\GPS_UART\:BUART\:rx_state_0\\.main_7 (2.564:2.564:2.564))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\GPS_UART\:BUART\:rx_state_2\\.main_7 (2.553:2.553:2.553))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\GPS_UART\:BUART\:rx_state_3\\.main_7 (2.564:2.564:2.564))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\GPS_UART\:BUART\:rx_load_fifo\\.main_6 (2.715:2.715:2.715))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\GPS_UART\:BUART\:rx_state_0\\.main_6 (2.715:2.715:2.715))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\GPS_UART\:BUART\:rx_state_2\\.main_6 (2.701:2.701:2.701))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\GPS_UART\:BUART\:rx_state_3\\.main_6 (2.715:2.715:2.715))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\GPS_UART\:BUART\:rx_load_fifo\\.main_5 (2.723:2.723:2.723))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\GPS_UART\:BUART\:rx_state_0\\.main_5 (2.723:2.723:2.723))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\GPS_UART\:BUART\:rx_state_2\\.main_5 (2.703:2.703:2.703))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\GPS_UART\:BUART\:rx_state_3\\.main_5 (2.723:2.723:2.723))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_counter_load\\.q \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.load (3.610:3.610:3.610))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\GPS_UART\:BUART\:rx_status_4\\.main_1 (2.834:2.834:2.834))
    (INTERCONNECT \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\GPS_UART\:BUART\:rx_status_5\\.main_0 (2.233:2.233:2.233))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_last\\.q \\GPS_UART\:BUART\:rx_state_2\\.main_9 (3.622:3.622:3.622))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_load_fifo\\.q \\GPS_UART\:BUART\:rx_status_4\\.main_0 (5.338:5.338:5.338))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_load_fifo\\.q \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.907:5.907:5.907))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_postpoll\\.q \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.878:2.878:2.878))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_counter_load\\.main_1 (6.409:6.409:6.409))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_load_fifo\\.main_1 (3.938:3.938:3.938))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_1 (3.938:3.938:3.938))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_state_2\\.main_1 (6.088:6.088:6.088))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_state_3\\.main_1 (3.938:3.938:3.938))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_state_stop1_reg\\.main_1 (6.088:6.088:6.088))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_1 (6.088:6.088:6.088))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_0\\.q \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.949:3.949:3.949))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_counter_load\\.main_3 (4.212:4.212:4.212))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_load_fifo\\.main_4 (2.549:2.549:2.549))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_4 (2.549:2.549:2.549))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_state_2\\.main_4 (2.549:2.549:2.549))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_state_3\\.main_4 (2.549:2.549:2.549))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.549:2.549:2.549))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_2\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_4 (2.549:2.549:2.549))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_counter_load\\.main_2 (5.032:5.032:5.032))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_load_fifo\\.main_3 (4.575:4.575:4.575))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_3 (4.575:4.575:4.575))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_state_2\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_state_3\\.main_3 (4.575:4.575:4.575))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_state_stop1_reg\\.main_2 (4.569:4.569:4.569))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_3\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_state_stop1_reg\\.q \\GPS_UART\:BUART\:rx_status_5\\.main_1 (2.249:2.249:2.249))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_status_3\\.q \\GPS_UART\:BUART\:sRX\:RxSts\\.status_3 (5.768:5.768:5.768))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_status_4\\.q \\GPS_UART\:BUART\:sRX\:RxSts\\.status_4 (4.187:4.187:4.187))
    (INTERCONNECT \\GPS_UART\:BUART\:rx_status_5\\.q \\GPS_UART\:BUART\:sRX\:RxSts\\.status_5 (2.875:2.875:2.875))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_bitclk\\.q \\GPS_UART\:BUART\:tx_state_0\\.main_5 (2.990:2.990:2.990))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_bitclk\\.q \\GPS_UART\:BUART\:tx_state_1\\.main_5 (3.118:3.118:3.118))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_bitclk\\.q \\GPS_UART\:BUART\:tx_state_2\\.main_5 (3.118:3.118:3.118))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_bitclk\\.q \\GPS_UART\:BUART\:txn\\.main_6 (3.123:3.123:3.123))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:counter_load_not\\.main_2 (3.291:3.291:3.291))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.293:3.293:3.293))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:tx_bitclk\\.main_2 (3.303:3.303:3.303))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:tx_state_0\\.main_2 (3.303:3.303:3.303))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:tx_state_1\\.main_2 (3.291:3.291:3.291))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:tx_state_2\\.main_2 (3.291:3.291:3.291))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GPS_UART\:BUART\:tx_status_0\\.main_2 (3.303:3.303:3.303))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\GPS_UART\:BUART\:tx_state_1\\.main_4 (2.614:2.614:2.614))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\GPS_UART\:BUART\:tx_state_2\\.main_4 (2.614:2.614:2.614))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\GPS_UART\:BUART\:txn\\.main_5 (2.606:2.606:2.606))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_counter_load\\.main_0 (4.285:4.285:4.285))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_load_fifo\\.main_0 (7.896:7.896:7.896))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_state_0\\.main_0 (7.896:7.896:7.896))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_state_2\\.main_0 (6.979:6.979:6.979))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_state_3\\.main_0 (7.896:7.896:7.896))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_state_stop1_reg\\.main_0 (6.979:6.979:6.979))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:rx_status_3\\.main_0 (6.979:6.979:6.979))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.q \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.350:7.350:7.350))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\GPS_UART\:BUART\:sTX\:TxSts\\.status_1 (6.379:6.379:6.379))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\GPS_UART\:BUART\:tx_state_0\\.main_3 (4.758:4.758:4.758))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\GPS_UART\:BUART\:tx_status_0\\.main_3 (4.758:4.758:4.758))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\GPS_UART\:BUART\:sTX\:TxSts\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\GPS_UART\:BUART\:tx_status_2\\.main_0 (2.330:2.330:2.330))
    (INTERCONNECT \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\GPS_UART\:BUART\:txn\\.main_3 (2.295:2.295:2.295))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:counter_load_not\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.179:3.179:3.179))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:tx_bitclk\\.main_1 (3.170:3.170:3.170))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:tx_state_0\\.main_1 (3.170:3.170:3.170))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:tx_state_1\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:tx_state_2\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:tx_status_0\\.main_1 (3.170:3.170:3.170))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_0\\.q \\GPS_UART\:BUART\:txn\\.main_2 (3.177:3.177:3.177))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:counter_load_not\\.main_0 (3.202:3.202:3.202))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.213:3.213:3.213))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:tx_bitclk\\.main_0 (3.201:3.201:3.201))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:tx_state_0\\.main_0 (3.201:3.201:3.201))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:tx_state_1\\.main_0 (3.202:3.202:3.202))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:tx_state_2\\.main_0 (3.202:3.202:3.202))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:tx_status_0\\.main_0 (3.201:3.201:3.201))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_1\\.q \\GPS_UART\:BUART\:txn\\.main_1 (3.208:3.208:3.208))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:counter_load_not\\.main_3 (2.914:2.914:2.914))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:tx_bitclk\\.main_3 (2.911:2.911:2.911))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:tx_state_0\\.main_4 (2.911:2.911:2.911))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:tx_state_1\\.main_3 (2.914:2.914:2.914))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:tx_state_2\\.main_3 (2.914:2.914:2.914))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:tx_status_0\\.main_4 (2.911:2.911:2.911))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_state_2\\.q \\GPS_UART\:BUART\:txn\\.main_4 (2.916:2.916:2.916))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_status_0\\.q \\GPS_UART\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\GPS_UART\:BUART\:tx_status_2\\.q \\GPS_UART\:BUART\:sTX\:TxSts\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT \\GPS_UART\:BUART\:txn\\.q Net_1218.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\GPS_UART\:BUART\:txn\\.q \\GPS_UART\:BUART\:txn\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\GPS_UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\).fb \\I2C\:I2C_FF\\.scl_in (9.845:9.845:9.845))
    (INTERCONNECT I2C_SDA\(0\).fb \\I2C\:I2C_FF\\.sda_in (9.397:9.397:9.397))
    (INTERCONNECT \\I2C\:I2C_FF\\.scl_out I2C_SCL\(0\).pin_input (8.971:8.971:8.971))
    (INTERCONNECT \\I2C\:I2C_FF\\.interrupt \\I2C\:I2C_IRQ\\.interrupt (7.918:7.918:7.918))
    (INTERCONNECT \\I2C\:I2C_FF\\.sda_out I2C_SDA\(0\).pin_input (9.033:9.033:9.033))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.q MODIN9_0.main_0 (8.197:8.197:8.197))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.q MODIN9_1.main_0 (7.846:7.846:7.846))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.main_0 (8.197:8.197:8.197))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (7.122:7.122:7.122))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (8.208:8.208:8.208))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capt_int_temp\\.q \\Timer_Channel_Left\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:capture_last\\.q \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.main_2 (5.646:5.646:5.646))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Left\:TimerUDB\:capt_fifo_load\\.main_0 (8.929:8.929:8.929))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.757:6.757:6.757))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.889:5.889:5.889))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Left\:TimerUDB\:status_tc\\.main_0 (6.195:6.195:6.195))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (4.141:4.141:4.141))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.299:2.299:2.299))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Channel_Left\:TimerUDB\:status_tc\\.main_1 (4.690:4.690:4.690))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_Channel_Left\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_Channel_Left\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:status_tc\\.q \\Timer_Channel_Left\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.443:5.443:5.443))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.main_2 (2.802:2.802:2.802))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.main_2 (2.783:2.783:2.783))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.main_2 (2.783:2.783:2.783))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.876:3.876:3.876))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.q \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.879:3.879:3.879))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.q \\Timer_Channel_Right\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.899:2.899:2.899))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:capture_last\\.q \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.main_1 (3.114:3.114:3.114))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.main_1 (3.114:3.114:3.114))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.main_1 (3.114:3.114:3.114))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.main_0 (3.113:3.113:3.113))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.main_0 (3.114:3.114:3.114))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.main_0 (3.114:3.114:3.114))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Right\:TimerUDB\:capt_fifo_load\\.main_0 (2.943:2.943:2.943))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.022:4.022:4.022))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.026:4.026:4.026))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Channel_Right\:TimerUDB\:status_tc\\.main_0 (2.943:2.943:2.943))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.q \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.main_4 (2.602:2.602:2.602))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.q \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.main_4 (2.603:2.603:2.603))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.q \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.main_4 (2.603:2.603:2.603))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.q \\Timer_Channel_Right\:TimerUDB\:capt_int_temp\\.main_3 (2.611:2.611:2.611))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.q \\Timer_Channel_Right\:TimerUDB\:int_capt_count_0\\.main_3 (2.614:2.614:2.614))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.q \\Timer_Channel_Right\:TimerUDB\:int_capt_count_1\\.main_3 (2.614:2.614:2.614))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.790:2.790:2.790))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.783:2.783:2.783))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Channel_Right\:TimerUDB\:status_tc\\.main_1 (3.698:3.698:3.698))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_Channel_Right\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_Channel_Right\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:status_tc\\.q \\Timer_Channel_Right\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT __ONE__.q \\PWM_Left_Front\:PWMHW\\.enable (9.065:9.065:9.065))
    (INTERCONNECT __ONE__.q \\PWM_Left_Rear\:PWMHW\\.enable (10.304:10.304:10.304))
    (INTERCONNECT __ONE__.q \\PWM_Right_Front\:PWMHW\\.enable (9.059:9.059:9.059))
    (INTERCONNECT __ONE__.q \\PWM_Right_Rear\:PWMHW\\.enable (9.058:9.058:9.058))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_4 \\PWM_Left_Front\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_4 \\PWM_Left_Rear\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_4 \\PWM_Right_Front\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_4 \\PWM_Right_Rear\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_Channel_Left\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_Channel_Right\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Decoder_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Decoder_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT ESP07_Rx\(0\)_PAD ESP07_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ESP07_Tx\(0\).pad_out ESP07_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ESP07_Tx\(0\)_PAD ESP07_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT FT232_Rx\(0\)_PAD FT232_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT FT232_Tx\(0\).pad_out FT232_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT FT232_Tx\(0\)_PAD FT232_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_PWM\(0\).pad_out Motor_Left_Front_PWM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_PWM\(0\)_PAD Motor_Left_Front_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT FT232_Detect\(0\)_PAD FT232_Detect\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Onboard_LED\(0\)_PAD Onboard_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SDA\(0\).pad_out I2C_SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT I2C_SDA\(0\)_PAD I2C_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\).pad_out I2C_SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\)_PAD I2C_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RF_Enable\(0\)_PAD RF_Enable\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_PWM_Left\(0\)_PAD RX_PWM_Left\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_PWM_Right\(0\)_PAD RX_PWM_Right\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_PWM\(0\).pad_out Motor_Left_Rear_PWM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_PWM\(0\)_PAD Motor_Left_Rear_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_PWM\(0\).pad_out Motor_Right_Front_PWM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_PWM\(0\)_PAD Motor_Right_Front_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_PWM\(0\).pad_out Motor_Right_Rear_PWM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_PWM\(0\)_PAD Motor_Right_Rear_PWM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_Input1\(0\).pad_out Motor_Left_Front_Input1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_Input1\(0\)_PAD Motor_Left_Front_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_Input2\(0\).pad_out Motor_Left_Front_Input2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Front_Input2\(0\)_PAD Motor_Left_Front_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_Input1\(0\).pad_out Motor_Left_Rear_Input1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_Input1\(0\)_PAD Motor_Left_Rear_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_Input2\(0\).pad_out Motor_Left_Rear_Input2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Left_Rear_Input2\(0\)_PAD Motor_Left_Rear_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_Input1\(0\).pad_out Motor_Right_Front_Input1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_Input1\(0\)_PAD Motor_Right_Front_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_Input2\(0\).pad_out Motor_Right_Front_Input2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Front_Input2\(0\)_PAD Motor_Right_Front_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_Input1\(0\).pad_out Motor_Right_Rear_Input1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_Input1\(0\)_PAD Motor_Right_Rear_Input1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_Input2\(0\).pad_out Motor_Right_Rear_Input2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_Right_Rear_Input2\(0\)_PAD Motor_Right_Rear_Input2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Decoder_Left_A\(0\)_PAD Decoder_Left_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Decoder_Right_A\(0\)_PAD Decoder_Right_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Decoder_Left_B\(0\)_PAD Decoder_Left_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Decoder_Right_B\(0\)_PAD Decoder_Right_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GPS_Rx\(0\)_PAD GPS_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GPS_Tx\(0\).pad_out GPS_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT GPS_Tx\(0\)_PAD GPS_Tx\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
