	component QsysDemo is
		port (
			clk_clk                 : in    std_logic                     := 'X';             -- clk
			reset_reset_n           : in    std_logic                     := 'X';             -- reset_n
			character_lcd_cond_DATA : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- DATA
			character_lcd_cond_ON   : out   std_logic;                                        -- ON
			character_lcd_cond_BLON : out   std_logic;                                        -- BLON
			character_lcd_cond_EN   : out   std_logic;                                        -- EN
			character_lcd_cond_RS   : out   std_logic;                                        -- RS
			character_lcd_cond_RW   : out   std_logic;                                        -- RW
			key_cond_export         : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ledg_cond_export        : out   std_logic_vector(8 downto 0);                     -- export
			sw_cond_export          : in    std_logic_vector(17 downto 0) := (others => 'X'); -- export
			ledr_cond_export        : out   std_logic_vector(17 downto 0);                    -- export
			seven_seg_cond_export   : out   std_logic_vector(31 downto 0)                     -- export
		);
	end component QsysDemo;

