--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 172927433 paths analyzed, 582 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.312ns.
--------------------------------------------------------------------------------
Slack:                  0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.B3      net (fanout=26)       1.377   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (7.382ns logic, 11.853ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.224ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.A3      net (fanout=26)       1.366   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<22>1
                                                       testALU/M_clock_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.224ns (7.382ns logic, 11.842ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.B3      net (fanout=26)       1.377   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (7.358ns logic, 11.835ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.192ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.598 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y19.D3      net (fanout=26)       1.368   testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y19.CLK     Tas                   0.339   testALU/M_clock_q[18]
                                                       testALU/M_state_q_M_clock_d<18>1
                                                       testALU/M_clock_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.192ns (7.348ns logic, 11.844ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.189ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X15Y20.B2      net (fanout=26)       1.331   testALU/M_state_q_M_clock_d<0>67
    SLICE_X15Y20.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.189ns (7.382ns logic, 11.807ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.182ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.A3      net (fanout=26)       1.366   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<22>1
                                                       testALU/M_clock_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.182ns (7.358ns logic, 11.824ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.B2      net (fanout=26)       1.317   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.CLK     Tas                   0.373   testALU/M_clock_q[14]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (7.382ns logic, 11.793ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.C1      net (fanout=26)       1.294   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.CLK     Tas                   0.373   testALU/M_clock_q[14]
                                                       testALU/M_state_q_M_clock_d<13>1
                                                       testALU/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (7.382ns logic, 11.770ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.150ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.598 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y19.D3      net (fanout=26)       1.368   testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y19.CLK     Tas                   0.339   testALU/M_clock_q[18]
                                                       testALU/M_state_q_M_clock_d<18>1
                                                       testALU/M_clock_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.150ns (7.324ns logic, 11.826ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.150ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M7        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X15Y37.B5      net (fanout=2)        1.324   testALU/alu/n0030[7]
    SLICE_X15Y37.B       Tilo                  0.259   testALU/alu/Mmux_aluOut76
                                                       testALU/alu/Mmux_aluOut2810
    SLICE_X13Y30.D4      net (fanout=4)        1.023   M_testALU_sum[7]
    SLICE_X13Y30.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o<15>11
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o<15>111
    SLICE_X11Y27.C1      net (fanout=11)       1.246   testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o<15>11
    SLICE_X11Y27.C       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11
    SLICE_X11Y27.D5      net (fanout=7)        0.257   testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>1
    SLICE_X11Y27.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C6      net (fanout=2)        1.174   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C       Tilo                  0.235   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.B1      net (fanout=14)       1.200   testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.150ns (7.617ns logic, 11.533ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.147ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X15Y20.B2      net (fanout=26)       1.331   testALU/M_state_q_M_clock_d<0>67
    SLICE_X15Y20.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.147ns (7.358ns logic, 11.789ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.138ns (Levels of Logic = 14)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    SLICE_X13Y40.A5      net (fanout=20)       0.789   testALU/M_alu_a[15]
    SLICE_X13Y40.A       Tilo                  0.259   testALU/alu/Mmux_aluOut59
                                                       testALU/alu/Sh141
    SLICE_X13Y39.A1      net (fanout=2)        1.469   testALU/alu/Sh14
    SLICE_X13Y39.A       Tilo                  0.259   testALU/alu/Mmux_aluOut264
                                                       testALU/alu/Mmux_aluOut2611
    SLICE_X13Y39.B3      net (fanout=2)        1.378   testALU/alu/Mmux_aluOut2611
    SLICE_X13Y39.B       Tilo                  0.259   testALU/alu/Mmux_aluOut264
                                                       testALU/alu/Mmux_aluOut266
    SLICE_X12Y30.B3      net (fanout=1)        1.136   testALU/alu/Mmux_aluOut265
    SLICE_X12Y30.B       Tilo                  0.254   testALU/N181
                                                       testALU/alu/Mmux_n131_SW1
    SLICE_X8Y30.C4       net (fanout=2)        0.847   testALU/N182
    SLICE_X8Y30.C        Tilo                  0.255   testALU/N71
                                                       testALU/alu/Mmux_aluOut267
    SLICE_X11Y33.D3      net (fanout=19)       1.082   M_testALU_sum[6]
    SLICE_X11Y33.D       Tilo                  0.259   testALU/N215
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11_SW6
    SLICE_X10Y29.D2      net (fanout=1)        1.263   testALU/N215
    SLICE_X10Y29.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd41-In1
                                                       testALU/M_state_q_FSM_FFd41-In11
    SLICE_X10Y28.C3      net (fanout=2)        0.578   testALU/M_state_q_FSM_FFd41-In1
    SLICE_X10Y28.C       Tilo                  0.235   testALU/N192
                                                       testALU/M_state_q_M_clock_d<0>615_SW1_SW0
    SLICE_X13Y18.A2      net (fanout=14)       1.903   testALU/N192
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<22>1
                                                       testALU/M_clock_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.138ns (4.467ns logic, 14.671ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.133ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.B2      net (fanout=26)       1.317   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.CLK     Tas                   0.373   testALU/M_clock_q[14]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.133ns (7.358ns logic, 11.775ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.126ns (Levels of Logic = 11)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X14Y21.B2      net (fanout=26)       1.292   testALU/M_state_q_M_clock_d<0>67
    SLICE_X14Y21.CLK     Tas                   0.349   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<20>1
                                                       testALU/M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                     19.126ns (7.358ns logic, 11.768ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.125ns (Levels of Logic = 14)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    SLICE_X13Y40.A5      net (fanout=20)       0.789   testALU/M_alu_a[15]
    SLICE_X13Y40.A       Tilo                  0.259   testALU/alu/Mmux_aluOut59
                                                       testALU/alu/Sh141
    SLICE_X13Y39.A1      net (fanout=2)        1.469   testALU/alu/Sh14
    SLICE_X13Y39.A       Tilo                  0.259   testALU/alu/Mmux_aluOut264
                                                       testALU/alu/Mmux_aluOut2611
    SLICE_X13Y39.B3      net (fanout=2)        1.378   testALU/alu/Mmux_aluOut2611
    SLICE_X13Y39.B       Tilo                  0.259   testALU/alu/Mmux_aluOut264
                                                       testALU/alu/Mmux_aluOut266
    SLICE_X12Y30.B3      net (fanout=1)        1.136   testALU/alu/Mmux_aluOut265
    SLICE_X12Y30.B       Tilo                  0.254   testALU/N181
                                                       testALU/alu/Mmux_n131_SW1
    SLICE_X8Y30.C4       net (fanout=2)        0.847   testALU/N182
    SLICE_X8Y30.C        Tilo                  0.255   testALU/N71
                                                       testALU/alu/Mmux_aluOut267
    SLICE_X11Y33.D3      net (fanout=19)       1.082   M_testALU_sum[6]
    SLICE_X11Y33.D       Tilo                  0.259   testALU/N215
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11_SW6
    SLICE_X10Y29.D2      net (fanout=1)        1.263   testALU/N215
    SLICE_X10Y29.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd41-In1
                                                       testALU/M_state_q_FSM_FFd41-In11
    SLICE_X10Y28.C3      net (fanout=2)        0.578   testALU/M_state_q_FSM_FFd41-In1
    SLICE_X10Y28.C       Tilo                  0.235   testALU/N192
                                                       testALU/M_state_q_M_clock_d<0>615_SW1_SW0
    SLICE_X14Y21.D2      net (fanout=14)       1.914   testALU/N192
    SLICE_X14Y21.CLK     Tas                   0.349   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<21>1
                                                       testALU/M_clock_q_21
    -------------------------------------------------  ---------------------------
    Total                                     19.125ns (4.443ns logic, 14.682ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.110ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.C1      net (fanout=26)       1.294   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y20.CLK     Tas                   0.373   testALU/M_clock_q[14]
                                                       testALU/M_state_q_M_clock_d<13>1
                                                       testALU/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                     19.110ns (7.358ns logic, 11.752ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.112ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X11Y35.C6      net (fanout=2)        0.824   testALU/alu/n0030[8]
    SLICE_X11Y35.C       Tilo                  0.259   testALU/alu/N128
                                                       testALU/alu/Mmux_aluOut3010
    SLICE_X13Y30.D1      net (fanout=3)        1.485   M_testALU_sum[8]
    SLICE_X13Y30.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o<15>11
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o<15>111
    SLICE_X11Y27.C1      net (fanout=11)       1.246   testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o<15>11
    SLICE_X11Y27.C       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11
    SLICE_X11Y27.D5      net (fanout=7)        0.257   testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>1
    SLICE_X11Y27.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C6      net (fanout=2)        1.174   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C       Tilo                  0.235   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.B1      net (fanout=14)       1.200   testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.112ns (7.617ns logic, 11.495ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.109ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y20.C2      net (fanout=26)       1.285   testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y20.CLK     Tas                   0.339   testALU/M_clock_q[10]
                                                       testALU/M_state_q_M_clock_d<9>1
                                                       testALU/M_clock_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.109ns (7.348ns logic, 11.761ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.098ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M6        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y28.A1      net (fanout=3)        1.847   testALU/n0030[6]
    SLICE_X13Y28.A       Tilo                  0.259   testALU/alu/M_adder_aluOut[6]
                                                       testALU/alu/Mmux_n131
    SLICE_X11Y27.B4      net (fanout=1)        1.036   testALU/alu/M_adder_aluOut[6]
    SLICE_X11Y27.B       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/alu/Mmux_z11
    SLICE_X11Y27.A4      net (fanout=1)        0.503   testALU/alu/Mmux_z1
    SLICE_X11Y27.A       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/alu/Mmux_z15
    SLICE_X11Y27.D3      net (fanout=5)        0.412   M_testALU_setz
    SLICE_X11Y27.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C6      net (fanout=2)        1.174   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C       Tilo                  0.235   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.B1      net (fanout=14)       1.200   testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.098ns (7.617ns logic, 11.481ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.084ns (Levels of Logic = 11)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X14Y21.B2      net (fanout=26)       1.292   testALU/M_state_q_M_clock_d<0>67
    SLICE_X14Y21.CLK     Tas                   0.349   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<20>1
                                                       testALU/M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                     19.084ns (7.334ns logic, 11.750ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.079ns (Levels of Logic = 11)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X14Y21.A2      net (fanout=26)       1.245   testALU/M_state_q_M_clock_d<0>67
    SLICE_X14Y21.CLK     Tas                   0.349   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<19>1
                                                       testALU/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                     19.079ns (7.358ns logic, 11.721ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.082ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.598 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y19.C2      net (fanout=26)       1.258   testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y19.CLK     Tas                   0.339   testALU/M_clock_q[18]
                                                       testALU/M_state_q_M_clock_d<17>1
                                                       testALU/M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                     19.082ns (7.348ns logic, 11.734ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.080ns (Levels of Logic = 10)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y34.B4       net (fanout=19)       1.196   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y34.DMUX     Topbd                 0.695   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_lut<13>
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.B3      net (fanout=26)       1.377   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.080ns (7.283ns logic, 11.797ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.067ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X14Y33.A5      net (fanout=2)        1.045   testALU/alu/n0030[1]
    SLICE_X14Y33.A       Tilo                  0.235   testALU/alu/N143
                                                       testALU/alu/Mmux_aluOut168
    SLICE_X13Y27.C4      net (fanout=19)       1.682   M_testALU_sum[1]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y20.C2      net (fanout=26)       1.285   testALU/M_state_q_M_clock_d<0>67
    SLICE_X12Y20.CLK     Tas                   0.339   testALU/M_clock_q[10]
                                                       testALU/M_state_q_M_clock_d<9>1
                                                       testALU/M_clock_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.067ns (7.324ns logic, 11.743ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.069ns (Levels of Logic = 10)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y34.B4       net (fanout=19)       1.196   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y34.DMUX     Topbd                 0.695   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_lut<13>
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.A3      net (fanout=26)       1.366   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<22>1
                                                       testALU/M_clock_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.069ns (7.283ns logic, 11.786ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.058ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X12Y31.A4      net (fanout=2)        1.450   testALU/alu/n0030[3]
    SLICE_X12Y31.A       Tilo                  0.254   testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o[15]
                                                       testALU/alu/Mmux_n101
    SLICE_X11Y27.B1      net (fanout=1)        1.398   testALU/alu/M_adder_aluOut[3]
    SLICE_X11Y27.B       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/alu/Mmux_z11
    SLICE_X11Y27.A4      net (fanout=1)        0.503   testALU/alu/Mmux_z1
    SLICE_X11Y27.A       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/alu/Mmux_z15
    SLICE_X11Y27.D3      net (fanout=5)        0.412   M_testALU_setz
    SLICE_X11Y27.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C6      net (fanout=2)        1.174   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y21.C       Tilo                  0.235   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.B1      net (fanout=14)       1.200   testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.058ns (7.612ns logic, 11.446ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd53 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.049ns (Levels of Logic = 13)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd53 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   testALU/M_state_q_FSM_FFd53
                                                       testALU/M_state_q_FSM_FFd53
    SLICE_X9Y26.B2       net (fanout=14)       0.966   testALU/M_state_q_FSM_FFd53
    SLICE_X9Y26.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd53
                                                       testALU/M_state_q_Mmux__n0547_rs_A<16>_SW0
    SLICE_X8Y30.B1       net (fanout=1)        0.973   testALU/N20
    SLICE_X8Y30.B        Tilo                  0.254   testALU/N71
                                                       testALU/M_state_q_Mmux__n0547_rs_A<16>
    SLICE_X8Y31.A3       net (fanout=2)        0.674   testALU/Mmux__n0547_rs_A[16]
    SLICE_X8Y31.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[3]
                                                       testALU/Mmux__n0547_rs_lut<0>
                                                       testALU/Mmux__n0547_rs_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   testALU/Mmux__n0547_rs_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   testALU/Mmux__n0547_rs_cy[7]
                                                       testALU/Mmux__n0547_rs_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.B3      net (fanout=26)       1.377   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.049ns (7.480ns logic, 11.569ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.053ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X11Y41.B6      net (fanout=2)        1.099   testALU/alu/n0030[14]
    SLICE_X11Y41.B       Tilo                  0.259   testALU/alu/Mmux_aluOut133
                                                       testALU/alu/Mmux_aluOut1312
    SLICE_X12Y31.C2      net (fanout=13)       1.950   M_testALU_sum[14]
    SLICE_X12Y31.C       Tilo                  0.255   testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o[15]
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o<15>1
    SLICE_X14Y29.D2      net (fanout=2)        0.999   testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o[15]
    SLICE_X14Y29.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>61
                                                       testALU/M_state_q_M_clock_d<0>61
    SLICE_X14Y21.C2      net (fanout=2)        1.166   testALU/M_state_q_M_clock_d<0>61
    SLICE_X14Y21.C       Tilo                  0.235   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.B1      net (fanout=14)       1.200   testALU/M_state_q_M_clock_d<0>66
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.053ns (7.330ns logic, 11.723ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.052ns (Levels of Logic = 10)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y34.A4       net (fanout=19)       1.196   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y34.DMUX     Topad                 0.667   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_lut<12>
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    DSP48_X0Y8.B15       net (fanout=20)       1.083   testALU/M_alu_a[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y33.D5      net (fanout=2)        1.199   testALU/alu/n0030[4]
    SLICE_X13Y33.D       Tilo                  0.259   M_testALU_sum[4]
                                                       testALU/alu/Mmux_aluOut2210
    SLICE_X13Y27.C3      net (fanout=6)        1.546   M_testALU_sum[4]
    SLICE_X13Y27.C       Tilo                  0.259   testALU/N162
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>1_SW1_SW0
    SLICE_X9Y24.B2       net (fanout=1)        1.441   testALU/N162
    SLICE_X9Y24.B        Tilo                  0.259   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o<15>2
    SLICE_X11Y22.D1      net (fanout=2)        0.981   testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o
    SLICE_X11Y22.D       Tilo                  0.259   testALU/M_state_q_M_clock_d<0>67
                                                       testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.B3      net (fanout=26)       1.377   testALU/M_state_q_M_clock_d<0>67
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.052ns (7.255ns logic, 11.797ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.051ns (Levels of Logic = 14)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CMUX     Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D2       net (fanout=13)       1.014   testALU/M_state_q_FSM_FFd21
    SLICE_X8Y27.D        Tilo                  0.254   testALU/M_state_q_sevensegdisp<8>21
                                                       testALU/M_state_q_sevensegdisp<8>211
    SLICE_X9Y30.A3       net (fanout=5)        0.772   testALU/M_state_q_sevensegdisp<8>21
    SLICE_X9Y30.A        Tilo                  0.259   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.A1       net (fanout=19)       1.249   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y33.COUT     Topcya                0.474   testALU/Mmux__n0547_rs_cy[11]
                                                       testALU/Mmux__n0547_rs_lut<8>
                                                       testALU/Mmux__n0547_rs_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   testALU/Mmux__n0547_rs_cy[11]
    SLICE_X8Y34.DMUX     Tcind                 0.320   testALU/_n0547[1]
                                                       testALU/Mmux__n0547_rs_xor<15>
    SLICE_X8Y40.B6       net (fanout=6)        1.188   testALU/_n0547[1]
    SLICE_X8Y40.B        Tilo                  0.254   testALU/alu/Mmux_aluOut325
                                                       testALU/Mmux_M_alu_a171
    SLICE_X13Y40.A5      net (fanout=20)       0.789   testALU/M_alu_a[15]
    SLICE_X13Y40.A       Tilo                  0.259   testALU/alu/Mmux_aluOut59
                                                       testALU/alu/Sh141
    SLICE_X13Y39.A1      net (fanout=2)        1.469   testALU/alu/Sh14
    SLICE_X13Y39.A       Tilo                  0.259   testALU/alu/Mmux_aluOut264
                                                       testALU/alu/Mmux_aluOut2611
    SLICE_X13Y39.B3      net (fanout=2)        1.378   testALU/alu/Mmux_aluOut2611
    SLICE_X13Y39.B       Tilo                  0.259   testALU/alu/Mmux_aluOut264
                                                       testALU/alu/Mmux_aluOut266
    SLICE_X12Y30.B3      net (fanout=1)        1.136   testALU/alu/Mmux_aluOut265
    SLICE_X12Y30.B       Tilo                  0.254   testALU/N181
                                                       testALU/alu/Mmux_n131_SW1
    SLICE_X8Y30.C4       net (fanout=2)        0.847   testALU/N182
    SLICE_X8Y30.C        Tilo                  0.255   testALU/N71
                                                       testALU/alu/Mmux_aluOut267
    SLICE_X9Y33.D3       net (fanout=19)       1.026   M_testALU_sum[6]
    SLICE_X9Y33.D        Tilo                  0.259   testALU/N194
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11_SW0
    SLICE_X13Y29.C6      net (fanout=1)        1.231   testALU/N194
    SLICE_X13Y29.C       Tilo                  0.259   testALU/M_state_q_FSM_FFd26
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o<15>2
    SLICE_X13Y26.C1      net (fanout=3)        0.931   testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o
    SLICE_X13Y26.C       Tilo                  0.259   testALU/N166
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y18.B2      net (fanout=14)       1.503   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y18.CLK     Tas                   0.373   testALU/M_clock_q[12]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.051ns (4.515ns logic, 14.536ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_sevensegdisp<16>2/CLK
  Logical resource: testALU/M_state_q_FSM_FFd12/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: testALU/M_state_q_sevensegdisp<16>2/SR
  Logical resource: testALU/M_state_q_FSM_FFd12/SR
  Location pin: SLICE_X8Y14.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[18]/CLK
  Logical resource: testALU/M_clock_q_15/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[18]/CLK
  Logical resource: testALU/M_clock_q_16/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[18]/CLK
  Logical resource: testALU/M_clock_q_17/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[18]/CLK
  Logical resource: testALU/M_clock_q_18/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[10]/CLK
  Logical resource: testALU/M_clock_q_7/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[10]/CLK
  Logical resource: testALU/M_clock_q_8/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[10]/CLK
  Logical resource: testALU/M_clock_q_9/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_clock_q[10]/CLK
  Logical resource: testALU/M_clock_q_10/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd52/CLK
  Logical resource: testALU/M_state_q_FSM_FFd50/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.312|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 172927433 paths, 0 nets, and 2818 connections

Design statistics:
   Minimum period:  19.312ns{1}   (Maximum frequency:  51.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 06 01:47:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4559 MB



