#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Mar 30 16:52:38 2016
# Process ID: 21983
# Current directory: /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1
# Command line: vivado -log linebuffer_test_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source linebuffer_test_wrapper.tcl -notrace
# Log file: /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.vdi
# Journal file: /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source linebuffer_test_wrapper.tcl -notrace
Command: open_checkpoint /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_board.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_board.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.902 ; gain = 485.523 ; free physical = 4221 ; free virtual = 17007
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_early.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_late.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-21983-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1684.902 ; gain = 1.000 ; free physical = 4221 ; free virtual = 17007
Restored from archive | CPU: 0.190000 secs | Memory: 0.011673 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1684.902 ; gain = 1.000 ; free physical = 4221 ; free virtual = 17007
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1684.902 ; gain = 778.348 ; free physical = 4225 ; free virtual = 17005
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1761.938 ; gain = 68.031 ; free physical = 4220 ; free virtual = 17000
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_0_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_1_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1789.660 ; gain = 0.000 ; free physical = 4144 ; free virtual = 16944
Phase 1 Generate And Synthesize Debug Cores | Checksum: 12411682c

Time (s): cpu = 00:07:14 ; elapsed = 00:07:16 . Memory (MB): peak = 1789.660 ; gain = 27.723 ; free physical = 4144 ; free virtual = 16944
Implement Debug Cores | Checksum: 1ceb4cdd2
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b956af42

Time (s): cpu = 00:07:17 ; elapsed = 00:07:19 . Memory (MB): peak = 1842.668 ; gain = 80.730 ; free physical = 4134 ; free virtual = 16934

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 964 cells.
Phase 3 Constant Propagation | Checksum: 201c7b706

Time (s): cpu = 00:07:20 ; elapsed = 00:07:22 . Memory (MB): peak = 1842.668 ; gain = 80.730 ; free physical = 4135 ; free virtual = 16935

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2034 unconnected nets.
INFO: [Opt 31-11] Eliminated 1424 unconnected cells.
Phase 4 Sweep | Checksum: 1035d9d92

Time (s): cpu = 00:07:23 ; elapsed = 00:07:24 . Memory (MB): peak = 1842.668 ; gain = 80.730 ; free physical = 4136 ; free virtual = 16936

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1842.668 ; gain = 0.000 ; free physical = 4136 ; free virtual = 16936
Ending Logic Optimization Task | Checksum: 1035d9d92

Time (s): cpu = 00:07:23 ; elapsed = 00:07:25 . Memory (MB): peak = 1842.668 ; gain = 80.730 ; free physical = 4135 ; free virtual = 16935

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1d132a639

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3897 ; free virtual = 16697
Ending Power Optimization Task | Checksum: 1d132a639

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2154.875 ; gain = 312.207 ; free physical = 3896 ; free virtual = 16696
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:30 ; elapsed = 00:07:28 . Memory (MB): peak = 2154.875 ; gain = 469.973 ; free physical = 3896 ; free virtual = 16696
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3893 ; free virtual = 16696
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3890 ; free virtual = 16694
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3891 ; free virtual = 16696

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3d43e8d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3892 ; free virtual = 16696
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3d43e8d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3889 ; free virtual = 16694

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3d43e8d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3890 ; free virtual = 16694

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f535e08d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3890 ; free virtual = 16694
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13a40698c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3890 ; free virtual = 16694

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1a48e790a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3890 ; free virtual = 16695
Phase 1.2.1 Place Init Design | Checksum: 1b68f4464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3888 ; free virtual = 16693
Phase 1.2 Build Placer Netlist Model | Checksum: 1b68f4464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3888 ; free virtual = 16693

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1b68f4464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3888 ; free virtual = 16693
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b68f4464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3888 ; free virtual = 16693
Phase 1 Placer Initialization | Checksum: 1b68f4464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2154.875 ; gain = 0.000 ; free physical = 3888 ; free virtual = 16693

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f23e5bfc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16692

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f23e5bfc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3888 ; free virtual = 16692

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1724e5cbf

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16692

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b3cba6d7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3889 ; free virtual = 16693

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b3cba6d7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3889 ; free virtual = 16693

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b6ef68b8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b6ef68b8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 14d4a44fb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 14d4a44fb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: a095abbd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16692

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: a095abbd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16692

Phase 3.7.4 Place Remaining
Phase 3.7.4 Place Remaining | Checksum: a095abbd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3888 ; free virtual = 16693
Phase 3.7 Small Shape Detail Placement | Checksum: a095abbd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3888 ; free virtual = 16693

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 150f6c002

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16691
Phase 3 Detail Placement | Checksum: 150f6c002

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16691

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1efa067b5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1efa067b5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1efa067b5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 268ea25ac

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 268ea25ac

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3885 ; free virtual = 16689
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 268ea25ac

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3885 ; free virtual = 16689

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1939f78f5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.685. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690
Phase 4.1.3 Post Placement Optimization | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690
Phase 4.1 Post Commit Optimization | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3885 ; free virtual = 16690

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3885 ; free virtual = 16690

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3885 ; free virtual = 16690

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16692
Phase 4.4 Placer Reporting | Checksum: 1939f78f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3888 ; free virtual = 16692

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17070187c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17070187c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3886 ; free virtual = 16690
Ending Placer Task | Checksum: b4a09811

Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2177.910 ; gain = 23.035 ; free physical = 3887 ; free virtual = 16691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3868 ; free virtual = 16688
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3878 ; free virtual = 16688
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3877 ; free virtual = 16687
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3877 ; free virtual = 16687
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 19b292c1 ConstDB: 0 ShapeSum: 9aee0550 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1129db112

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3877 ; free virtual = 16687

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1129db112

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3878 ; free virtual = 16688

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1129db112

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3873 ; free virtual = 16683
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 272e3b27c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3857 ; free virtual = 16668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.801  | TNS=0.000  | WHS=-0.433 | THS=-284.507|

Phase 2 Router Initialization | Checksum: 254d7710e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3857 ; free virtual = 16667

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fb457f56

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3850 ; free virtual = 16660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1139
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1894fea69

Time (s): cpu = 00:03:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2082d3c9d

Time (s): cpu = 00:03:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: da8cc1c1

Time (s): cpu = 00:04:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.475  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: da8cc1c1

Time (s): cpu = 00:04:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16663
Phase 4 Rip-up And Reroute | Checksum: da8cc1c1

Time (s): cpu = 00:04:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16663

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17cae652e

Time (s): cpu = 00:04:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17cae652e

Time (s): cpu = 00:04:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16663

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17cae652e

Time (s): cpu = 00:04:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16662
Phase 5 Delay and Skew Optimization | Checksum: 17cae652e

Time (s): cpu = 00:04:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3852 ; free virtual = 16662

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 17af4012d

Time (s): cpu = 00:04:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.625  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: d03f70d1

Time (s): cpu = 00:04:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.50704 %
  Global Horizontal Routing Utilization  = 6.17371 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10019f8df

Time (s): cpu = 00:04:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16664

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10019f8df

Time (s): cpu = 00:04:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16664

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c428a504

Time (s): cpu = 00:04:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16664

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.625  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c428a504

Time (s): cpu = 00:04:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3853 ; free virtual = 16663
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2177.910 ; gain = 0.000 ; free physical = 3832 ; free virtual = 16663
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./linebuffer_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2330.484 ; gain = 152.574 ; free physical = 3270 ; free virtual = 16183
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 17:02:37 2016...
