// Seed: 446322039
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    inout wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    output wire id_9,
    output wand id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wor id_14
    , id_31,
    input tri0 id_15,
    input supply1 id_16,
    input tri id_17,
    input tri0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    input wor id_21,
    input tri1 id_22,
    input supply1 id_23,
    input wand id_24,
    input tri1 id_25,
    output supply0 id_26,
    inout wire id_27,
    output tri0 id_28,
    input tri1 id_29
);
  wire id_32;
  xnor (
      id_10,
      id_17,
      id_22,
      id_25,
      id_24,
      id_1,
      id_27,
      id_14,
      id_32,
      id_13,
      id_18,
      id_33,
      id_12,
      id_29,
      id_15,
      id_19,
      id_7,
      id_31,
      id_2,
      id_16,
      id_21,
      id_4,
      id_23
  );
  wire id_33;
  module_0(
      id_31, id_32, id_32, id_33, id_31, id_32
  );
endmodule
