Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 01:46:43 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3787)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26151)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3787)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There are 3765 register/latch pins with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26151)
----------------------------------------------------
 There are 26151 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.787        0.000                      0                  156        0.040        0.000                      0                  156        1.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 4.694        0.000                      0                    3        0.324        0.000                      0                    3        2.000        0.000                       0                     5  
  DCM_TMDS_CLKFX        1.337        0.000                      0                   39        0.226        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       21.415        0.000                      0                  114        0.040        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        0.787        0.000                      0                   30        0.132        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          MMCM_pix_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.929ns (27.878%)  route 2.403ns (72.122%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[2]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3766, routed)        1.824     8.301    clk_BUFG
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.673 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.673    count_reg[0]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.367    count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.807ns (52.487%)  route 0.731ns (47.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[1]/Q
                         net (fo=1, routed)           0.731     6.527    count_reg_n_0_[1]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     6.878 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.878    count_reg[0]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.367    count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  count_reg[0]/Q
                         net (fo=1, routed)           0.510     6.306    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.430    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.677 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.677    count_reg[0]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.367    count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.903 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    count_reg[0]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.939 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    count_reg[0]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.979 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.979    count_reg[0]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y46     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y46     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y46     count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y46     count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.971%)  route 1.431ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.889     6.820    dispDriver/TMDS_mod10[2]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.944 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.541     7.486    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524     8.823    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.971%)  route 1.431ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.889     6.820    dispDriver/TMDS_mod10[2]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.944 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.541     7.486    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524     8.823    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.971%)  route 1.431ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.889     6.820    dispDriver/TMDS_mod10[2]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.944 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.541     7.486    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524     8.823    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.971%)  route 1.431ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.889     6.820    dispDriver/TMDS_mod10[2]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.944 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.541     7.486    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524     8.823    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.642ns (31.868%)  route 1.373ns (68.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.889     6.820    dispDriver/TMDS_mod10[2]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.944 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.483     7.427    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.432     9.391    
                         clock uncertainty           -0.066     9.325    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.067     9.258    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.580ns (30.301%)  route 1.334ns (69.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.334     7.203    dispDriver/TMDS_shift_load
    SLICE_X27Y59         LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.327    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.391     9.273    
                         clock uncertainty           -0.066     9.207    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.029     9.236    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.580ns (30.345%)  route 1.331ns (69.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.331     7.200    dispDriver/TMDS_shift_load
    SLICE_X26Y59         LUT3 (Prop_lut3_I1_O)        0.124     7.324 r  dispDriver/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.324    dispDriver/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.391     9.273    
                         clock uncertainty           -0.066     9.207    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.029     9.236    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.606ns (31.235%)  route 1.334ns (68.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.334     7.203    dispDriver/TMDS_shift_load
    SLICE_X27Y59         LUT2 (Prop_lut2_I0_O)        0.150     7.353 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.353    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.391     9.273    
                         clock uncertainty           -0.066     9.207    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.075     9.282    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.608ns (31.350%)  route 1.331ns (68.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.331     7.200    dispDriver/TMDS_shift_load
    SLICE_X26Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.352 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.352    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.391     9.273    
                         clock uncertainty           -0.066     9.207    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.075     9.282    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.893%)  route 1.297ns (69.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.297     7.166    dispDriver/TMDS_shift_load
    SLICE_X26Y59         LUT3 (Prop_lut3_I1_O)        0.124     7.290 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.290    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.391     9.273    
                         clock uncertainty           -0.066     9.207    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.031     9.238    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  1.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.379%)  route 0.185ns (49.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.185     1.829    dispDriver/TMDS_shift_green__0[8]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.047     1.876 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.131     1.650    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.229ns (61.229%)  route 0.145ns (38.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.145     1.776    dispDriver/TMDS_shift_red__0[6]
    SLICE_X39Y59         LUT3 (Prop_lut3_I2_O)        0.101     1.877 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.481     1.537    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.107     1.644    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.159     1.803    dispDriver/TMDS_shift_red__0[2]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.042     1.845 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.107     1.610    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.159     1.802    dispDriver/TMDS_shift_green__0[2]
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.042     1.844 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.185ns (48.312%)  route 0.198ns (51.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    dispDriver/clk_TMDS
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.198     1.840    dispDriver/TMDS_shift_red__0[7]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.044     1.884 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.107     1.646    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.840    dispDriver/TMDS_mod10[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.043     1.883 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.131     1.633    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.840    dispDriver/TMDS_mod10[0]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X42Y60         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     1.623    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.967%)  route 0.205ns (52.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.205     1.848    dispDriver/TMDS_shift_load
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.048     1.896 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.896    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.107     1.626    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.567%)  route 0.205ns (52.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X43Y60         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.205     1.848    dispDriver/TMDS_shift_load
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.893 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.893    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.091     1.610    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.185ns (45.332%)  route 0.223ns (54.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.223     1.838    dispDriver/TMDS_shift_blue__0[8]
    SLICE_X26Y59         LUT3 (Prop_lut3_I2_O)        0.044     1.882 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.882    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.829     1.990    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X26Y59         FDRE (Hold_fdre_C_D)         0.107     1.594    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y60     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y59     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       21.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.415ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 3.804ns (20.636%)  route 14.630ns (79.364%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          2.079    23.648    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    23.772 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    23.772    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.291    45.249    
                         clock uncertainty           -0.094    45.155    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.031    45.186    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.186    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                 21.415    

Slack (MET) :             21.587ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.262ns  (logic 3.804ns (20.830%)  route 14.458ns (79.169%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.907    23.475    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    23.599 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.599    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.291    45.249    
                         clock uncertainty           -0.094    45.155    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.031    45.186    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.186    
                         arrival time                         -23.599    
  -------------------------------------------------------------------
                         slack                                 21.587    

Slack (MET) :             21.603ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.290ns  (logic 3.832ns (20.952%)  route 14.458ns (79.048%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.907    23.475    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152    23.627 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    23.627    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.291    45.249    
                         clock uncertainty           -0.094    45.155    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.075    45.230    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.230    
                         arrival time                         -23.627    
  -------------------------------------------------------------------
                         slack                                 21.603    

Slack (MET) :             21.618ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.231ns  (logic 3.804ns (20.866%)  route 14.427ns (79.134%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.875    23.444    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.568 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    23.568    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.291    45.251    
                         clock uncertainty           -0.094    45.157    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029    45.186    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.186    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                 21.618    

Slack (MET) :             21.631ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 3.804ns (20.879%)  route 14.415ns (79.121%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.864    23.433    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    23.557 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    23.557    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.291    45.251    
                         clock uncertainty           -0.094    45.157    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    45.188    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.188    
                         arrival time                         -23.557    
  -------------------------------------------------------------------
                         slack                                 21.631    

Slack (MET) :             21.638ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.257ns  (logic 3.830ns (20.979%)  route 14.427ns (79.021%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.875    23.444    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.150    23.594 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    23.594    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism              0.291    45.251    
                         clock uncertainty           -0.094    45.157    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.075    45.232    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         45.232    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                 21.638    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 3.830ns (20.992%)  route 14.415ns (79.008%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.864    23.433    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.150    23.583 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.583    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism              0.291    45.251    
                         clock uncertainty           -0.094    45.157    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.075    45.232    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.232    
                         arrival time                         -23.583    
  -------------------------------------------------------------------
                         slack                                 21.649    

Slack (MET) :             21.809ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.037ns  (logic 3.804ns (21.090%)  route 14.233ns (78.910%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 r  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 r  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 r  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 r  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 r  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.682    23.251    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    23.375 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    23.375    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.291    45.249    
                         clock uncertainty           -0.094    45.155    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.029    45.184    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.184    
                         arrival time                         -23.375    
  -------------------------------------------------------------------
                         slack                                 21.809    

Slack (MET) :             21.920ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.929ns  (logic 3.804ns (21.217%)  route 14.125ns (78.783%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.574    23.143    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.267 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    23.267    dispDriver/encode_R/TMDS0[3]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.291    45.249    
                         clock uncertainty           -0.094    45.155    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.031    45.186    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.186    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 21.920    

Slack (MET) :             21.927ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.966ns  (logic 3.804ns (21.173%)  route 14.162ns (78.827%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X15Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.633     6.427    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.798 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.442     7.241    dispDriver/yoffset[2]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.299     7.540 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.540    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.120 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.584    13.704    mem/disMem/memory_reg_640_767_16_16/DPRA3
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.006 f  mem/disMem/memory_reg_640_767_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.006    mem/disMem/memory_reg_640_767_16_16/DPO1
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    14.220 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038    15.258    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297    15.555 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000    15.555    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245    15.800 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000    15.800    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104    15.904 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573    17.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.793 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786    18.579    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.703 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774    19.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.601 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958    20.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761    21.445    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.569 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.611    23.180    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.124    23.304 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.304    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563    44.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.291    45.248    
                         clock uncertainty           -0.094    45.154    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    45.231    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.231    
                         arrival time                         -23.304    
  -------------------------------------------------------------------
                         slack                                 21.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.561%)  route 0.213ns (53.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.213     1.833    dispDriver/CounterY_reg_n_0_[1]
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  dispDriver/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    dispDriver/CounterY[0]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  dispDriver/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X17Y50         FDRE                                         r  dispDriver/CounterY_reg[0]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.092     1.838    dispDriver/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.199%)  route 0.265ns (58.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.265     1.885    dispDriver/CounterY_reg_n_0_[1]
    SLICE_X17Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.930 r  dispDriver/CounterY[4]_i_1/O
                         net (fo=2, routed)           0.000     1.930    dispDriver/CounterY[4]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  dispDriver/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X17Y50         FDRE                                         r  dispDriver/CounterY_reg[4]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.837    dispDriver/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.274%)  route 0.300ns (61.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X17Y52         FDRE                                         r  dispDriver/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.300     1.917    dispDriver/CounterY_reg_n_0_[7]
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  dispDriver/CounterY[2]_i_1/O
                         net (fo=2, routed)           0.000     1.962    dispDriver/CounterY[2]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.832     1.993    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[2]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.839    dispDriver/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.441%)  route 0.298ns (61.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.298     1.917    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.962    dispDriver/vSync0
    SLICE_X17Y51         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X17Y51         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.247     1.746    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.092     1.838    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.585%)  route 0.337ns (64.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterY_reg[2]/Q
                         net (fo=8, routed)           0.154     1.773    dispDriver/CounterY_reg_n_0_[2]
    SLICE_X17Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  dispDriver/CounterY[5]_i_1/O
                         net (fo=2, routed)           0.183     2.001    dispDriver/CounterY[5]_i_1_n_0
    SLICE_X17Y52         FDRE                                         r  dispDriver/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X17Y52         FDRE                                         r  dispDriver/CounterY_reg[5]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.066     1.812    dispDriver/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X18Y51         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.120     1.737    dispDriver/CounterX[8]
    SLICE_X19Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.782 r  dispDriver/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     1.782    dispDriver/data0[9]
    SLICE_X19Y51         FDRE                                         r  dispDriver/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X19Y51         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.503     1.489    
    SLICE_X19Y51         FDRE (Hold_fdre_C_D)         0.091     1.580    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X18Y50         FDRE                                         r  dispDriver/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.143     1.761    dispDriver/CounterX[5]
    SLICE_X19Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.806    dispDriver/hSync0
    SLICE_X19Y52         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X19Y52         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.500     1.492    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.092     1.584    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[-1111111107]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.415%)  route 0.388ns (67.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterY_reg[2]/Q
                         net (fo=8, routed)           0.154     1.773    dispDriver/CounterY_reg_n_0_[2]
    SLICE_X17Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  dispDriver/CounterY[5]_i_1/O
                         net (fo=2, routed)           0.234     2.052    dispDriver/CounterY[5]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.834     1.995    dispDriver/pixclk
    SLICE_X13Y51         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
                         clock pessimism             -0.247     1.749    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.070     1.819    dispDriver/CounterY_reg[-1111111107]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_G/pixclk
    SLICE_X43Y58         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  dispDriver/encode_G/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.170     1.815    dispDriver/encode_G/genblk1.balance_acc[0]
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.043     1.858 r  dispDriver/encode_G/genblk1.balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    dispDriver/encode_G/genblk1.balance_acc[3]_i_1__0_n_0
    SLICE_X43Y58         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X43Y58         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.107     1.610    dispDriver/encode_G/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.187ns (29.966%)  route 0.437ns (70.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X17Y50         FDRE                                         r  dispDriver/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.437     2.054    dispDriver/CounterY_reg_n_0_[0]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.046     2.100 r  dispDriver/CounterY[1]_i_1/O
                         net (fo=2, routed)           0.000     2.100    dispDriver/CounterY[1]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.832     1.993    dispDriver/pixclk
    SLICE_X17Y49         FDRE                                         r  dispDriver/CounterY_reg[1]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.101     1.848    dispDriver/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y51     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X18Y46     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X18Y35     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X21Y53     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y45      dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y46     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y46     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y35     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y35     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y51     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y46     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y46     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y35     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y35     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.608ns (21.961%)  route 2.161ns (78.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           2.161     8.029    dispDriver/encode_G_n_2
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.152     8.181 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     8.181    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.118     8.968    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.608ns (23.235%)  route 2.009ns (76.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.661     5.333    dispDriver/encode_B/pixclk
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           2.009     7.797    dispDriver/encode_B_n_4
    SLICE_X26Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.949 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.949    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     8.988    
                         clock uncertainty           -0.214     8.773    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.075     8.848    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.744ns (30.651%)  route 1.683ns (69.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.661     5.333    dispDriver/encode_B/pixclk
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.683     7.435    dispDriver/encode_B_n_0
    SLICE_X27Y59         LUT2 (Prop_lut2_I1_O)        0.325     7.760 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.760    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.106     8.988    
                         clock uncertainty           -0.214     8.773    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.075     8.848    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.715ns (31.596%)  route 1.548ns (68.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.661     5.333    dispDriver/encode_B/pixclk
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.548     7.300    dispDriver/encode_B_n_2
    SLICE_X26Y59         LUT3 (Prop_lut3_I0_O)        0.296     7.596 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.596    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106     8.988    
                         clock uncertainty           -0.214     8.773    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.032     8.805    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.580ns (26.178%)  route 1.636ns (73.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.661     5.333    dispDriver/encode_B/pixclk
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.636     7.424    dispDriver/encode_B_n_4
    SLICE_X27Y59         LUT3 (Prop_lut3_I0_O)        0.124     7.548 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.548    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     8.882    dispDriver/clk_TMDS
    SLICE_X27Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     8.988    
                         clock uncertainty           -0.214     8.773    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.029     8.802    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.605ns (27.275%)  route 1.613ns (72.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.613     7.482    dispDriver/encode_G_n_2
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.149     7.631 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.631    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.075     8.924    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.670ns (30.268%)  route 1.544ns (69.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           1.544     7.472    dispDriver/TMDS[5]
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.624 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.624    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.075     8.924    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.718ns (33.368%)  route 1.434ns (66.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419     5.832 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.434     7.266    dispDriver/encode_G_n_1
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.299     7.565 r  dispDriver/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.565    dispDriver/TMDS_shift_green[9]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.031     8.881    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.606ns (27.884%)  route 1.567ns (72.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           1.567     7.436    dispDriver/TMDS[3]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.150     7.586 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.586    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.075     8.925    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.670ns (30.921%)  route 1.497ns (69.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.497     7.426    dispDriver/TMDS[9]
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.152     7.578 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.578    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.075     8.924    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.190ns (24.605%)  route 0.582ns (75.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.582     2.227    dispDriver/TMDS[2]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.049     2.276 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.276    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.107     2.144    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.230ns (28.882%)  route 0.566ns (71.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.566     2.198    dispDriver/encode_G_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.102     2.300 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.300    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.131     2.168    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.227ns (28.613%)  route 0.566ns (71.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.566     2.198    dispDriver/encode_G_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.099     2.297 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.297    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X42Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     2.157    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.212%)  route 0.582ns (75.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.582     2.227    dispDriver/TMDS[2]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.045     2.272 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.272    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.092     2.129    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.208ns (26.513%)  route 0.577ns (73.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           0.577     2.242    dispDriver/TMDS[5]
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.044     2.286 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.286    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.107     2.142    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.192ns (24.460%)  route 0.593ns (75.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.593     2.237    dispDriver/TMDS[0]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.051     2.288 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.288    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.107     2.144    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.228ns (28.876%)  route 0.562ns (71.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.562     2.193    dispDriver/TMDS[8]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.100     2.293 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.293    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.107     2.144    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.878%)  route 0.593ns (76.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.593     2.237    dispDriver/TMDS[0]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.045     2.282 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.282    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.092     2.129    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.400%)  route 0.609ns (76.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.609     2.253    dispDriver/encode_G_n_4
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.298 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.298    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107     2.143    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.227ns (28.785%)  route 0.562ns (71.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.562     2.193    dispDriver/TMDS[8]
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.099     2.292 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.292    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.091     2.128    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26155 Endpoints
Min Delay         26155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.914ns  (logic 3.718ns (7.601%)  route 45.196ns (92.399%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       26.464    40.705    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X0Y96          LUT6 (Prop_lut6_I5_O)        0.303    41.008 r  control_unit/mainDecoder/g119_b5/O
                         net (fo=1, routed)           0.000    41.008    control_unit/mainDecoder/g119_b5_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    41.222 r  control_unit/mainDecoder/Q_reg_i_82__2/O
                         net (fo=1, routed)           0.000    41.222    control_unit/mainDecoder/Q_reg_i_82__2_n_0
    SLICE_X0Y96          MUXF8 (Prop_muxf8_I1_O)      0.088    41.310 r  control_unit/mainDecoder/Q_reg_i_43__2/O
                         net (fo=1, routed)           0.727    42.037    control_unit/mainDecoder/Q_reg_i_43__2_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.319    42.356 r  control_unit/mainDecoder/Q_i_21__2/O
                         net (fo=1, routed)           1.265    43.622    control_unit/mainDecoder/Q_i_21__2_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    43.746 r  control_unit/mainDecoder/Q_i_9__27/O
                         net (fo=1, routed)           2.075    45.820    control_unit/mainDecoder/Q_i_9__27_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.944 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=1, routed)           0.000    45.944    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    46.153 r  control_unit/mainDecoder/Q_reg_i_3__4/O
                         net (fo=1, routed)           1.686    47.839    control_unit/mainDecoder/mem/IR[6]
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.297    48.136 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=2, routed)           0.778    48.914    buf_reg_2/D[6]
    SLICE_X26Y39         FDRE                                         r  buf_reg_2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.740ns  (logic 3.638ns (7.464%)  route 45.102ns (92.536%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=6 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       25.810    40.051    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.303    40.354 r  control_unit/mainDecoder/g125_b18/O
                         net (fo=1, routed)           0.971    41.325    control_unit/mainDecoder/g125_b18_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124    41.449 r  control_unit/mainDecoder/Q_i_34__2/O
                         net (fo=1, routed)           0.000    41.449    control_unit/mainDecoder/Q_i_34__2_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.214    41.663 r  control_unit/mainDecoder/Q_reg_i_18__2/O
                         net (fo=1, routed)           1.014    42.677    control_unit/mainDecoder/Q_reg_i_18__2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I0_O)        0.297    42.974 r  control_unit/mainDecoder/Q_i_12__5/O
                         net (fo=1, routed)           2.090    45.063    control_unit/mainDecoder/Q_i_12__5_n_0
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.124    45.187 r  control_unit/mainDecoder/Q_i_6__10/O
                         net (fo=1, routed)           0.000    45.187    control_unit/mainDecoder/Q_i_6__10_n_0
    SLICE_X26Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    45.425 r  control_unit/mainDecoder/Q_reg_i_3__14/O
                         net (fo=1, routed)           2.199    47.625    control_unit/mainDecoder/mem/IR[19]
    SLICE_X26Y37         LUT6 (Prop_lut6_I5_O)        0.298    47.923 r  control_unit/mainDecoder/Q_i_1__17/O
                         net (fo=2, routed)           0.817    48.740    buf_reg_2/D[19]
    SLICE_X31Y37         FDRE                                         r  buf_reg_2/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.716ns  (logic 3.755ns (7.708%)  route 44.961ns (92.292%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       25.930    40.171    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.303    40.474 r  control_unit/mainDecoder/g116_b2/O
                         net (fo=1, routed)           0.000    40.474    control_unit/mainDecoder/g116_b2_n_0
    SLICE_X0Y95          MUXF7 (Prop_muxf7_I0_O)      0.241    40.715 r  control_unit/mainDecoder/Q_reg_i_61__0/O
                         net (fo=1, routed)           0.000    40.715    control_unit/mainDecoder/Q_reg_i_61__0_n_0
    SLICE_X0Y95          MUXF8 (Prop_muxf8_I0_O)      0.098    40.813 r  control_unit/mainDecoder/Q_reg_i_37__0/O
                         net (fo=1, routed)           0.771    41.584    control_unit/mainDecoder/Q_reg_i_37__0_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.319    41.903 r  control_unit/mainDecoder/Q_i_20__0/O
                         net (fo=1, routed)           1.232    43.135    control_unit/mainDecoder/Q_i_20__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.259 r  control_unit/mainDecoder/Q_i_9__26/O
                         net (fo=1, routed)           2.111    45.370    control_unit/mainDecoder/Q_i_9__26_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I0_O)        0.124    45.494 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=1, routed)           0.000    45.494    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    45.703 r  control_unit/mainDecoder/Q_reg_i_3__1/O
                         net (fo=1, routed)           1.983    47.687    control_unit/mainDecoder/mem/IR[3]
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.297    47.984 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=2, routed)           0.732    48.716    buf_reg_2/D[3]
    SLICE_X29Y46         FDRE                                         r  buf_reg_2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.670ns  (logic 3.718ns (7.639%)  route 44.952ns (92.361%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       26.464    40.705    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X0Y96          LUT6 (Prop_lut6_I5_O)        0.303    41.008 r  control_unit/mainDecoder/g119_b5/O
                         net (fo=1, routed)           0.000    41.008    control_unit/mainDecoder/g119_b5_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    41.222 r  control_unit/mainDecoder/Q_reg_i_82__2/O
                         net (fo=1, routed)           0.000    41.222    control_unit/mainDecoder/Q_reg_i_82__2_n_0
    SLICE_X0Y96          MUXF8 (Prop_muxf8_I1_O)      0.088    41.310 r  control_unit/mainDecoder/Q_reg_i_43__2/O
                         net (fo=1, routed)           0.727    42.037    control_unit/mainDecoder/Q_reg_i_43__2_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.319    42.356 r  control_unit/mainDecoder/Q_i_21__2/O
                         net (fo=1, routed)           1.265    43.622    control_unit/mainDecoder/Q_i_21__2_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    43.746 r  control_unit/mainDecoder/Q_i_9__27/O
                         net (fo=1, routed)           2.075    45.820    control_unit/mainDecoder/Q_i_9__27_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.944 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=1, routed)           0.000    45.944    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    46.153 r  control_unit/mainDecoder/Q_reg_i_3__4/O
                         net (fo=1, routed)           1.686    47.839    control_unit/mainDecoder/mem/IR[6]
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.297    48.136 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=2, routed)           0.533    48.670    buf_reg_3/genblk1[6].reg1/d/D[0]
    SLICE_X27Y43         FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[19].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.455ns  (logic 3.638ns (7.508%)  route 44.817ns (92.492%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=6 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       25.810    40.051    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.303    40.354 r  control_unit/mainDecoder/g125_b18/O
                         net (fo=1, routed)           0.971    41.325    control_unit/mainDecoder/g125_b18_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124    41.449 r  control_unit/mainDecoder/Q_i_34__2/O
                         net (fo=1, routed)           0.000    41.449    control_unit/mainDecoder/Q_i_34__2_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.214    41.663 r  control_unit/mainDecoder/Q_reg_i_18__2/O
                         net (fo=1, routed)           1.014    42.677    control_unit/mainDecoder/Q_reg_i_18__2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I0_O)        0.297    42.974 r  control_unit/mainDecoder/Q_i_12__5/O
                         net (fo=1, routed)           2.090    45.063    control_unit/mainDecoder/Q_i_12__5_n_0
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.124    45.187 r  control_unit/mainDecoder/Q_i_6__10/O
                         net (fo=1, routed)           0.000    45.187    control_unit/mainDecoder/Q_i_6__10_n_0
    SLICE_X26Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    45.425 r  control_unit/mainDecoder/Q_reg_i_3__14/O
                         net (fo=1, routed)           2.199    47.625    control_unit/mainDecoder/mem/IR[19]
    SLICE_X26Y37         LUT6 (Prop_lut6_I5_O)        0.298    47.923 r  control_unit/mainDecoder/Q_i_1__17/O
                         net (fo=2, routed)           0.532    48.455    buf_reg_3/genblk1[19].reg1/d/D[0]
    SLICE_X26Y38         FDRE                                         r  buf_reg_3/genblk1[19].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[3].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.326ns  (logic 3.755ns (7.770%)  route 44.571ns (92.230%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       25.930    40.171    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.303    40.474 r  control_unit/mainDecoder/g116_b2/O
                         net (fo=1, routed)           0.000    40.474    control_unit/mainDecoder/g116_b2_n_0
    SLICE_X0Y95          MUXF7 (Prop_muxf7_I0_O)      0.241    40.715 r  control_unit/mainDecoder/Q_reg_i_61__0/O
                         net (fo=1, routed)           0.000    40.715    control_unit/mainDecoder/Q_reg_i_61__0_n_0
    SLICE_X0Y95          MUXF8 (Prop_muxf8_I0_O)      0.098    40.813 r  control_unit/mainDecoder/Q_reg_i_37__0/O
                         net (fo=1, routed)           0.771    41.584    control_unit/mainDecoder/Q_reg_i_37__0_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.319    41.903 r  control_unit/mainDecoder/Q_i_20__0/O
                         net (fo=1, routed)           1.232    43.135    control_unit/mainDecoder/Q_i_20__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.259 r  control_unit/mainDecoder/Q_i_9__26/O
                         net (fo=1, routed)           2.111    45.370    control_unit/mainDecoder/Q_i_9__26_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I0_O)        0.124    45.494 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=1, routed)           0.000    45.494    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    45.703 r  control_unit/mainDecoder/Q_reg_i_3__1/O
                         net (fo=1, routed)           1.983    47.687    control_unit/mainDecoder/mem/IR[3]
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.297    47.984 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=2, routed)           0.342    48.326    buf_reg_3/genblk1[3].reg1/d/D[0]
    SLICE_X25Y45         FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.171ns  (logic 3.992ns (8.287%)  route 44.179ns (91.713%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       26.147    40.389    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.303    40.692 r  control_unit/mainDecoder/g118_b24/O
                         net (fo=1, routed)           0.000    40.692    control_unit/mainDecoder/g118_b24_n_0
    SLICE_X5Y98          MUXF7 (Prop_muxf7_I0_O)      0.212    40.904 r  control_unit/mainDecoder/Q_reg_i_101__17/O
                         net (fo=1, routed)           0.000    40.904    control_unit/mainDecoder/Q_reg_i_101__17_n_0
    SLICE_X5Y98          MUXF8 (Prop_muxf8_I1_O)      0.094    40.998 r  control_unit/mainDecoder/Q_reg_i_42__18/O
                         net (fo=1, routed)           1.268    42.265    control_unit/mainDecoder/Q_reg_i_42__18_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I3_O)        0.316    42.581 r  control_unit/mainDecoder/Q_i_20__19/O
                         net (fo=1, routed)           0.000    42.581    control_unit/mainDecoder/Q_i_20__19_n_0
    SLICE_X14Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    42.798 r  control_unit/mainDecoder/Q_reg_i_12__15/O
                         net (fo=1, routed)           1.785    44.583    control_unit/mainDecoder/Q_reg_i_12__15_n_0
    SLICE_X22Y70         LUT6 (Prop_lut6_I0_O)        0.299    44.882 r  control_unit/mainDecoder/Q_i_6__16/O
                         net (fo=1, routed)           0.000    44.882    control_unit/mainDecoder/Q_i_6__16_n_0
    SLICE_X22Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    45.094 r  control_unit/mainDecoder/Q_reg_i_3__20/O
                         net (fo=1, routed)           1.537    46.632    control_unit/mainDecoder/mem/IR[25]
    SLICE_X22Y41         LUT6 (Prop_lut6_I5_O)        0.299    46.931 r  control_unit/mainDecoder/Q_i_1__23/O
                         net (fo=2, routed)           1.240    48.171    buf_reg_2/D[25]
    SLICE_X34Y39         FDRE                                         r  buf_reg_2/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.117ns  (logic 3.997ns (8.307%)  route 44.120ns (91.693%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       25.997    40.239    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.303    40.542 r  control_unit/mainDecoder/g119_b22/O
                         net (fo=1, routed)           0.000    40.542    control_unit/mainDecoder/g119_b22_n_0
    SLICE_X2Y95          MUXF7 (Prop_muxf7_I1_O)      0.217    40.759 r  control_unit/mainDecoder/Q_reg_i_104__13/O
                         net (fo=1, routed)           0.000    40.759    control_unit/mainDecoder/Q_reg_i_104__13_n_0
    SLICE_X2Y95          MUXF8 (Prop_muxf8_I1_O)      0.094    40.853 r  control_unit/mainDecoder/Q_reg_i_43__18/O
                         net (fo=1, routed)           1.618    42.470    control_unit/mainDecoder/Q_reg_i_43__18_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.316    42.786 r  control_unit/mainDecoder/Q_i_20__17/O
                         net (fo=1, routed)           0.000    42.786    control_unit/mainDecoder/Q_i_20__17_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    43.003 r  control_unit/mainDecoder/Q_reg_i_12__13/O
                         net (fo=1, routed)           1.789    44.793    control_unit/mainDecoder/Q_reg_i_12__13_n_0
    SLICE_X22Y73         LUT6 (Prop_lut6_I0_O)        0.299    45.092 r  control_unit/mainDecoder/Q_i_6__14/O
                         net (fo=1, routed)           0.000    45.092    control_unit/mainDecoder/Q_i_6__14_n_0
    SLICE_X22Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    45.304 r  control_unit/mainDecoder/Q_reg_i_3__18/O
                         net (fo=1, routed)           1.943    47.247    control_unit/mainDecoder/mem/IR[23]
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299    47.546 r  control_unit/mainDecoder/Q_i_1__21/O
                         net (fo=2, routed)           0.571    48.117    buf_reg_2/D[23]
    SLICE_X26Y39         FDRE                                         r  buf_reg_2/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.104ns  (logic 3.342ns (6.947%)  route 44.762ns (93.053%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 f  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       26.596    40.838    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.303    41.141 r  control_unit/mainDecoder/g119_b13/O
                         net (fo=1, routed)           0.000    41.141    control_unit/mainDecoder/g119_b13_n_0
    SLICE_X1Y92          MUXF7 (Prop_muxf7_I1_O)      0.217    41.358 r  control_unit/mainDecoder/Q_reg_i_52__7/O
                         net (fo=1, routed)           0.000    41.358    control_unit/mainDecoder/Q_reg_i_52__7_n_0
    SLICE_X1Y92          MUXF8 (Prop_muxf8_I1_O)      0.094    41.452 r  control_unit/mainDecoder/Q_reg_i_33__7/O
                         net (fo=1, routed)           0.665    42.117    control_unit/mainDecoder/Q_reg_i_33__7_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.316    42.433 r  control_unit/mainDecoder/Q_i_16__8/O
                         net (fo=1, routed)           1.421    43.854    control_unit/mainDecoder/Q_i_16__8_n_0
    SLICE_X23Y89         LUT6 (Prop_lut6_I0_O)        0.124    43.978 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.291    45.269    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X23Y72         LUT5 (Prop_lut5_I2_O)        0.124    45.393 r  control_unit/mainDecoder/Q_i_3__0/O
                         net (fo=1, routed)           1.786    47.179    control_unit/mainDecoder/mem/IR[14]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124    47.303 r  control_unit/mainDecoder/Q_i_1__12/O
                         net (fo=2, routed)           0.801    48.104    buf_reg_2/D[14]
    SLICE_X31Y46         FDRE                                         r  buf_reg_2/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/Q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.053ns  (logic 4.054ns (8.436%)  route 43.999ns (91.564%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=901, routed)         7.312     7.830    mem/ram/out[7]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mem/ram/Q_i_5__21/O
                         net (fo=1, routed)           0.151     8.105    control_unit/mainDecoder/Q_reg_19
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.229 f  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=4, routed)           0.786     9.016    control_unit/mainDecoder/Q_i_3__25_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     9.166 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.848    10.013    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.328    10.341 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.670    11.012    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           1.589    12.725    control_unit/mainDecoder/ALUResult[6]
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.849 r  control_unit/mainDecoder/register_file_i_27/O
                         net (fo=40, routed)          0.845    13.693    control_unit/mainDecoder/Q_reg[31][6]
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.817 r  control_unit/mainDecoder/g0_b14_i_12/O
                         net (fo=1, routed)           0.000    13.817    control_unit/mainDecoder/g0_b14_i_12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.241 r  control_unit/mainDecoder/g0_b14_i_6/O[1]
                         net (fo=4468, routed)       25.999    40.241    control_unit/mainDecoder/mem/romAddress[7]
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.303    40.544 r  control_unit/mainDecoder/g119_b28/O
                         net (fo=1, routed)           0.000    40.544    control_unit/mainDecoder/g119_b28_n_0
    SLICE_X3Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    40.761 r  control_unit/mainDecoder/Q_reg_i_103__19/O
                         net (fo=1, routed)           0.000    40.761    control_unit/mainDecoder/Q_reg_i_103__19_n_0
    SLICE_X3Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    40.855 r  control_unit/mainDecoder/Q_reg_i_43__24/O
                         net (fo=1, routed)           1.530    42.385    control_unit/mainDecoder/Q_reg_i_43__24_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I3_O)        0.316    42.701 r  control_unit/mainDecoder/Q_i_20__23/O
                         net (fo=1, routed)           0.000    42.701    control_unit/mainDecoder/Q_i_20__23_n_0
    SLICE_X16Y93         MUXF7 (Prop_muxf7_I1_O)      0.247    42.948 r  control_unit/mainDecoder/Q_reg_i_12__19/O
                         net (fo=1, routed)           1.636    44.584    control_unit/mainDecoder/Q_reg_i_12__19_n_0
    SLICE_X24Y72         LUT6 (Prop_lut6_I0_O)        0.298    44.882 r  control_unit/mainDecoder/Q_i_6__20/O
                         net (fo=1, routed)           0.000    44.882    control_unit/mainDecoder/Q_i_6__20_n_0
    SLICE_X24Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    45.123 r  control_unit/mainDecoder/Q_reg_i_3__24/O
                         net (fo=1, routed)           1.629    46.752    control_unit/mainDecoder/mem/IR[29]
    SLICE_X25Y48         LUT6 (Prop_lut6_I5_O)        0.298    47.050 r  control_unit/mainDecoder/Q_i_1__27/O
                         net (fo=2, routed)           1.003    48.053    buf_reg_2/D[29]
    SLICE_X35Y47         FDRE                                         r  buf_reg_2/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/keyVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.146ns (55.345%)  route 0.118ns (44.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE                         0.000     0.000 r  key_reg_reg[1]/C
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  key_reg_reg[1]/Q
                         net (fo=1, routed)           0.118     0.264    mem/D[1]
    SLICE_X28Y49         FDRE                                         r  mem/keyVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.959%)  route 0.125ns (47.041%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  PC1_reg[15]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[15]/Q
                         net (fo=3, routed)           0.125     0.266    buf_reg_4/genblk1[15].reg1/d/Q[0]
    SLICE_X39Y47         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[28].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.928%)  route 0.125ns (47.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  PC1_reg[28]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[28]/Q
                         net (fo=5, routed)           0.125     0.266    buf_reg_4/genblk1[28].reg1/d/Q[0]
    SLICE_X38Y44         FDRE                                         r  buf_reg_4/genblk1[28].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[2].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/ram/RAM_reg_bram_6/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.293%)  route 0.134ns (48.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[2].reg1/d/Q_reg/C
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[2].reg1/d/Q_reg/Q
                         net (fo=97, routed)          0.134     0.275    mem/ram/Q[2]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[25].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.135%)  route 0.135ns (48.865%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  PC1_reg[25]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[25]/Q
                         net (fo=3, routed)           0.135     0.276    buf_reg_4/genblk1[25].reg1/d/Q[0]
    SLICE_X36Y37         FDRE                                         r  buf_reg_4/genblk1[25].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[27].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.293%)  route 0.145ns (50.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  PC1_reg[27]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[27]/Q
                         net (fo=4, routed)           0.145     0.286    buf_reg_4/genblk1[27].reg1/d/Q[0]
    SLICE_X36Y41         FDRE                                         r  buf_reg_4/genblk1[27].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[24].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.794%)  route 0.130ns (44.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE                         0.000     0.000 r  PC1_reg[24]/C
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[24]/Q
                         net (fo=3, routed)           0.130     0.294    buf_reg_4/genblk1[24].reg1/d/Q[0]
    SLICE_X34Y36         FDRE                                         r  buf_reg_4/genblk1[24].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[21].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (54.970%)  route 0.134ns (45.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE                         0.000     0.000 r  PC1_reg[21]/C
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[21]/Q
                         net (fo=3, routed)           0.134     0.298    buf_reg_4/genblk1[21].reg1/d/Q[0]
    SLICE_X34Y36         FDRE                                         r  buf_reg_4/genblk1[21].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            buf_reg_4/genblk1[13].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDSE                         0.000     0.000 r  PC1_reg[13]/C
    SLICE_X36Y43         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  PC1_reg[13]/Q
                         net (fo=7, routed)           0.162     0.303    buf_reg_4/genblk1[13].reg1/d/Q[0]
    SLICE_X36Y44         FDRE                                         r  buf_reg_4/genblk1[13].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[14][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[14][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE                         0.000     0.000 r  register_file/register_reg[14][3]/C
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[14][3]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[14][3]
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[14][3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[14][3]
    SLICE_X19Y33         FDRE                                         r  register_file/register_reg[14][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 2.317ns (41.116%)  route 3.318ns (58.884%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.660     5.332    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.318     9.106    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.967 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.967    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 2.316ns (41.105%)  route 3.318ns (58.895%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.660     5.332    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.318     9.106    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.966 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.966    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.364ns  (logic 2.320ns (43.253%)  route 3.044ns (56.747%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.044     8.912    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    10.776 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    10.776    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 2.319ns (43.243%)  route 3.044ns (56.757%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.044     8.912    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    10.775 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    10.775    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.210ns  (logic 2.315ns (44.434%)  route 2.895ns (55.566%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.895     8.763    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    10.622 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    10.622    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 2.314ns (44.423%)  route 2.895ns (55.577%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.895     8.763    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    10.621 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    10.621    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 0.948ns (52.057%)  route 0.873ns (47.943%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.873     2.516    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.323 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.323    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 0.949ns (52.083%)  route 0.873ns (47.917%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X43Y61         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.873     2.516    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.324 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.324    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 0.953ns (51.047%)  route 0.914ns (48.953%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.914     2.558    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.370 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.370    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 0.954ns (51.073%)  route 0.914ns (48.927%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X41Y59         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.914     2.558    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.371 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.371    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 0.950ns (46.129%)  route 1.109ns (53.871%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.109     2.725    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.533 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.533    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 0.951ns (46.155%)  route 1.109ns (53.845%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X26Y59         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.109     2.725    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.534 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.534    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MMCM_pix_clock

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.078ns  (logic 3.108ns (28.056%)  route 7.970ns (71.944%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          2.079    10.954    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.078 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    11.078    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564     4.959    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.934ns  (logic 3.136ns (28.682%)  route 7.798ns (71.318%))
  Logic Levels:           11  (LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.907    10.782    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152    10.934 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    10.934    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564     4.959    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.906ns  (logic 3.108ns (28.499%)  route 7.798ns (71.501%))
  Logic Levels:           11  (LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.907    10.782    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.906 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.906    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564     4.959    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.901ns  (logic 3.134ns (28.751%)  route 7.767ns (71.249%))
  Logic Levels:           11  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.875    10.751    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.150    10.901 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    10.901    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.889ns  (logic 3.134ns (28.780%)  route 7.755ns (71.220%))
  Logic Levels:           11  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.864    10.739    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.150    10.889 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.889    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.875ns  (logic 3.108ns (28.580%)  route 7.767ns (71.420%))
  Logic Levels:           11  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.875    10.751    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.875 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.875    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.863ns  (logic 3.108ns (28.610%)  route 7.755ns (71.390%))
  Logic Levels:           11  (LUT4=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.864    10.739    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.863 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.863    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.681ns  (logic 3.108ns (29.098%)  route 7.573ns (70.902%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 r  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 r  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 r  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.682    10.557    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.681 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.681    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564     4.959    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.610ns  (logic 3.108ns (29.293%)  route 7.502ns (70.707%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 f  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 f  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 f  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.611    10.486    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.610 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.610    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.607ns  (logic 3.108ns (29.301%)  route 7.499ns (70.699%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/CLK
    SLICE_X0Y8           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_640_767_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_640_767_16_16/DPO0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_640_767_16_16/F7.DP/O
                         net (fo=1, routed)           1.038     2.564    mem/disMem/memory_reg_640_767_16_16_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.297     2.861 r  mem/disMem/genblk1.balance_acc[3]_i_296/O
                         net (fo=1, routed)           0.000     2.861    mem/disMem/genblk1.balance_acc[3]_i_296_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     3.106 r  mem/disMem/genblk1.balance_acc_reg[3]_i_231/O
                         net (fo=1, routed)           0.000     3.106    mem/disMem/genblk1.balance_acc_reg[3]_i_231_n_0
    SLICE_X1Y14          MUXF8 (Prop_muxf8_I0_O)      0.104     3.210 r  mem/disMem/genblk1.balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.573     4.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_2
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.316     5.099 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_68/O
                         net (fo=1, routed)           0.786     5.886    dispDriver/encode_R/genblk1.balance_acc[3]_i_68_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.010 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_27/O
                         net (fo=1, routed)           0.774     6.783    dispDriver/encode_R/genblk1.balance_acc[3]_i_27_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.907 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.958     7.866    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.990 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.761     8.751    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.875 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.608    10.483    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.607    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.738ns (36.432%)  route 1.288ns (63.568%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.458     1.981    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I1_O)        0.045     2.026 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.026    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_B/pixclk
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.739ns (36.463%)  route 1.288ns (63.537%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.458     1.981    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I1_O)        0.046     2.027 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     2.027    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_B/pixclk
    SLICE_X26Y58         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.738ns (31.498%)  route 1.605ns (68.502%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.776     2.298    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.045     2.343 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.343    dispDriver/encode_R/TMDS0[3]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.738ns (31.373%)  route 1.614ns (68.627%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.785     2.307    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.352 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.352    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.738ns (31.373%)  route 1.614ns (68.627%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.785     2.307    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.045     2.352 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.352    dispDriver/encode_R/TMDS0[9]
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.354ns  (logic 0.738ns (31.346%)  route 1.616ns (68.654%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.787     2.309    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.354 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.354    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.369ns  (logic 0.738ns (31.147%)  route 1.631ns (68.853%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.802     2.324    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.369 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.369    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.416ns  (logic 0.736ns (30.464%)  route 1.680ns (69.536%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.851     2.373    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.043     2.416 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     2.416    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X43Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.418ns  (logic 0.738ns (30.525%)  route 1.680ns (69.475%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.850     2.373    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.418    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.418ns  (logic 0.738ns (30.525%)  route 1.680ns (69.475%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
    SLICE_X16Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X16Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.206     0.656    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.108     0.764 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.189     0.953    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.215     1.212    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.257 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.220     1.477    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.522 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.850     2.373    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.418 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.418    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C





