
---------- Begin Simulation Statistics ----------
final_tick                               168170034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397011                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706820                       # Number of bytes of host memory used
host_op_rate                                   397803                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.88                       # Real time elapsed on the host
host_tick_rate                              667653208                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168170                       # Number of seconds simulated
sim_ticks                                168170034000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563766                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104323                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113543                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635702                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390255                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.681700                       # CPI: cycles per instruction
system.cpu.discardedOps                        196887                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629109                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485782                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034002                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35175887                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594636                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168170034                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132994147                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       197058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        398436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       894045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          403                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1788578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            407                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       148784                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48264                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127197                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       599824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 599824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44822016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44822016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201388                       # Request fanout histogram
system.membus.respLayer1.occupancy         1898183500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1588708000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       974781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          116426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           356418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          356418                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       537591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2681771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2683113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    220160768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              220265216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          197454                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19044352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1091989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000713                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1091214     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    771      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1091989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5093726000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4470046998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               693042                       # number of demand (read+write) hits
system.l2.demand_hits::total                   693145                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 103                       # number of overall hits
system.l2.overall_hits::.cpu.data              693042                       # number of overall hits
system.l2.overall_hits::total                  693145                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200967                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201390                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data            200967                       # number of overall misses
system.l2.overall_misses::total                201390                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22806957000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22851990000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45033000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22806957000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22851990000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           894009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               894535                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          894009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              894535                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.804183                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.224793                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225134                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.804183                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.224793                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225134                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106460.992908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113486.079804                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113471.324296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106460.992908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113486.079804                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113471.324296                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              148784                       # number of writebacks
system.l2.writebacks::total                    148784                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201388                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201388                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18787473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18824046000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18787473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18824046000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.804183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.224791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.804183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.224791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225131                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86460.992908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93486.293633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93471.537530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86460.992908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93486.293633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93471.537530                       # average overall mshr miss latency
system.l2.replacements                         197454                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       825997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           825997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       825997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       825997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          283                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            229221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                229221                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127197                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14662615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14662615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        356418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            356418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.356876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.356876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115274.849250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115274.849250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12118675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12118675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.356876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.356876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95274.849250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95274.849250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.804183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106460.992908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106460.992908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36573000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36573000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.804183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86460.992908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86460.992908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        463821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            463821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8144342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8144342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       537591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.137223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110401.816457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110401.816457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6668798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6668798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.137220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90402.315367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90402.315367                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4044.624669                       # Cycle average of tags in use
system.l2.tags.total_refs                     1788209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201550                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.872285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.501785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.070157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4016.052726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987457                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14507246                       # Number of tag accesses
system.l2.tags.data_accesses                 14507246                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25723520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25777664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19044352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19044352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       148784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             148784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            321960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152961377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153283337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       321960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           321960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113244622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113244622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113244622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           321960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152961377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            266527959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    297568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    400769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.040552200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              777953                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             280576                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     148784                       # Number of write requests accepted
system.mem_ctrls.readBursts                    402776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   297568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19308                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8378479750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2008075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15908761000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20861.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39611.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   290309                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202583                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                402776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               297568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.937467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.205302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.808784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12183      5.91%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       154810     75.06%     80.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15943      7.73%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3486      1.69%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1577      0.76%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1419      0.69%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1094      0.53%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          974      0.47%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14772      7.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206258                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.243561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.791770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.329865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17193     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           68      0.39%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.221566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.179477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.219721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7624     44.13%     44.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              472      2.73%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7989     46.24%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              339      1.96%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              733      4.24%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               60      0.35%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.21%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17277                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25703360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   74304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19042368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25777664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19044352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168169885000                       # Total gap between requests
system.mem_ctrls.avgGap                     480249.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25649216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19042368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 321959.856415323098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152519538.647414445877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113232824.820621728897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       401930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       297568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27550000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15881211000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3933690188500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32565.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39512.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13219466.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            725195520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            385442970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1419210660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          766943280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13274994720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35768783640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34456212480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86796783270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.125146                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89200658000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5615480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73353896000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            747500880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            397306140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1448320440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          786199860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13274994720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35668736100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34540463040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        86863521180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.521993                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89427621000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5615480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73126933000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8693072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8693072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8693072                       # number of overall hits
system.cpu.icache.overall_hits::total         8693072                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49973000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49973000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49973000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49973000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693598                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693598                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95005.703422                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95005.703422                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95005.703422                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95005.703422                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48921000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48921000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93005.703422                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93005.703422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93005.703422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93005.703422                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8693072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8693072                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49973000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49973000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95005.703422                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95005.703422                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48921000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48921000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93005.703422                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93005.703422                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.978069                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               526                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16527.752852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.978069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387722                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51230897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51230897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51231454                       # number of overall hits
system.cpu.dcache.overall_hits::total        51231454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       922744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         922744                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       930606                       # number of overall misses
system.cpu.dcache.overall_misses::total        930606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44404437000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44404437000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44404437000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44404437000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52153641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52153641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52162060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52162060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017841                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48122.162810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48122.162810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47715.614342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47715.614342                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       825997                       # number of writebacks
system.cpu.dcache.writebacks::total            825997                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32711                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32711                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       890033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       890033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       894009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894009                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39752516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39752516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40165350000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40165350000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017066                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017066                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017139                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017139                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44664.092230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44664.092230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44927.232276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44927.232276                       # average overall mshr miss latency
system.cpu.dcache.replacements                 893753                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40639222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40639222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       536248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        536248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20366376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20366376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41175470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41175470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37979.397592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37979.397592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       533615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       533615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19188675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19188675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35959.774369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35959.774369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10591675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10591675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       386496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       386496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24038061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24038061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62194.850658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62194.850658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30078                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30078                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       356418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       356418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20563841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20563841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57695.854306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57695.854306                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    412834000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    412834000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103831.488934                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103831.488934                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.004020                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52125539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            894009                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.305385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.004020                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105218281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105218281                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168170034000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
