git clone --depth 1 --no-tags https://github.com/catherine499/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/325473815
git clone --depth 1 --no-tags https://github.com/armixz/ALU-Design-and-Development.git f:/verilog_sva_gh_scraper/data/full_repos/329404822
git clone --depth 1 --no-tags https://github.com/sujoyyyy/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328105889
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_z80_template.git f:/verilog_sva_gh_scraper/data/full_repos/330925257
git clone --depth 1 --no-tags https://github.com/imarcher/HIT-digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/322227113
git clone --depth 1 --no-tags https://github.com/suoglu/IR-Transreceiver.git f:/verilog_sva_gh_scraper/data/full_repos/330732285
git clone --depth 1 --no-tags https://github.com/Harshitha172000/IMPLEMENTATION-OF-I2C-AND-SPI-PROTOCOLS.git f:/verilog_sva_gh_scraper/data/full_repos/323871632
git clone --depth 1 --no-tags https://github.com/kuashio/conways-game-of-life.git f:/verilog_sva_gh_scraper/data/full_repos/322473012
git clone --depth 1 --no-tags https://github.com/hit-zblv/iCryptoLab_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/323020476
git clone --depth 1 --no-tags https://github.com/nikhil-feb/Digital-Design-and-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/326211300
git clone --depth 1 --no-tags https://github.com/nietzhuang/2014-CIC-Contest---Serial-Transmitter-and-Data-Arrange-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/329919370
git clone --depth 1 --no-tags https://github.com/Kyp069/zx48.sidi.git f:/verilog_sva_gh_scraper/data/full_repos/322888799
git clone --depth 1 --no-tags https://github.com/Kenchu123/Computer_Architecture_Final.git f:/verilog_sva_gh_scraper/data/full_repos/323632521
git clone --depth 1 --no-tags https://github.com/18520381/Floating_Point_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/324063779
git clone --depth 1 --no-tags https://github.com/andydo111/moded-systolic.git f:/verilog_sva_gh_scraper/data/full_repos/328003163
git clone --depth 1 --no-tags https://github.com/Mike-Rush/mp3_decoder_reliable.git f:/verilog_sva_gh_scraper/data/full_repos/325923279
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_N5_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/324978167
git clone --depth 1 --no-tags https://github.com/Hrier/RISC-V_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/323245573
git clone --depth 1 --no-tags https://github.com/liuzikai/ECE411-RV32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/328656804
git clone --depth 1 --no-tags https://github.com/riscygeek/eater-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/327760960
git clone --depth 1 --no-tags https://github.com/lkpengcs/CS207_Project_AutomaticSellingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/328283687
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_Plus.git f:/verilog_sva_gh_scraper/data/full_repos/325629461
git clone --depth 1 --no-tags https://github.com/nietzhuang/2013-CIC-Contest---Frequency-Analysis-System.git f:/verilog_sva_gh_scraper/data/full_repos/325952602
git clone --depth 1 --no-tags https://github.com/asfdzxcv/verilog_ele-organ.git f:/verilog_sva_gh_scraper/data/full_repos/326714130
git clone --depth 1 --no-tags https://github.com/2bWant2b/HDU_DC_Student_Want.git f:/verilog_sva_gh_scraper/data/full_repos/323017398
git clone --depth 1 --no-tags https://github.com/DA21S321D/led-matrix-fan.git f:/verilog_sva_gh_scraper/data/full_repos/322206066
git clone --depth 1 --no-tags https://github.com/virobot/5-stage-Pipelined-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/328284567
git clone --depth 1 --no-tags https://github.com/nouraan-ahmed/PCI_Target_Device.git f:/verilog_sva_gh_scraper/data/full_repos/328971690
git clone --depth 1 --no-tags https://github.com/liu-hz18/TrivialRISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/328186291
git clone --depth 1 --no-tags https://github.com/kainthpr/linuxcnc_fpga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/323219925
git clone --depth 1 --no-tags https://github.com/Komeiji-Green/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/330360783
git clone --depth 1 --no-tags https://github.com/nguyenhong-hoa/WatchdogTimer.git f:/verilog_sva_gh_scraper/data/full_repos/326752437
git clone --depth 1 --no-tags https://github.com/pyoumg/comsil2_hw.git f:/verilog_sva_gh_scraper/data/full_repos/327189428
git clone --depth 1 --no-tags https://github.com/SoCFPGA-learning/SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/326501340
git clone --depth 1 --no-tags https://github.com/duixiaoji/mutil-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/328177213
git clone --depth 1 --no-tags https://github.com/riscygeek/rv32-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/327601027
git clone --depth 1 --no-tags https://github.com/Salmasherif33/PCI-Target-Device.git f:/verilog_sva_gh_scraper/data/full_repos/329756022
git clone --depth 1 --no-tags https://github.com/flo-schuster/sdram-controller-quartusPrime.git f:/verilog_sva_gh_scraper/data/full_repos/325120512
git clone --depth 1 --no-tags https://github.com/Super-Karl/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/323783173
git clone --depth 1 --no-tags https://github.com/kutukvpavel/ISABusListener.git f:/verilog_sva_gh_scraper/data/full_repos/328314167
git clone --depth 1 --no-tags https://github.com/suoglu/HC-SR04.git f:/verilog_sva_gh_scraper/data/full_repos/330203658
git clone --depth 1 --no-tags https://github.com/MrPenguins/SUSTech-CS202-ComputerOrganization-2021spring.git f:/verilog_sva_gh_scraper/data/full_repos/330862149
git clone --depth 1 --no-tags https://github.com/fatemedbghi/neural_network_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330695199
git clone --depth 1 --no-tags https://github.com/ClubieDong/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/324558794
git clone --depth 1 --no-tags https://github.com/wtfuzz/hyperbus.git f:/verilog_sva_gh_scraper/data/full_repos/323505927
git clone --depth 1 --no-tags https://github.com/Gotg3/ISA_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/325349627
git clone --depth 1 --no-tags https://github.com/Hesse73/Simple-Implementation-of-Image-Convolution-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/324328481
git clone --depth 1 --no-tags https://github.com/Patt-Senior-Design/core-design.git f:/verilog_sva_gh_scraper/data/full_repos/328197057
git clone --depth 1 --no-tags https://github.com/FVGAce/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/325873831
git clone --depth 1 --no-tags https://github.com/travisg/logic.git f:/verilog_sva_gh_scraper/data/full_repos/324916196
git clone --depth 1 --no-tags https://github.com/mhomidi/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/324639340
git clone --depth 1 --no-tags https://github.com/neginkheirmand/LogicalCircuits_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/323948982
git clone --depth 1 --no-tags https://github.com/alaql89/SARO_benchmarks_CAD4Assurance.git f:/verilog_sva_gh_scraper/data/full_repos/322979047
git clone --depth 1 --no-tags https://github.com/Glowman554/VirtualAGC-v.git f:/verilog_sva_gh_scraper/data/full_repos/325096971
git clone --depth 1 --no-tags https://github.com/GradCristi/verilog-prime.git f:/verilog_sva_gh_scraper/data/full_repos/326770689
git clone --depth 1 --no-tags https://github.com/VrajeshPatel20/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322916184
git clone --depth 1 --no-tags https://github.com/pradyumnac26/MISR-Multiple-Input-Signature-Register-.git f:/verilog_sva_gh_scraper/data/full_repos/330126552
git clone --depth 1 --no-tags https://github.com/Salah-M/Depth-First-Search-Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/327944927
git clone --depth 1 --no-tags https://github.com/ParimalaS27/Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab.git f:/verilog_sva_gh_scraper/data/full_repos/327242439
git clone --depth 1 --no-tags https://github.com/cococo2000/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/329924360
git clone --depth 1 --no-tags https://github.com/riasingh12/16-bit-shift-adder.git f:/verilog_sva_gh_scraper/data/full_repos/329729106
git clone --depth 1 --no-tags https://github.com/nr-electronics/FPGA.Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/325042818
git clone --depth 1 --no-tags https://github.com/wh201906/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/325212868
git clone --depth 1 --no-tags https://github.com/mariamhmousa/femtoRV32.git f:/verilog_sva_gh_scraper/data/full_repos/325244383
git clone --depth 1 --no-tags https://github.com/Hanyuezhuohua/toy-tomasulo-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/322821715
git clone --depth 1 --no-tags https://github.com/george-shaw-czx/-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/321909835
git clone --depth 1 --no-tags https://github.com/pan2013e/FPGA-Jack-Frost.git f:/verilog_sva_gh_scraper/data/full_repos/330716866
git clone --depth 1 --no-tags https://github.com/r08922128/CA-2020-Project2.git f:/verilog_sva_gh_scraper/data/full_repos/326189277
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Floating_point_32_bit_adder_sub.git f:/verilog_sva_gh_scraper/data/full_repos/323277390
git clone --depth 1 --no-tags https://github.com/tejakrishna1996/1-3-router-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/328431225
git clone --depth 1 --no-tags https://github.com/abhishek2002228/uart-core.git f:/verilog_sva_gh_scraper/data/full_repos/328719401
git clone --depth 1 --no-tags https://github.com/thesrsakabuvttchi/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/324189361
git clone --depth 1 --no-tags https://github.com/jensdaci/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/325191009
git clone --depth 1 --no-tags https://github.com/Arvind595/Verilog-stuff.git f:/verilog_sva_gh_scraper/data/full_repos/324940759
git clone --depth 1 --no-tags https://github.com/RMolaei/fifo_generator.git f:/verilog_sva_gh_scraper/data/full_repos/324625463
git clone --depth 1 --no-tags https://github.com/yehia2000000/Usart-hardware-implementation-.git f:/verilog_sva_gh_scraper/data/full_repos/325995839
git clone --depth 1 --no-tags https://github.com/DimiLaprog/3-Bit-ALU-With-Overflow-Bit.git f:/verilog_sva_gh_scraper/data/full_repos/329991206
git clone --depth 1 --no-tags https://github.com/udithhaputhanthri/FPGA-Multicore-Matrix-Multiplication-Sem5.git f:/verilog_sva_gh_scraper/data/full_repos/329796923
git clone --depth 1 --no-tags https://github.com/mukulgarg015/VGA-Game-Design-using-Verilog-on-Basys-3-FPGA-Board.git f:/verilog_sva_gh_scraper/data/full_repos/324781421
git clone --depth 1 --no-tags https://github.com/CapSylar/65C02-SBC.git f:/verilog_sva_gh_scraper/data/full_repos/326139910
git clone --depth 1 --no-tags https://github.com/yasnakateb/SdramController.git f:/verilog_sva_gh_scraper/data/full_repos/324997458
git clone --depth 1 --no-tags https://github.com/alanswx/Arcade-TempestFromBZ_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/325578717
git clone --depth 1 --no-tags https://github.com/ianjchadwick/FPGA-pseudo-terminal.git f:/verilog_sva_gh_scraper/data/full_repos/325398721
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ADCTest_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/326018849
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/parking_system.git f:/verilog_sva_gh_scraper/data/full_repos/326092618
git clone --depth 1 --no-tags https://github.com/scott306lr/pikachu_volleyball.git f:/verilog_sva_gh_scraper/data/full_repos/323601301
git clone --depth 1 --no-tags https://github.com/mostafasamir9/PCI-SLAVE.git f:/verilog_sva_gh_scraper/data/full_repos/323427960
git clone --depth 1 --no-tags https://github.com/AdityaNG/Parallel-Prefix-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/323369124
git clone --depth 1 --no-tags https://github.com/SH-Hattrick/NJUTyping-game.git f:/verilog_sva_gh_scraper/data/full_repos/324914298
git clone --depth 1 --no-tags https://github.com/dhruvshah0208/FPGA-Neuro-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/330386685
git clone --depth 1 --no-tags https://github.com/Genj1Kai/ECE385-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/328923870
git clone --depth 1 --no-tags https://github.com/BasmalaMagdy/PCI-Target-Device.git f:/verilog_sva_gh_scraper/data/full_repos/330755608
git clone --depth 1 --no-tags https://github.com/Rahg29/Hardware-Security.git f:/verilog_sva_gh_scraper/data/full_repos/326704973
git clone --depth 1 --no-tags https://github.com/G-pacman/CORDIC-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/327111014
git clone --depth 1 --no-tags https://github.com/zli87/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/325420352
git clone --depth 1 --no-tags https://github.com/erictaur/Component-Labeler.git f:/verilog_sva_gh_scraper/data/full_repos/329200237
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_Chameleon_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/325315691
git clone --depth 1 --no-tags https://github.com/erfanshayegani/wlan802.11a_scrambler_descrambler_V.git f:/verilog_sva_gh_scraper/data/full_repos/326808920
git clone --depth 1 --no-tags https://github.com/zhuyh128/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/328614370
git clone --depth 1 --no-tags https://github.com/WrathofBhuvan11/32bit_risc_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330558343
