
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003578                       # Number of seconds simulated
sim_ticks                                  3577979679                       # Number of ticks simulated
final_tick                               530544342864                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63858                       # Simulator instruction rate (inst/s)
host_op_rate                                    80760                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 113216                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892492                       # Number of bytes of host memory used
host_seconds                                 31603.15                       # Real time elapsed on the host
sim_insts                                  2018110754                       # Number of instructions simulated
sim_ops                                    2552263193                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       195200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        54016                       # Number of bytes read from this memory
system.physmem.bytes_read::total               252928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121088                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1976                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             946                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  946                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       500841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54555928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       536616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15096788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70690172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       500841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       536616                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1037457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33842562                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33842562                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33842562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       500841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54555928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       536616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15096788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104532735                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8580288                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120321                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536437                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1284523                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1211969                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327801                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9172                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3125041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17290059                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120321                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1539770                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3798646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1144136                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        627563                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1530168                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8476785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.519513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4678139     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334226      3.94%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269215      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          652871      7.70%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          175769      2.07%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228192      2.69%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166196      1.96%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92531      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1879646     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8476785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363662                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.015091                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3270761                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       608633                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3651826                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24616                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        920947                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532119                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4634                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20656554                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        920947                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3511789                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         134262                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       121437                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3429801                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358547                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19920378                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2881                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        147863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111821                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          230                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27891318                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92971228                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92971228                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10822008                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4073                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2304                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           984971                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1858686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14769                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       346556                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18833204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3933                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14940499                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29974                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6524688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19956137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          629                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8476785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762520                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2937597     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1816866     21.43%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1214015     14.32%     70.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885226     10.44%     80.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755191      8.91%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394788      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338002      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63591      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71509      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8476785                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87580     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17847     14.51%     85.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17535     14.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12450202     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212498      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483943      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792203      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14940499                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741258                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122962                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38510715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25361894                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14558888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15063461                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56497                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735328                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       242235                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        920947                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58356                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8174                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18837137                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1858686                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944850                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2281                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247574                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14702452                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392042                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238043                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164210                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074253                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772168                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713515                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14568729                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14558888                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9483785                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26773083                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696783                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354228                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6556504                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213969                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7555838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138067                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2931514     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2096041     27.74%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851675     11.27%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480588      6.36%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392753      5.20%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160170      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190883      2.53%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95287      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356927      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7555838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356927                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26036155                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38596037                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 103503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858029                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858029                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165462                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165462                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66137323                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20127838                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19068160                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8580288                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3185742                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2599782                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213500                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1344352                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1242507                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          341963                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9503                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3183084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17504989                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3185742                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1584470                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3884494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133112                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        521698                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1569076                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       101005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8506269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4621775     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257013      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479215      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          477714      5.62%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          296183      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235467      2.77%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148654      1.75%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137774      1.62%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1852474     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8506269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371286                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040140                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3319279                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       515803                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3731503                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22912                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        916768                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536484                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20991433                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        916768                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3560262                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99339                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        86000                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3508755                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335141                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20241880                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        139369                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28430444                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94430983                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94430983                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17543481                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10886963                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3569                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           938513                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1872107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       954596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12293                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       388598                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19069571                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15176004                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30048                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6462488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19785048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8506269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2897457     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1838618     21.61%     55.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1256315     14.77%     70.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       800098      9.41%     79.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       836789      9.84%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       407802      4.79%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       320864      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73496      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74830      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8506269                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95158     72.91%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17919     13.73%     86.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17437     13.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12696212     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203670      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1728      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1470145      9.69%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804249      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15176004                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768706                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130514                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008600                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39018839                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25535555                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14828296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15306518                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47897                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728114                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229853                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        916768                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50943                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9024                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19073027                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1872107                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       954596                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252111                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14975527                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1402912                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       200477                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2189797                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2123375                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786885                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745341                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14832879                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14828296                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9453346                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27120736                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728182                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348565                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10218092                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12582037                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6491046                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215867                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7589501                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147973                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2867136     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2130478     28.07%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       884305     11.65%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       442266      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       441563      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179998      2.37%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181848      2.40%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96435      1.27%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       365472      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7589501                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10218092                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12582037                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1868736                       # Number of memory references committed
system.switch_cpus1.commit.loads              1143993                       # Number of loads committed
system.switch_cpus1.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1816215                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11335449                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259578                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       365472                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26297112                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39063583                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  74019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10218092                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12582037                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10218092                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839715                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839715                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190880                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190880                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67273382                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20601788                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19288256                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3456                       # number of misc regfile writes
system.l2.replacements                           1976                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1130875                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34744                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.548785                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2178.567992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.957412                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    770.759199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.970597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    191.469540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16828.841079                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12764.434181                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.066485                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005843                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.513575                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.389540                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5731                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3511                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9242                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3265                       # number of Writeback hits
system.l2.Writeback_hits::total                  3265                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5731                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3511                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9242                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5731                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3511                       # number of overall hits
system.l2.overall_hits::total                    9242                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          422                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1976                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          422                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1976                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1525                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          422                       # number of overall misses
system.l2.overall_misses::total                  1976                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       573021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     68498077                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       573313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     19770043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        89414454                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       573021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     68498077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       573313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     19770043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         89414454                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       573021                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     68498077                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       573313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     19770043                       # number of overall miss cycles
system.l2.overall_miss_latency::total        89414454                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11218                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3265                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3265                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11218                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11218                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.210171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.107297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176145                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.210171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.107297                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176145                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.210171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.107297                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176145                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40930.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44916.771803                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38220.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46848.443128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45250.229757                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40930.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44916.771803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38220.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46848.443128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45250.229757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40930.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44916.771803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38220.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46848.443128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45250.229757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  946                       # number of writebacks
system.l2.writebacks::total                       946                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1976                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1976                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       494138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     59682863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       486110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17326859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     77989970                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       494138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     59682863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       486110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17326859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77989970                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       494138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     59682863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       486110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17326859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77989970                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.210171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.107297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176145                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.210171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.107297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.210171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.107297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176145                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35295.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39136.303607                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32407.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41058.907583                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39468.608300                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35295.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39136.303607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 32407.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41058.907583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39468.608300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35295.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39136.303607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 32407.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41058.907583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39468.608300                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957389                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001537769                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015166.537223                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957389                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1530152                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1530152                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1530152                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1530152                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1530152                       # number of overall hits
system.cpu0.icache.overall_hits::total        1530152                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       723551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       723551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       723551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       723551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       723551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       723551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1530168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1530168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1530168                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1530168                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1530168                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1530168                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45221.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45221.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45221.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45221.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       604980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       604980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       604980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       604980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       604980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       604980                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43212.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43212.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7256                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720679                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7512                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21927.672923                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.441318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.558682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872818                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127182                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057058                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057058                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2175                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756368                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756368                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756368                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756368                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15704                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15704                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15704                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15704                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15704                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    461201710                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    461201710                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    461201710                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    461201710                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    461201710                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    461201710                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772072                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014639                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014639                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008862                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008862                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29368.422695                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29368.422695                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29368.422695                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29368.422695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29368.422695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29368.422695                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2179                       # number of writebacks
system.cpu0.dcache.writebacks::total             2179                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8448                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8448                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8448                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8448                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7256                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7256                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7256                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7256                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    117634174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    117634174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    117634174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    117634174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    117634174                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    117634174                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16211.986494                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16211.986494                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16211.986494                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16211.986494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16211.986494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16211.986494                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970571                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999469367                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154028.808190                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970571                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023991                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743543                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1569058                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1569058                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1569058                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1569058                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1569058                       # number of overall hits
system.cpu1.icache.overall_hits::total        1569058                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       742711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       742711                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       742711                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       742711                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       742711                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       742711                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1569076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1569076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1569076                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1569076                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1569076                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1569076                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41261.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41261.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41261.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41261.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41261.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41261.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       594653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       594653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       594653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       594653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       594653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       594653                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39643.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39643.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3933                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153123067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4189                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36553.608737                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.592315                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.407685                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861689                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138311                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1070568                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1070568                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721345                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791913                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791913                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791913                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10243                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10243                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10243                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    288631638                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    288631638                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    288631638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    288631638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    288631638                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    288631638                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1080811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1080811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1802156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1802156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1802156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1802156                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009477                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005684                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005684                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28178.428000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28178.428000                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28178.428000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28178.428000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28178.428000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28178.428000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1086                       # number of writebacks
system.cpu1.dcache.writebacks::total             1086                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6310                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6310                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6310                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3933                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3933                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3933                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3933                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3933                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     44481291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     44481291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     44481291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     44481291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     44481291                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     44481291                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002182                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002182                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002182                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11309.761251                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11309.761251                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11309.761251                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11309.761251                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11309.761251                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11309.761251                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
