AArch64 LB+addrs
"DpAddrdW Rfe DpAddrdW Rfe"
Cycle=Rfe DpAddrdW Rfe DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfe
{
0:X1=x; 0:X4=y;
1:X1=y; 1:X4=x;
}
 P0                  | P1                  ;
 LDR W0,[X1]         | LDR W0,[X1]         ;
 EOR W2,W0,W0        | EOR W2,W0,W0        ;
 MOV W3,#1           | MOV W3,#1           ;
 STR W3,[X4,W2,SXTW] | STR W3,[X4,W2,SXTW] ;
exists
(0:X0=1 /\ 1:X0=1)
