Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9286c58fec87483bbe853d6c482f93bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot breath_led_tb_behav xil_defaultlib.breath_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'led' [C:/Users/Administrator/Desktop/K7325/DEMO/K702_breath_led/K702_breath_led.srcs/sim_1/new/breath_led_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/K7325/DEMO/K702_breath_led/K702_breath_led.srcs/sources_1/new/breath_led.v" Line 1. Module breath_led(CLOCK_FRQ=1000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.breath_led(CLOCK_FRQ=1000000)
Compiling module xil_defaultlib.breath_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot breath_led_tb_behav
