{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450190525219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450190525223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:42:05 2015 " "Processing started: Tue Dec 15 15:42:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450190525223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450190525223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servo2 -c servo2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off servo2 -c servo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450190525223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450190525631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536456 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450190536456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536459 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536459 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536459 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450190536459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450190536461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo/servo.vhd 9 1 " "Found 9 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-servo_parallel_input_quad_segment " "Found design unit 1: servo-servo_parallel_input_quad_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo-servo_incremental_input_quad_segment " "Found design unit 2: servo-servo_incremental_input_quad_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 servo-servo_parallel_input_double_segment " "Found design unit 3: servo-servo_parallel_input_double_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 servo-servo_incremental_input_double_segment " "Found design unit 4: servo-servo_incremental_input_double_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 servo_parallel_input_quad_segment_cfg " "Found design unit 5: servo_parallel_input_quad_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 servo_incremental_input_quad_segment_cfg " "Found design unit 6: servo_incremental_input_quad_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 servo_parallel_input_double_segment_cfg " "Found design unit 7: servo_parallel_input_double_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 225 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 servo_incremental_input_double_segment_cfg " "Found design unit 8: servo_incremental_input_double_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450190536465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file servo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo2-servo_double_hybrid_input " "Found design unit 1: servo2-servo_double_hybrid_input" {  } { { "servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536467 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo_double_hybrid_input_cfg " "Found design unit 2: servo_double_hybrid_input_cfg" {  } { { "servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536467 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo2 " "Found entity 1: servo2" {  } { { "servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450190536467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file double_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_segment7-digit_double " "Found design unit 1: double_segment7-digit_double" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 double_segment7-counter_double " "Found design unit 2: double_segment7-counter_double" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_double_cfg " "Found design unit 3: digit_double_cfg" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_double_cfg " "Found design unit 4: add_counter_double_cfg" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_double_cfg " "Found design unit 5: sub_counter_double_cfg" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_segment7 " "Found entity 1: double_segment7" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450190536469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servo2 " "Elaborating entity \"servo2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450190536503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo:servo_parallel_input C:servo_parallel_input_double_segment_cfg " "Elaborating entity \"servo\" using architecture \"C:servo_parallel_input_double_segment_cfg\" for hierarchy \"servo:servo_parallel_input\"" {  } { { "servo2.vhd" "servo_parallel_input" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450190536505 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2 servo.vhd(17) " "Using initial value X (don't care) for net \"HEX2\" at servo.vhd(17)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450190536506 "|servo2|servo:servo_parallel_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3 servo.vhd(18) " "Using initial value X (don't care) for net \"HEX3\" at servo.vhd(18)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450190536506 "|servo2|servo:servo_parallel_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm servo:servo_parallel_input\|single_pwm:pwm_1 " "Elaborating entity \"single_pwm\" for hierarchy \"servo:servo_parallel_input\|single_pwm:pwm_1\"" {  } { { "../Servo/servo.vhd" "pwm_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450190536507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "double_segment7 servo:servo_parallel_input\|double_segment7:quad_segment7_1 C:digit_double_cfg " "Elaborating entity \"double_segment7\" using architecture \"C:digit_double_cfg\" for hierarchy \"servo:servo_parallel_input\|double_segment7:quad_segment7_1\"" {  } { { "../Servo/servo.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450190536508 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout double_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at double_segment7.vhd(10)" {  } { { "double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450190536509 "|servo2|servo:servo_parallel_input|double_segment7:quad_segment7_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segment7 servo:servo_parallel_input\|double_segment7:quad_segment7_1\|segment7:LSB_segment7 A:digit_single " "Elaborating entity \"segment7\" using architecture \"A:digit_single\" for hierarchy \"servo:servo_parallel_input\|double_segment7:quad_segment7_1\|segment7:LSB_segment7\"" {  } { { "double_segment7.vhd" "LSB_segment7" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450190536509 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at segment7.vhd(10)" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450190536510 "|servo2|servo:servo_parallel_input|double_segment7:quad_segment7_1|segment7:LSB_segment7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo:servo_incremental_input C:servo_incremental_input_double_segment_cfg " "Elaborating entity \"servo\" using architecture \"C:servo_incremental_input_double_segment_cfg\" for hierarchy \"servo:servo_incremental_input\"" {  } { { "servo2.vhd" "servo_incremental_input" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450190536512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value servo.vhd(199) " "VHDL Process Statement warning at servo.vhd(199): signal \"duty_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450190536513 "|servo2|servo:servo_incremental_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2 servo.vhd(17) " "Using initial value X (don't care) for net \"HEX2\" at servo.vhd(17)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450190536513 "|servo2|servo:servo_incremental_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3 servo.vhd(18) " "Using initial value X (don't care) for net \"HEX3\" at servo.vhd(18)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450190536513 "|servo2|servo:servo_incremental_input"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450190537949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450190538600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450190538600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450190538693 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450190538693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450190538693 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1450190538693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450190538693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450190538725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:42:18 2015 " "Processing ended: Tue Dec 15 15:42:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450190538725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450190538725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450190538725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450190538725 ""}
