// Seed: 2224165040
module module_0 (
    input wire id_0,
    input tri  id_1
);
  logic [7:0] id_3;
  id_4 :
  assert property (@(posedge 1) -1)
  else $signed(56);
  ;
  wire id_5;
  ;
  wire id_6 = {id_6{id_3[-1]}};
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output wor id_14,
    input supply1 id_15,
    input tri id_16,
    input supply1 id_17,
    input tri id_18,
    input wire id_19,
    output tri0 id_20,
    output tri1 id_21,
    input wire id_22,
    input wand id_23,
    input tri id_24,
    input tri id_25,
    output wire id_26,
    output uwire id_27,
    input wor id_28,
    input wor id_29,
    output tri id_30
);
  wire id_32;
  always @(-1'b0 or posedge -1'b0) begin : LABEL_0
    release id_30;
  end
  module_0 modCall_1 (
      id_22,
      id_23
  );
  assign id_27 = 1;
endmodule
