OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       4570.3 u
average displacement        0.3 u
max displacement            8.8 u
original HPWL           65583.9 u
legalized HPWL          69894.9 u
delta HPWL                    7 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 17092 cells, 53 terminals, 15887 edges and 60385 pins.
[INFO DPO-0109] Network stats: inst 17145, edges 15887, pins 60385
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 1295 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 15850 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (97956, 97740)
[INFO DPO-0310] Assigned 15850 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 6.987218e+07.
[INFO DPO-0302] End of matching; objective is 6.986211e+07, improvement is 0.01 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 6.921895e+07.
[INFO DPO-0307] End of global swaps; objective is 6.921895e+07, improvement is 0.92 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 6.891762e+07.
[INFO DPO-0309] End of vertical swaps; objective is 6.891762e+07, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.879244e+07.
[INFO DPO-0305] End of reordering; objective is 6.879244e+07, improvement is 0.18 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 317000 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 317000, swaps 44506, moves 79860 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.848933e+07, Scratch cost 6.786735e+07, Incremental cost 6.786735e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.786735e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.91 percent.
[INFO DPO-0328] End of random improver; improvement is 0.908132 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 7978 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1901 cell flips.
[INFO DPO-0384] End of flipping; objective is 6.773339e+07, improvement is 0.64 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            69894.9 u
Final HPWL               67536.3 u
Delta HPWL                  -3.4 %

[INFO DPL-0020] Mirrored 277 instances
[INFO DPL-0021] HPWL before           67536.3 u
[INFO DPL-0022] HPWL after            67517.7 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_22807_/CLK ^
  61.78
_22807_/CLK ^
  28.01      0.00      33.77


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22809_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.33                           rst_ni (net)
                  0.31    0.10  100.10 ^ input10/A (BUFx2_ASAP7_75t_R)
                 26.32   22.99  123.08 ^ input10/Y (BUFx2_ASAP7_75t_R)
     1    4.95                           net10 (net)
                 26.33    0.30  123.39 ^ _14726_/A (INVx8_ASAP7_75t_R)
                 21.17   16.17  139.56 v _14726_/Y (INVx8_ASAP7_75t_R)
    16   15.56                           _00016_ (net)
                 21.17    0.09  139.65 v _22809_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                139.65   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22809_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.90   48.90   library removal time
                                 48.90   data required time
-----------------------------------------------------------------------------
                                 48.90   data required time
                               -139.65   data arrival time
-----------------------------------------------------------------------------
                                 90.74   slack (MET)


Startpoint: _19562_ (negative level-sensitive latch clocked by clk)
Endpoint: _14443_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19562_/CLK (DLLx1_ASAP7_75t_R)
                 10.82   25.84  525.84 ^ _19562_/Q (DLLx1_ASAP7_75t_R)
     1    0.59                           gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[5].cg_i.en_latch (net)
                 10.82    0.00  525.84 ^ _14443_/C (AND3x1_ASAP7_75t_R)
                                525.84   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14443_/A (AND3x1_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.84   data arrival time
-----------------------------------------------------------------------------
                                 25.84   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22624_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
     1    1.57                           we_a_i (net)
                  0.21    0.07  100.07 v input36/A (BUFx6f_ASAP7_75t_R)
                 23.61   21.84  121.90 v input36/Y (BUFx6f_ASAP7_75t_R)
    18   15.43                           net36 (net)
                 23.66    0.62  122.53 v _22624_/D (DLLx1_ASAP7_75t_R)
                                122.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22624_/CLK (DLLx1_ASAP7_75t_R)
                         -3.67   -3.67   library hold time
                                 -3.67   data required time
-----------------------------------------------------------------------------
                                 -3.67   data required time
                               -122.53   data arrival time
-----------------------------------------------------------------------------
                                126.20   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22812_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.33                           rst_ni (net)
                  0.31    0.10  100.10 ^ input10/A (BUFx2_ASAP7_75t_R)
                 26.32   22.99  123.08 ^ input10/Y (BUFx2_ASAP7_75t_R)
     1    4.95                           net10 (net)
                 26.33    0.30  123.39 ^ _14726_/A (INVx8_ASAP7_75t_R)
                 21.17   16.17  139.56 v _14726_/Y (INVx8_ASAP7_75t_R)
    16   15.56                           _00016_ (net)
                 21.66    1.74  141.30 v _22812_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                141.30   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _22812_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.09 1031.09   library recovery time
                               1031.09   data required time
-----------------------------------------------------------------------------
                               1031.09   data required time
                               -141.30   data arrival time
-----------------------------------------------------------------------------
                                889.79   slack (MET)


Startpoint: _22293_ (negative level-sensitive latch clocked by clk)
Endpoint: _14615_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22293_/CLK (DLLx3_ASAP7_75t_R)
                 65.21   76.42  576.42 v _22293_/Q (DLLx3_ASAP7_75t_R)
    33   23.12                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 65.95    3.88  580.31 v _14615_/B (AND3x1_ASAP7_75t_R)
                                580.31   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14615_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -580.31   data arrival time
-----------------------------------------------------------------------------
                                419.69   slack (MET)


Startpoint: _22820_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19758_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _22820_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                120.31  105.79  105.79 ^ _22820_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   12.10                           _00002_ (net)
                120.31    0.35  106.14 ^ _14729_/A (CKINVDCx20_ASAP7_75t_R)
                 51.57   26.16  132.30 v _14729_/Y (CKINVDCx20_ASAP7_75t_R)
    50   39.39                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                 51.57    0.07  132.38 v load_slew132/A (BUFx24_ASAP7_75t_R)
                 30.17   42.42  174.80 v load_slew132/Y (BUFx24_ASAP7_75t_R)
    67   54.29                           net132 (net)
                 50.19   11.48  186.28 v load_slew131/A (BUFx24_ASAP7_75t_R)
                 26.26   42.80  229.08 v load_slew131/Y (BUFx24_ASAP7_75t_R)
    88   68.18                           net131 (net)
                117.36   35.07  264.14 v load_slew130/A (BUFx24_ASAP7_75t_R)
                 25.93   58.43  322.57 v load_slew130/Y (BUFx24_ASAP7_75t_R)
    72   55.34                           net130 (net)
                 66.73   17.15  339.72 v load_slew129/A (BUFx24_ASAP7_75t_R)
                 29.10   47.84  387.57 v load_slew129/Y (BUFx24_ASAP7_75t_R)
    84   60.31                           net129 (net)
                123.12   38.25  425.82 v _19758_/D (DHLx1_ASAP7_75t_R)
                                425.82   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _19758_/CLK (DHLx1_ASAP7_75t_R)
                        425.82  425.82   time borrowed from endpoint
                                425.82   data required time
-----------------------------------------------------------------------------
                                425.82   data required time
                               -425.82   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -40.61
--------------------------------------------
max time borrow                       459.39
actual time borrow                    425.82
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22812_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.33                           rst_ni (net)
                  0.31    0.10  100.10 ^ input10/A (BUFx2_ASAP7_75t_R)
                 26.32   22.99  123.08 ^ input10/Y (BUFx2_ASAP7_75t_R)
     1    4.95                           net10 (net)
                 26.33    0.30  123.39 ^ _14726_/A (INVx8_ASAP7_75t_R)
                 21.17   16.17  139.56 v _14726_/Y (INVx8_ASAP7_75t_R)
    16   15.56                           _00016_ (net)
                 21.66    1.74  141.30 v _22812_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                141.30   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _22812_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.09 1031.09   library recovery time
                               1031.09   data required time
-----------------------------------------------------------------------------
                               1031.09   data required time
                               -141.30   data arrival time
-----------------------------------------------------------------------------
                                889.79   slack (MET)


Startpoint: _22293_ (negative level-sensitive latch clocked by clk)
Endpoint: _14615_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22293_/CLK (DLLx3_ASAP7_75t_R)
                 65.21   76.42  576.42 v _22293_/Q (DLLx3_ASAP7_75t_R)
    33   23.12                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 65.95    3.88  580.31 v _14615_/B (AND3x1_ASAP7_75t_R)
                                580.31   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14615_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -580.31   data arrival time
-----------------------------------------------------------------------------
                                419.69   slack (MET)


Startpoint: _22820_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19758_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _22820_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                120.31  105.79  105.79 ^ _22820_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   12.10                           _00002_ (net)
                120.31    0.35  106.14 ^ _14729_/A (CKINVDCx20_ASAP7_75t_R)
                 51.57   26.16  132.30 v _14729_/Y (CKINVDCx20_ASAP7_75t_R)
    50   39.39                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                 51.57    0.07  132.38 v load_slew132/A (BUFx24_ASAP7_75t_R)
                 30.17   42.42  174.80 v load_slew132/Y (BUFx24_ASAP7_75t_R)
    67   54.29                           net132 (net)
                 50.19   11.48  186.28 v load_slew131/A (BUFx24_ASAP7_75t_R)
                 26.26   42.80  229.08 v load_slew131/Y (BUFx24_ASAP7_75t_R)
    88   68.18                           net131 (net)
                117.36   35.07  264.14 v load_slew130/A (BUFx24_ASAP7_75t_R)
                 25.93   58.43  322.57 v load_slew130/Y (BUFx24_ASAP7_75t_R)
    72   55.34                           net130 (net)
                 66.73   17.15  339.72 v load_slew129/A (BUFx24_ASAP7_75t_R)
                 29.10   47.84  387.57 v load_slew129/Y (BUFx24_ASAP7_75t_R)
    84   60.31                           net129 (net)
                123.12   38.25  425.82 v _19758_/D (DHLx1_ASAP7_75t_R)
                                425.82   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _19758_/CLK (DHLx1_ASAP7_75t_R)
                        425.82  425.82   time borrowed from endpoint
                                425.82   data required time
-----------------------------------------------------------------------------
                                425.82   data required time
                               -425.82   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -40.61
--------------------------------------------
max time borrow                       459.39
actual time borrow                    425.82
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
119.9675064086914

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3749

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
33.951393127441406

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7368

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
425.8197

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.62e-03   1.61e-04   1.25e-06   5.78e-03  63.4%
Combinational          7.91e-04   2.55e-03   1.28e-06   3.34e-03  36.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.41e-03   2.71e-03   2.53e-06   9.12e-03 100.0%
                          70.3%      29.7%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 2890 u^2 32% utilization.

Elapsed time: 0:20.82[h:]min:sec. CPU time: user 20.73 sys 0.08 (99%). Peak memory: 328232KB.
