// Seed: 586265009
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    input tri1 id_6
    , id_15,
    input tri0 id_7,
    input wand id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input supply0 id_13
);
  logic id_16;
endmodule
module module_1 #(
    parameter id_10 = 32'd27,
    parameter id_11 = 32'd65,
    parameter id_13 = 32'd59,
    parameter id_4  = 32'd36,
    parameter id_5  = 32'd32
) (
    output supply1 id_0,
    output tri id_1,
    output uwire id_2,
    output tri1 id_3,
    input uwire _id_4,
    output tri0 _id_5,
    input wand id_6,
    output uwire id_7[id_4 : id_13],
    input tri id_8,
    input tri1 id_9,
    input wand _id_10,
    input supply1 _id_11[id_10 : -1 'b0],
    output wand id_12,
    input tri0 _id_13,
    input tri0 id_14
);
  wire [-1  ? "" &&  1 : id_11 : -1] id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_1,
      id_3,
      id_14,
      id_9,
      id_9,
      id_9,
      id_6,
      id_8,
      id_14,
      id_0,
      id_6,
      id_8
  );
  assign modCall_1.id_8 = 0;
  parameter id_19 = -1;
  assign id_12 = -1;
  logic id_20;
  wire id_21, id_22[id_5 : ( 'b0 )], id_23;
endmodule
