#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfd16e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfd1360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xff7730 .functor NOT 1, L_0x1021940, C4<0>, C4<0>, C4<0>;
L_0x10211c0 .functor XOR 2, L_0x1021650, L_0x10216f0, C4<00>, C4<00>;
L_0x1021830 .functor XOR 2, L_0x10211c0, L_0x1021790, C4<00>, C4<00>;
v0x101ea20_0 .net "Y2_dut", 0 0, L_0x1020a80;  1 drivers
v0x101eae0_0 .net "Y2_ref", 0 0, L_0xfeac10;  1 drivers
v0x101eb80_0 .net "Y4_dut", 0 0, L_0x10213d0;  1 drivers
v0x101ec50_0 .net "Y4_ref", 0 0, L_0x1020100;  1 drivers
v0x101ed20_0 .net *"_ivl_10", 1 0, L_0x1021790;  1 drivers
v0x101ee10_0 .net *"_ivl_12", 1 0, L_0x1021830;  1 drivers
v0x101eeb0_0 .net *"_ivl_2", 1 0, L_0x10215b0;  1 drivers
v0x101ef70_0 .net *"_ivl_4", 1 0, L_0x1021650;  1 drivers
v0x101f050_0 .net *"_ivl_6", 1 0, L_0x10216f0;  1 drivers
v0x101f130_0 .net *"_ivl_8", 1 0, L_0x10211c0;  1 drivers
v0x101f210_0 .var "clk", 0 0;
v0x101f2b0_0 .var/2u "stats1", 223 0;
v0x101f370_0 .var/2u "strobe", 0 0;
v0x101f430_0 .net "tb_match", 0 0, L_0x1021940;  1 drivers
v0x101f500_0 .net "tb_mismatch", 0 0, L_0xff7730;  1 drivers
v0x101f5a0_0 .net "w", 0 0, v0x101cf60_0;  1 drivers
v0x101f640_0 .net "y", 6 1, v0x101d000_0;  1 drivers
L_0x10215b0 .concat [ 1 1 0 0], L_0x1020100, L_0xfeac10;
L_0x1021650 .concat [ 1 1 0 0], L_0x1020100, L_0xfeac10;
L_0x10216f0 .concat [ 1 1 0 0], L_0x10213d0, L_0x1020a80;
L_0x1021790 .concat [ 1 1 0 0], L_0x1020100, L_0xfeac10;
L_0x1021940 .cmp/eeq 2, L_0x10215b0, L_0x1021830;
S_0xfe9f40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xfd1360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0xfd5a50 .functor NOT 1, v0x101cf60_0, C4<0>, C4<0>, C4<0>;
L_0xfeac10 .functor AND 1, L_0x101f860, L_0xfd5a50, C4<1>, C4<1>;
L_0xff77a0 .functor OR 1, L_0x101fa50, L_0x101faf0, C4<0>, C4<0>;
L_0x101fd00 .functor OR 1, L_0xff77a0, L_0x101fc30, C4<0>, C4<0>;
L_0x101fff0 .functor OR 1, L_0x101fd00, L_0x101fe40, C4<0>, C4<0>;
L_0x1020100 .functor AND 1, L_0x101fff0, v0x101cf60_0, C4<1>, C4<1>;
v0xff78a0_0 .net "Y2", 0 0, L_0xfeac10;  alias, 1 drivers
v0xff7940_0 .net "Y4", 0 0, L_0x1020100;  alias, 1 drivers
v0xfd5b60_0 .net *"_ivl_1", 0 0, L_0x101f860;  1 drivers
v0xfd5c30_0 .net *"_ivl_10", 0 0, L_0xff77a0;  1 drivers
v0x101bf70_0 .net *"_ivl_13", 0 0, L_0x101fc30;  1 drivers
v0x101c0a0_0 .net *"_ivl_14", 0 0, L_0x101fd00;  1 drivers
v0x101c180_0 .net *"_ivl_17", 0 0, L_0x101fe40;  1 drivers
v0x101c260_0 .net *"_ivl_18", 0 0, L_0x101fff0;  1 drivers
v0x101c340_0 .net *"_ivl_2", 0 0, L_0xfd5a50;  1 drivers
v0x101c4b0_0 .net *"_ivl_7", 0 0, L_0x101fa50;  1 drivers
v0x101c590_0 .net *"_ivl_9", 0 0, L_0x101faf0;  1 drivers
v0x101c670_0 .net "w", 0 0, v0x101cf60_0;  alias, 1 drivers
v0x101c730_0 .net "y", 6 1, v0x101d000_0;  alias, 1 drivers
L_0x101f860 .part v0x101d000_0, 0, 1;
L_0x101fa50 .part v0x101d000_0, 1, 1;
L_0x101faf0 .part v0x101d000_0, 2, 1;
L_0x101fc30 .part v0x101d000_0, 4, 1;
L_0x101fe40 .part v0x101d000_0, 5, 1;
S_0x101c890 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xfd1360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x101caf0_0 .net "clk", 0 0, v0x101f210_0;  1 drivers
v0x101cbd0_0 .var/2s "errored1", 31 0;
v0x101ccb0_0 .var/2s "onehot_error", 31 0;
v0x101cd70_0 .net "tb_match", 0 0, L_0x1021940;  alias, 1 drivers
v0x101ce30_0 .var/2s "temp", 31 0;
v0x101cf60_0 .var "w", 0 0;
v0x101d000_0 .var "y", 6 1;
E_0xfe4230/0 .event negedge, v0x101caf0_0;
E_0xfe4230/1 .event posedge, v0x101caf0_0;
E_0xfe4230 .event/or E_0xfe4230/0, E_0xfe4230/1;
S_0x101d100 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xfd1360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x10202f0 .functor NOT 1, v0x101cf60_0, C4<0>, C4<0>, C4<0>;
L_0x1020360 .functor AND 1, L_0x1020250, L_0x10202f0, C4<1>, C4<1>;
L_0x1020510 .functor AND 1, L_0x1020470, v0x101cf60_0, C4<1>, C4<1>;
L_0x10205d0 .functor OR 1, L_0x1020360, L_0x1020510, C4<0>, C4<0>;
L_0x10207b0 .functor NOT 1, v0x101cf60_0, C4<0>, C4<0>, C4<0>;
L_0x1020930 .functor AND 1, L_0x1020710, L_0x10207b0, C4<1>, C4<1>;
L_0x1020a80 .functor OR 1, L_0x10205d0, L_0x1020930, C4<0>, C4<0>;
L_0x1020cb0 .functor NOT 1, v0x101cf60_0, C4<0>, C4<0>, C4<0>;
L_0x1020d70 .functor AND 1, L_0x1020be0, L_0x1020cb0, C4<1>, C4<1>;
L_0x1020f20 .functor NOT 1, v0x101cf60_0, C4<0>, C4<0>, C4<0>;
L_0x1020ff0 .functor AND 1, L_0x1020e80, L_0x1020f20, C4<1>, C4<1>;
L_0x10210b0 .functor OR 1, L_0x1020d70, L_0x1020ff0, C4<0>, C4<0>;
L_0x1021310 .functor AND 1, L_0x1021230, v0x101cf60_0, C4<1>, C4<1>;
L_0x10213d0 .functor OR 1, L_0x10210b0, L_0x1021310, C4<0>, C4<0>;
v0x101d3a0_0 .net "Y2", 0 0, L_0x1020a80;  alias, 1 drivers
v0x101d460_0 .net "Y4", 0 0, L_0x10213d0;  alias, 1 drivers
v0x101d520_0 .net *"_ivl_1", 0 0, L_0x1020250;  1 drivers
v0x101d610_0 .net *"_ivl_10", 0 0, L_0x10205d0;  1 drivers
v0x101d6f0_0 .net *"_ivl_13", 0 0, L_0x1020710;  1 drivers
v0x101d820_0 .net *"_ivl_14", 0 0, L_0x10207b0;  1 drivers
v0x101d900_0 .net *"_ivl_16", 0 0, L_0x1020930;  1 drivers
v0x101d9e0_0 .net *"_ivl_2", 0 0, L_0x10202f0;  1 drivers
v0x101dac0_0 .net *"_ivl_21", 0 0, L_0x1020be0;  1 drivers
v0x101dc30_0 .net *"_ivl_22", 0 0, L_0x1020cb0;  1 drivers
v0x101dd10_0 .net *"_ivl_24", 0 0, L_0x1020d70;  1 drivers
v0x101ddf0_0 .net *"_ivl_27", 0 0, L_0x1020e80;  1 drivers
v0x101ded0_0 .net *"_ivl_28", 0 0, L_0x1020f20;  1 drivers
v0x101dfb0_0 .net *"_ivl_30", 0 0, L_0x1020ff0;  1 drivers
v0x101e090_0 .net *"_ivl_32", 0 0, L_0x10210b0;  1 drivers
v0x101e170_0 .net *"_ivl_35", 0 0, L_0x1021230;  1 drivers
v0x101e250_0 .net *"_ivl_36", 0 0, L_0x1021310;  1 drivers
v0x101e330_0 .net *"_ivl_4", 0 0, L_0x1020360;  1 drivers
v0x101e410_0 .net *"_ivl_7", 0 0, L_0x1020470;  1 drivers
v0x101e4f0_0 .net *"_ivl_8", 0 0, L_0x1020510;  1 drivers
v0x101e5d0_0 .net "w", 0 0, v0x101cf60_0;  alias, 1 drivers
v0x101e670_0 .net "y", 6 1, v0x101d000_0;  alias, 1 drivers
L_0x1020250 .part v0x101d000_0, 0, 1;
L_0x1020470 .part v0x101d000_0, 3, 1;
L_0x1020710 .part v0x101d000_0, 4, 1;
L_0x1020be0 .part v0x101d000_0, 1, 1;
L_0x1020e80 .part v0x101d000_0, 2, 1;
L_0x1021230 .part v0x101d000_0, 5, 1;
S_0x101e800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xfd1360;
 .timescale -12 -12;
E_0xfe3d80 .event anyedge, v0x101f370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x101f370_0;
    %nor/r;
    %assign/vec4 v0x101f370_0, 0;
    %wait E_0xfe3d80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x101c890;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x101cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x101ccb0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x101c890;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfe4230;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x101d000_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x101cf60_0, 0;
    %load/vec4 v0x101cd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101ccb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x101ccb0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x101cbd0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfe4230;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x101ce30_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x101ce30_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x101ce30_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x101ce30_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x101ce30_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x101ce30_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x101d000_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x101cf60_0, 0;
    %load/vec4 v0x101cd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101cbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x101cbd0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x101ccb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x101cbd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x101ccb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x101cbd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xfd1360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101f370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xfd1360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x101f210_0;
    %inv;
    %store/vec4 v0x101f210_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xfd1360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x101caf0_0, v0x101f500_0, v0x101f640_0, v0x101f5a0_0, v0x101eae0_0, v0x101ea20_0, v0x101ec50_0, v0x101eb80_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xfd1360;
T_6 ;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xfd1360;
T_7 ;
    %wait E_0xfe4230;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101f2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
    %load/vec4 v0x101f430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101f2b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x101eae0_0;
    %load/vec4 v0x101eae0_0;
    %load/vec4 v0x101ea20_0;
    %xor;
    %load/vec4 v0x101eae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x101ec50_0;
    %load/vec4 v0x101ec50_0;
    %load/vec4 v0x101eb80_0;
    %xor;
    %load/vec4 v0x101ec50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x101f2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101f2b0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q6c/iter0/response15/top_module.sv";
