Bellas, N., Hajj, I., and Polychronopoulos, C. 1999. An analytical, transistor-level energy model for sram-based caches. In Proceedings of the 1999 IEEE International Symposium on Circuit and Systems. 198--201.
Luca Benini , Giovanni De Micheli , Enrico Macii , Massimo Poncino , Stefano Quer, System-level power optimization of special purpose applications: the beach solution, Proceedings of the 1997 international symposium on Low power electronics and design, p.24-29, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263277]
L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
L. Benini , A. Bogliolo , G. A. Paleologo , G. De Micheli, Policy optimization for dynamic power management, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.6, p.813-833, November 2006[doi>10.1109/43.766730]
L. Benini , A. Macii , E. Macii , M. Poncino , R. Scarsi, Synthesis of low-overhead interfaces for power-efficient communication over wide buses, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.128-133, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309898]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. 1997. The SimpleScalar tool set, version 2.0. University of Wisconsin, Computer Sciences Technical Report 1342.
Naehyuck Chang , Kwanho Kim , Jinsung Cho, Bus encoding for low-power high-performance memory systems, Proceedings of the 37th Annual Design Automation Conference, p.800-805, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337778]
Naehyuck Chang , Kwanho Kim , Hyung Gyu Lee, Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI, Proceedings of the 2000 international symposium on Low power electronics and design, p.185-190, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344576]
You-Sung Chang , Bong-Il Park , Chong-Min Kyung, Conforming inverted data store for low power memory, Proceedings of the 1999 international symposium on Low power electronics and design, p.91-93, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313871]
Yu Chen , Mary Jane Irwin, Architectural-level power estimation for system-on-a-chip, The Pennsylvania State University, 1999
Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for DRAM address bus (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.250-252, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344616]
Cirrus. 2001. EP7312 Datasheet. Cirrus Logic, http://www.cirrus.com.
Sari L. Coumeri , Donald E. Thomas, Memory modeling for system synthesis, Proceedings of the 1998 international symposium on Low power electronics and design, p.179-184, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280885]
Edwin de Angel , Earl E. Swartzlander, Jr., Survey of low power techniques for ROMs, Proceedings of the 1997 international symposium on Low power electronics and design, p.7-11, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263274]
Evans, R. J. and Franzon, P. D. 1995. Energy consumption modeling and optimization for SRAM's. IEEE J. Solid-State Circuits 30, 5 (May), 571--579.
Xiaobo Fan , Carla Ellis , Alvin Lebeck, Memory controller policies for DRAM power management, Proceedings of the 2001 international symposium on Low power electronics and design, p.129-134, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383118]
Keith I. Farkas , Jason Flinn , Godmar Back , Dirk Grunwald , Jennifer M. Anderson, Quantifying the energy consumption of a pocket computer and a Java virtual machine, Proceedings of the 2000 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.252-263, June 18-21, 2000, Santa Clara, California, USA[doi>10.1145/339331.339421]
Jason Flinn , M. Satyanarayanan, PowerScope: A Tool for Profiling the Energy Usage of Mobile Applications, Proceedings of the Second IEEE Workshop on Mobile Computer Systems and Applications, p.2, February 25-26, 1999
Patrick Hicks , Matthew Walnock , Robert Michael Owens, Analysis of power consumption in memory hierarchies, Proceedings of the 1997 international symposium on Low power electronics and design, p.239-242, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263342]
Intel. 1998. Intel 440BX AGPSet: 82443BX Host Bridge/Controller Datasheet. Intel, http://www.intel.com.
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Ko, U. and Balsara, P. T. 1995. Characterization and design of a low-power high-performance cache architecture. In Proceedings of International Symposium on VLSI Technology, Systems and Applications. 235--238.
Seiji Miura , Kazushige Ayukawa , Takao Watanabe, A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU, Proceedings of the 2001 international symposium on Low power electronics and design, p.358-363, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383183]
Motorola. 1998. MPC860 PowerQUICC User's Manual. Motorola, http://www.mot.com.
K. Ogawa , M. Kohno , F. Kitamura, PASTEL: a parameterized memory characterization system, Proceedings of the conference on Design, automation and test in Europe, p.15-21, February 23-26, 1998, Le Palais des Congrés de Paris, France
Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, Proceedings of the International Conference on Computer Design, p.328, October 05-05, 1998
Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.140-145, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309902]
Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.867-872, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310090]
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Joerg Vollrath , Markus Huebl , Ernst Stahl, Power Analysis of DRAMs, Proceedings of the 7th Asian Test Symposium, p.334, December 02-04, 1998
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
