// Seed: 269584608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri id_1;
  assign id_1 = 1'h0;
  assign {id_3 + 1, id_4} = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd94,
    parameter id_4 = 32'd16
) (
    input  wire id_0,
    input  tri  id_1,
    output wor  id_2,
    input  tri1 _id_3,
    output tri0 _id_4,
    input  tri  id_5,
    input  tri  id_6,
    output wire id_7,
    output tri0 id_8
);
  logic [-1 'b0 : id_4] id_10;
  parameter id_11 = 1;
  logic [7:0] id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_13[id_3] = "";
  final $signed(39);
  ;
endmodule
