{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 15:08:03 2018 " "Info: Processing started: Fri Jan 05 15:08:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aluofwb -c aluofwb --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aluofwb -c aluofwb --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[7\] " "Warning: Node \"k1\[7\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[7\] " "Warning: Node \"k2\[7\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[6\] " "Warning: Node \"k2\[6\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[6\] " "Warning: Node \"k1\[6\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[5\] " "Warning: Node \"k2\[5\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[5\] " "Warning: Node \"k1\[5\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[4\] " "Warning: Node \"k2\[4\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[4\] " "Warning: Node \"k1\[4\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[3\] " "Warning: Node \"k2\[3\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[3\] " "Warning: Node \"k1\[3\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[2\] " "Warning: Node \"k2\[2\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[2\] " "Warning: Node \"k1\[2\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[1\] " "Warning: Node \"k2\[1\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[1\] " "Warning: Node \"k1\[1\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[0\] " "Warning: Node \"k2\[0\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[0\] " "Warning: Node \"k1\[0\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k3\[8\] " "Warning: Node \"k3\[8\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "m " "Info: Assuming node \"m\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process_0~5 " "Info: Detected gated clock \"process_0~5\" as buffer" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "c~2 " "Info: Detected gated clock \"c~2\" as buffer" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "c~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[2\] register k2\[3\] register k3\[8\] 216.97 MHz 4.609 ns Internal " "Info: Clock \"s\[2\]\" has Internal fmax of 216.97 MHz between source register \"k2\[3\]\" and destination register \"k3\[8\]\" (period= 4.609 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.531 ns + Longest register register " "Info: + Longest register to register delay is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[3\] 1 REG LC_X19_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.564 ns) 2.436 ns Add0~11 2 COMB LC_X24_Y11_N3 1 " "Info: 2: + IC(1.872 ns) + CELL(0.564 ns) = 2.436 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; COMB Node = 'Add0~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { k2[3] Add0~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.614 ns Add0~9 3 COMB LC_X24_Y11_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.614 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~11 Add0~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.235 ns Add0~0 4 COMB LC_X24_Y11_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.235 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~9 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.531 ns k3\[8\] 5 REG LC_X24_Y11_N9 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.531 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 41.83 % ) " "Info: Total cell delay = 1.477 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.054 ns ( 58.17 % ) " "Info: Total interconnect delay = 2.054 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.240 ns - Smallest " "Info: - Smallest clock skew is 0.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] destination 10.070 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[2\]\" to destination register is 10.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[2\] 1 CLK PIN_156 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_156; Fanout = 4; CLK Node = 's\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(0.114 ns) 4.666 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(3.083 ns) + CELL(0.114 ns) = 4.666 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.197 ns" { s[2] c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.590 ns) 10.070 ns k3\[8\] 3 REG LC_X24_Y11_N9 1 " "Info: 3: + IC(4.814 ns) + CELL(0.590 ns) = 10.070 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { c~2 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 21.58 % ) " "Info: Total cell delay = 2.173 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.897 ns ( 78.42 % ) " "Info: Total interconnect delay = 7.897 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.070 ns" { s[2] c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.070 ns" { s[2] {} s[2]~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.083ns 4.814ns } { 0.000ns 1.469ns 0.114ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] source 9.830 ns - Longest register " "Info: - Longest clock path from clock \"s\[2\]\" to source register is 9.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[2\] 1 CLK PIN_156 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_156; Fanout = 4; CLK Node = 's\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(0.114 ns) 4.666 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(3.083 ns) + CELL(0.114 ns) = 4.666 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.197 ns" { s[2] c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.292 ns) 9.830 ns k2\[3\] 3 REG LC_X19_Y10_N5 2 " "Info: 3: + IC(4.872 ns) + CELL(0.292 ns) = 9.830 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { c~2 k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 19.07 % ) " "Info: Total cell delay = 1.875 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.955 ns ( 80.93 % ) " "Info: Total interconnect delay = 7.955 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { s[2] c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { s[2] {} s[2]~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.083ns 4.872ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.070 ns" { s[2] c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.070 ns" { s[2] {} s[2]~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.083ns 4.814ns } { 0.000ns 1.469ns 0.114ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { s[2] c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { s[2] {} s[2]~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.083ns 4.872ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.070 ns" { s[2] c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.070 ns" { s[2] {} s[2]~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.083ns 4.814ns } { 0.000ns 1.469ns 0.114ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { s[2] c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { s[2] {} s[2]~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.083ns 4.872ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[1\] register k2\[3\] register k3\[8\] 216.97 MHz 4.609 ns Internal " "Info: Clock \"s\[1\]\" has Internal fmax of 216.97 MHz between source register \"k2\[3\]\" and destination register \"k3\[8\]\" (period= 4.609 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.531 ns + Longest register register " "Info: + Longest register to register delay is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[3\] 1 REG LC_X19_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.564 ns) 2.436 ns Add0~11 2 COMB LC_X24_Y11_N3 1 " "Info: 2: + IC(1.872 ns) + CELL(0.564 ns) = 2.436 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; COMB Node = 'Add0~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { k2[3] Add0~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.614 ns Add0~9 3 COMB LC_X24_Y11_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.614 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~11 Add0~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.235 ns Add0~0 4 COMB LC_X24_Y11_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.235 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~9 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.531 ns k3\[8\] 5 REG LC_X24_Y11_N9 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.531 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 41.83 % ) " "Info: Total cell delay = 1.477 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.054 ns ( 58.17 % ) " "Info: Total interconnect delay = 2.054 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.240 ns - Smallest " "Info: - Smallest clock skew is 0.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] destination 10.352 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[1\]\" to destination register is 10.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[1\] 1 CLK PIN_44 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_44; Fanout = 3; CLK Node = 's\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.114 ns) 4.210 ns process_0~5 2 COMB LC_X15_Y10_N4 2 " "Info: 2: + IC(2.627 ns) + CELL(0.114 ns) = 4.210 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { s[1] process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 4.948 ns c~2 3 COMB LC_X15_Y10_N6 35 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 4.948 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { process_0~5 c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.590 ns) 10.352 ns k3\[8\] 4 REG LC_X24_Y11_N9 1 " "Info: 4: + IC(4.814 ns) + CELL(0.590 ns) = 10.352 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { c~2 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 23.81 % ) " "Info: Total cell delay = 2.465 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.887 ns ( 76.19 % ) " "Info: Total interconnect delay = 7.887 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { s[1] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { s[1] {} s[1]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 2.627ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] source 10.112 ns - Longest register " "Info: - Longest clock path from clock \"s\[1\]\" to source register is 10.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[1\] 1 CLK PIN_44 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_44; Fanout = 3; CLK Node = 's\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.114 ns) 4.210 ns process_0~5 2 COMB LC_X15_Y10_N4 2 " "Info: 2: + IC(2.627 ns) + CELL(0.114 ns) = 4.210 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { s[1] process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 4.948 ns c~2 3 COMB LC_X15_Y10_N6 35 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 4.948 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { process_0~5 c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.292 ns) 10.112 ns k2\[3\] 4 REG LC_X19_Y10_N5 2 " "Info: 4: + IC(4.872 ns) + CELL(0.292 ns) = 10.112 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { c~2 k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 21.43 % ) " "Info: Total cell delay = 2.167 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.945 ns ( 78.57 % ) " "Info: Total interconnect delay = 7.945 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.112 ns" { s[1] process_0~5 c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.112 ns" { s[1] {} s[1]~out0 {} process_0~5 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 2.627ns 0.446ns 4.872ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { s[1] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { s[1] {} s[1]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 2.627ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.112 ns" { s[1] process_0~5 c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.112 ns" { s[1] {} s[1]~out0 {} process_0~5 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 2.627ns 0.446ns 4.872ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { s[1] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { s[1] {} s[1]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 2.627ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.112 ns" { s[1] process_0~5 c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.112 ns" { s[1] {} s[1]~out0 {} process_0~5 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 2.627ns 0.446ns 4.872ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[0\] register k2\[3\] register k3\[8\] 216.97 MHz 4.609 ns Internal " "Info: Clock \"s\[0\]\" has Internal fmax of 216.97 MHz between source register \"k2\[3\]\" and destination register \"k3\[8\]\" (period= 4.609 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.531 ns + Longest register register " "Info: + Longest register to register delay is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[3\] 1 REG LC_X19_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.564 ns) 2.436 ns Add0~11 2 COMB LC_X24_Y11_N3 1 " "Info: 2: + IC(1.872 ns) + CELL(0.564 ns) = 2.436 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; COMB Node = 'Add0~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { k2[3] Add0~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.614 ns Add0~9 3 COMB LC_X24_Y11_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.614 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~11 Add0~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.235 ns Add0~0 4 COMB LC_X24_Y11_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.235 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~9 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.531 ns k3\[8\] 5 REG LC_X24_Y11_N9 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.531 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 41.83 % ) " "Info: Total cell delay = 1.477 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.054 ns ( 58.17 % ) " "Info: Total interconnect delay = 2.054 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.240 ns - Smallest " "Info: - Smallest clock skew is 0.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 10.965 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[0\]\" to destination register is 10.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[0\] 1 CLK PIN_143 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_143; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.292 ns) 4.823 ns process_0~5 2 COMB LC_X15_Y10_N4 2 " "Info: 2: + IC(3.062 ns) + CELL(0.292 ns) = 4.823 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { s[0] process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 5.561 ns c~2 3 COMB LC_X15_Y10_N6 35 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 5.561 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { process_0~5 c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.590 ns) 10.965 ns k3\[8\] 4 REG LC_X24_Y11_N9 1 " "Info: 4: + IC(4.814 ns) + CELL(0.590 ns) = 10.965 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { c~2 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 24.10 % ) " "Info: Total cell delay = 2.643 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.322 ns ( 75.90 % ) " "Info: Total interconnect delay = 8.322 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { s[0] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 10.725 ns - Longest register " "Info: - Longest clock path from clock \"s\[0\]\" to source register is 10.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[0\] 1 CLK PIN_143 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_143; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.292 ns) 4.823 ns process_0~5 2 COMB LC_X15_Y10_N4 2 " "Info: 2: + IC(3.062 ns) + CELL(0.292 ns) = 4.823 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { s[0] process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 5.561 ns c~2 3 COMB LC_X15_Y10_N6 35 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 5.561 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { process_0~5 c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.292 ns) 10.725 ns k2\[3\] 4 REG LC_X19_Y10_N5 2 " "Info: 4: + IC(4.872 ns) + CELL(0.292 ns) = 10.725 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { c~2 k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 21.86 % ) " "Info: Total cell delay = 2.345 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.380 ns ( 78.14 % ) " "Info: Total interconnect delay = 8.380 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.725 ns" { s[0] process_0~5 c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.725 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.872ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { s[0] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.725 ns" { s[0] process_0~5 c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.725 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.872ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { s[0] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.725 ns" { s[0] process_0~5 c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.725 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.872ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "m register k2\[3\] register k3\[8\] 216.97 MHz 4.609 ns Internal " "Info: Clock \"m\" has Internal fmax of 216.97 MHz between source register \"k2\[3\]\" and destination register \"k3\[8\]\" (period= 4.609 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.531 ns + Longest register register " "Info: + Longest register to register delay is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[3\] 1 REG LC_X19_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.564 ns) 2.436 ns Add0~11 2 COMB LC_X24_Y11_N3 1 " "Info: 2: + IC(1.872 ns) + CELL(0.564 ns) = 2.436 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; COMB Node = 'Add0~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { k2[3] Add0~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.614 ns Add0~9 3 COMB LC_X24_Y11_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.614 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~11 Add0~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.235 ns Add0~0 4 COMB LC_X24_Y11_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.235 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~9 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.531 ns k3\[8\] 5 REG LC_X24_Y11_N9 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.531 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 41.83 % ) " "Info: Total cell delay = 1.477 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.054 ns ( 58.17 % ) " "Info: Total interconnect delay = 2.054 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.240 ns - Smallest " "Info: - Smallest clock skew is 0.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 9.894 ns + Shortest register " "Info: + Shortest clock path from clock \"m\" to destination register is 9.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 CLK PIN_20 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 5; CLK Node = 'm'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.579 ns) + CELL(0.442 ns) 4.490 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(2.579 ns) + CELL(0.442 ns) = 4.490 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { m c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.590 ns) 9.894 ns k3\[8\] 3 REG LC_X24_Y11_N9 1 " "Info: 3: + IC(4.814 ns) + CELL(0.590 ns) = 9.894 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { c~2 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.501 ns ( 25.28 % ) " "Info: Total cell delay = 2.501 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.393 ns ( 74.72 % ) " "Info: Total interconnect delay = 7.393 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.894 ns" { m c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.894 ns" { m {} m~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 2.579ns 4.814ns } { 0.000ns 1.469ns 0.442ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 9.654 ns - Longest register " "Info: - Longest clock path from clock \"m\" to source register is 9.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 CLK PIN_20 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 5; CLK Node = 'm'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.579 ns) + CELL(0.442 ns) 4.490 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(2.579 ns) + CELL(0.442 ns) = 4.490 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { m c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.292 ns) 9.654 ns k2\[3\] 3 REG LC_X19_Y10_N5 2 " "Info: 3: + IC(4.872 ns) + CELL(0.292 ns) = 9.654 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { c~2 k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 22.82 % ) " "Info: Total cell delay = 2.203 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.451 ns ( 77.18 % ) " "Info: Total interconnect delay = 7.451 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { m c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { m {} m~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 2.579ns 4.872ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.894 ns" { m c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.894 ns" { m {} m~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 2.579ns 4.814ns } { 0.000ns 1.469ns 0.442ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { m c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { m {} m~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 2.579ns 4.872ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.894 ns" { m c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.894 ns" { m {} m~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 2.579ns 4.814ns } { 0.000ns 1.469ns 0.442ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { m c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { m {} m~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 2.579ns 4.872ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[3\] register k2\[3\] register k3\[8\] 216.97 MHz 4.609 ns Internal " "Info: Clock \"s\[3\]\" has Internal fmax of 216.97 MHz between source register \"k2\[3\]\" and destination register \"k3\[8\]\" (period= 4.609 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.531 ns + Longest register register " "Info: + Longest register to register delay is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[3\] 1 REG LC_X19_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.564 ns) 2.436 ns Add0~11 2 COMB LC_X24_Y11_N3 1 " "Info: 2: + IC(1.872 ns) + CELL(0.564 ns) = 2.436 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; COMB Node = 'Add0~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { k2[3] Add0~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.614 ns Add0~9 3 COMB LC_X24_Y11_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.614 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~11 Add0~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.235 ns Add0~0 4 COMB LC_X24_Y11_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.235 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~9 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.531 ns k3\[8\] 5 REG LC_X24_Y11_N9 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.531 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 41.83 % ) " "Info: Total cell delay = 1.477 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.054 ns ( 58.17 % ) " "Info: Total interconnect delay = 2.054 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.240 ns - Smallest " "Info: - Smallest clock skew is 0.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] destination 10.504 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[3\]\" to destination register is 10.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[3\] 1 CLK PIN_14 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_14; Fanout = 6; CLK Node = 's\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(0.590 ns) 5.100 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(3.041 ns) + CELL(0.590 ns) = 5.100 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.631 ns" { s[3] c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.590 ns) 10.504 ns k3\[8\] 3 REG LC_X24_Y11_N9 1 " "Info: 3: + IC(4.814 ns) + CELL(0.590 ns) = 10.504 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { c~2 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.649 ns ( 25.22 % ) " "Info: Total cell delay = 2.649 ns ( 25.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.855 ns ( 74.78 % ) " "Info: Total interconnect delay = 7.855 ns ( 74.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.504 ns" { s[3] c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.504 ns" { s[3] {} s[3]~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.041ns 4.814ns } { 0.000ns 1.469ns 0.590ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] source 10.264 ns - Longest register " "Info: - Longest clock path from clock \"s\[3\]\" to source register is 10.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[3\] 1 CLK PIN_14 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_14; Fanout = 6; CLK Node = 's\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(0.590 ns) 5.100 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(3.041 ns) + CELL(0.590 ns) = 5.100 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.631 ns" { s[3] c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.292 ns) 10.264 ns k2\[3\] 3 REG LC_X19_Y10_N5 2 " "Info: 3: + IC(4.872 ns) + CELL(0.292 ns) = 10.264 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { c~2 k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.351 ns ( 22.91 % ) " "Info: Total cell delay = 2.351 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.913 ns ( 77.09 % ) " "Info: Total interconnect delay = 7.913 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { s[3] c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { s[3] {} s[3]~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.041ns 4.872ns } { 0.000ns 1.469ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.504 ns" { s[3] c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.504 ns" { s[3] {} s[3]~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.041ns 4.814ns } { 0.000ns 1.469ns 0.590ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { s[3] c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { s[3] {} s[3]~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.041ns 4.872ns } { 0.000ns 1.469ns 0.590ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { k2[3] Add0~11 Add0~9 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { k2[3] {} Add0~11 {} Add0~9 {} Add0~0 {} k3[8] {} } { 0.000ns 1.872ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.504 ns" { s[3] c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.504 ns" { s[3] {} s[3]~out0 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.041ns 4.814ns } { 0.000ns 1.469ns 0.590ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { s[3] c~2 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { s[3] {} s[3]~out0 {} c~2 {} k2[3] {} } { 0.000ns 0.000ns 3.041ns 4.872ns } { 0.000ns 1.469ns 0.590ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "k1\[0\] alu_a\[0\] m 1.761 ns register " "Info: tsu for register \"k1\[0\]\" (data pin = \"alu_a\[0\]\", clock pin = \"m\") is 1.761 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.976 ns + Longest pin register " "Info: + Longest pin to register delay is 9.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_a\[0\] 1 PIN PIN_11 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 8; PIN Node = 'alu_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_a[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.065 ns) + CELL(0.442 ns) 9.976 ns k1\[0\] 2 REG LC_X21_Y11_N0 2 " "Info: 2: + IC(8.065 ns) + CELL(0.442 ns) = 9.976 ns; Loc. = LC_X21_Y11_N0; Fanout = 2; REG Node = 'k1\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { alu_a[0] k1[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 19.16 % ) " "Info: Total cell delay = 1.911 ns ( 19.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.065 ns ( 80.84 % ) " "Info: Total interconnect delay = 8.065 ns ( 80.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.976 ns" { alu_a[0] k1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.976 ns" { alu_a[0] {} alu_a[0]~out0 {} k1[0] {} } { 0.000ns 0.000ns 8.065ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.238 ns + " "Info: + Micro setup delay of destination is 1.238 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 9.453 ns - Shortest register " "Info: - Shortest clock path from clock \"m\" to destination register is 9.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 CLK PIN_20 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 5; CLK Node = 'm'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.579 ns) + CELL(0.442 ns) 4.490 ns c~2 2 COMB LC_X15_Y10_N6 35 " "Info: 2: + IC(2.579 ns) + CELL(0.442 ns) = 4.490 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { m c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.849 ns) + CELL(0.114 ns) 9.453 ns k1\[0\] 3 REG LC_X21_Y11_N0 2 " "Info: 3: + IC(4.849 ns) + CELL(0.114 ns) = 9.453 ns; Loc. = LC_X21_Y11_N0; Fanout = 2; REG Node = 'k1\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { c~2 k1[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 21.42 % ) " "Info: Total cell delay = 2.025 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.428 ns ( 78.58 % ) " "Info: Total interconnect delay = 7.428 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.453 ns" { m c~2 k1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.453 ns" { m {} m~out0 {} c~2 {} k1[0] {} } { 0.000ns 0.000ns 2.579ns 4.849ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.976 ns" { alu_a[0] k1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.976 ns" { alu_a[0] {} alu_a[0]~out0 {} k1[0] {} } { 0.000ns 0.000ns 8.065ns } { 0.000ns 1.469ns 0.442ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.453 ns" { m c~2 k1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.453 ns" { m {} m~out0 {} c~2 {} k1[0] {} } { 0.000ns 0.000ns 2.579ns 4.849ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[0\] c k3\[8\] 17.430 ns register " "Info: tco from clock \"s\[0\]\" to destination pin \"c\" through register \"k3\[8\]\" is 17.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 10.965 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to source register is 10.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[0\] 1 CLK PIN_143 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_143; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.292 ns) 4.823 ns process_0~5 2 COMB LC_X15_Y10_N4 2 " "Info: 2: + IC(3.062 ns) + CELL(0.292 ns) = 4.823 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { s[0] process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 5.561 ns c~2 3 COMB LC_X15_Y10_N6 35 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 5.561 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { process_0~5 c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.590 ns) 10.965 ns k3\[8\] 4 REG LC_X24_Y11_N9 1 " "Info: 4: + IC(4.814 ns) + CELL(0.590 ns) = 10.965 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { c~2 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 24.10 % ) " "Info: Total cell delay = 2.643 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.322 ns ( 75.90 % ) " "Info: Total interconnect delay = 8.322 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { s[0] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.465 ns + Longest register pin " "Info: + Longest register to pin delay is 6.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k3\[8\] 1 REG LC_X24_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.590 ns) 2.552 ns c~3 2 COMB LC_X16_Y14_N2 1 " "Info: 2: + IC(1.962 ns) + CELL(0.590 ns) = 2.552 ns; Loc. = LC_X16_Y14_N2; Fanout = 1; COMB Node = 'c~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { k3[8] c~3 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(2.108 ns) 6.465 ns c 3 PIN PIN_215 0 " "Info: 3: + IC(1.805 ns) + CELL(2.108 ns) = 6.465 ns; Loc. = PIN_215; Fanout = 0; PIN Node = 'c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.913 ns" { c~3 c } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.698 ns ( 41.73 % ) " "Info: Total cell delay = 2.698 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 58.27 % ) " "Info: Total interconnect delay = 3.767 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { k3[8] c~3 c } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { k3[8] {} c~3 {} c {} } { 0.000ns 1.962ns 1.805ns } { 0.000ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { s[0] process_0~5 c~2 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k3[8] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.814ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { k3[8] c~3 c } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { k3[8] {} c~3 {} c {} } { 0.000ns 1.962ns 1.805ns } { 0.000ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "alu_a\[0\] alu_out\[5\] 27.155 ns Longest " "Info: Longest tpd from source pin \"alu_a\[0\]\" to destination pin \"alu_out\[5\]\" is 27.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_a\[0\] 1 PIN PIN_11 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 8; PIN Node = 'alu_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_a[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.119 ns) + CELL(0.423 ns) 11.011 ns LessThan0~37 2 COMB LC_X27_Y10_N0 1 " "Info: 2: + IC(9.119 ns) + CELL(0.423 ns) = 11.011 ns; Loc. = LC_X27_Y10_N0; Fanout = 1; COMB Node = 'LessThan0~37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.542 ns" { alu_a[0] LessThan0~37 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 11.089 ns LessThan0~32 3 COMB LC_X27_Y10_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 11.089 ns; Loc. = LC_X27_Y10_N1; Fanout = 1; COMB Node = 'LessThan0~32'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { LessThan0~37 LessThan0~32 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 11.167 ns LessThan0~27 4 COMB LC_X27_Y10_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 11.167 ns; Loc. = LC_X27_Y10_N2; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { LessThan0~32 LessThan0~27 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 11.245 ns LessThan0~22 5 COMB LC_X27_Y10_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 11.245 ns; Loc. = LC_X27_Y10_N3; Fanout = 1; COMB Node = 'LessThan0~22'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { LessThan0~27 LessThan0~22 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 11.423 ns LessThan0~17 6 COMB LC_X27_Y10_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 11.423 ns; Loc. = LC_X27_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LessThan0~22 LessThan0~17 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 12.044 ns LessThan0~0 7 COMB LC_X27_Y10_N7 16 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 12.044 ns; Loc. = LC_X27_Y10_N7; Fanout = 16; COMB Node = 'LessThan0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { LessThan0~17 LessThan0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.304 ns) + CELL(0.442 ns) 15.790 ns Add1~25 8 COMB LC_X19_Y10_N0 2 " "Info: 8: + IC(3.304 ns) + CELL(0.442 ns) = 15.790 ns; Loc. = LC_X19_Y10_N0; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { LessThan0~0 Add1~25 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.583 ns) 17.064 ns Add1~8 9 COMB LC_X20_Y10_N4 4 " "Info: 9: + IC(0.691 ns) + CELL(0.583 ns) = 17.064 ns; Loc. = LC_X20_Y10_N4; Fanout = 4; COMB Node = 'Add1~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Add1~25 Add1~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 17.685 ns Add1~11 10 COMB LC_X20_Y10_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.621 ns) = 17.685 ns; Loc. = LC_X20_Y10_N6; Fanout = 1; COMB Node = 'Add1~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add1~8 Add1~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(0.590 ns) 20.598 ns alu_out~74 11 COMB LC_X22_Y5_N5 1 " "Info: 11: + IC(2.323 ns) + CELL(0.590 ns) = 20.598 ns; Loc. = LC_X22_Y5_N5; Fanout = 1; COMB Node = 'alu_out~74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { Add1~11 alu_out~74 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.442 ns) 21.447 ns alu_out~75 12 COMB LC_X22_Y5_N1 1 " "Info: 12: + IC(0.407 ns) + CELL(0.442 ns) = 21.447 ns; Loc. = LC_X22_Y5_N1; Fanout = 1; COMB Node = 'alu_out~75'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { alu_out~74 alu_out~75 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(2.124 ns) 27.155 ns alu_out\[5\] 13 PIN PIN_39 0 " "Info: 13: + IC(3.584 ns) + CELL(2.124 ns) = 27.155 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'alu_out\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.708 ns" { alu_out~75 alu_out[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.727 ns ( 28.46 % ) " "Info: Total cell delay = 7.727 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.428 ns ( 71.54 % ) " "Info: Total interconnect delay = 19.428 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "27.155 ns" { alu_a[0] LessThan0~37 LessThan0~32 LessThan0~27 LessThan0~22 LessThan0~17 LessThan0~0 Add1~25 Add1~8 Add1~11 alu_out~74 alu_out~75 alu_out[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "27.155 ns" { alu_a[0] {} alu_a[0]~out0 {} LessThan0~37 {} LessThan0~32 {} LessThan0~27 {} LessThan0~22 {} LessThan0~17 {} LessThan0~0 {} Add1~25 {} Add1~8 {} Add1~11 {} alu_out~74 {} alu_out~75 {} alu_out[5] {} } { 0.000ns 0.000ns 9.119ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.304ns 0.691ns 0.000ns 2.323ns 0.407ns 3.584ns } { 0.000ns 1.469ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.442ns 0.583ns 0.621ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "k1\[4\] alu_a\[4\] s\[0\] 6.331 ns register " "Info: th for register \"k1\[4\]\" (data pin = \"alu_a\[4\]\", clock pin = \"s\[0\]\") is 6.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 10.665 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to destination register is 10.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[0\] 1 CLK PIN_143 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_143; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.292 ns) 4.823 ns process_0~5 2 COMB LC_X15_Y10_N4 2 " "Info: 2: + IC(3.062 ns) + CELL(0.292 ns) = 4.823 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { s[0] process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 5.561 ns c~2 3 COMB LC_X15_Y10_N6 35 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 5.561 ns; Loc. = LC_X15_Y10_N6; Fanout = 35; COMB Node = 'c~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { process_0~5 c~2 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.292 ns) 10.665 ns k1\[4\] 4 REG LC_X19_Y7_N0 1 " "Info: 4: + IC(4.812 ns) + CELL(0.292 ns) = 10.665 ns; Loc. = LC_X19_Y7_N0; Fanout = 1; REG Node = 'k1\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { c~2 k1[4] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 21.99 % ) " "Info: Total cell delay = 2.345 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 78.01 % ) " "Info: Total interconnect delay = 8.320 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.665 ns" { s[0] process_0~5 c~2 k1[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.665 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k1[4] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.334 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_a\[4\] 1 PIN PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; PIN Node = 'alu_a\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_a[4] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(0.590 ns) 4.334 ns k1\[4\] 2 REG LC_X19_Y7_N0 1 " "Info: 2: + IC(2.275 ns) + CELL(0.590 ns) = 4.334 ns; Loc. = LC_X19_Y7_N0; Fanout = 1; REG Node = 'k1\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { alu_a[4] k1[4] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 47.51 % ) " "Info: Total cell delay = 2.059 ns ( 47.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 52.49 % ) " "Info: Total interconnect delay = 2.275 ns ( 52.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { alu_a[4] k1[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { alu_a[4] {} alu_a[4]~out0 {} k1[4] {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.665 ns" { s[0] process_0~5 c~2 k1[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.665 ns" { s[0] {} s[0]~out0 {} process_0~5 {} c~2 {} k1[4] {} } { 0.000ns 0.000ns 3.062ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { alu_a[4] k1[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { alu_a[4] {} alu_a[4]~out0 {} k1[4] {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 15:08:03 2018 " "Info: Processing ended: Fri Jan 05 15:08:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
