/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module IEEE2FP_H0(clk, rst, X, R);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [1:0] _05_;
  wire [1:0] _06_;
  wire [1:0] _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire [9:0] _14_;
  wire _15_;
  output [17:0] R;
  wire [17:0] R;
  input [15:0] X;
  wire [15:0] X;
  input clk;
  wire clk;
  wire [1:0] exnr;
  wire expinfty;
  wire [4:0] expr;
  wire [4:0] expx;
  wire expzero;
  wire [9:0] fracr;
  wire [9:0] fracx;
  wire fraczero;
  wire infinity;
  wire nan;
  wire reprsubnormal;
  input rst;
  wire rst;
  wire [9:0] sfracx;
  wire sx;
  wire zero;
  assign _09_ = expx == 5'h1f;
  assign _10_ = _09_ ? 1'h1 : 1'h0;
  assign _11_ = fracx == 10'h000;
  assign _12_ = _11_ ? 1'h1 : 1'h0;
  assign _13_ = reprsubnormal & expzero;
  assign _14_ = _13_ ? { fracx[8:0], 1'h0 } : fracx;
  assign _15_ = expinfty & fraczero;
  assign _01_ = ~ reprsubnormal;
  assign _02_ = expzero & _01_;
  assign _03_ = ~ fraczero;
  assign _04_ = expinfty & _03_;
  assign _05_ = zero ? 2'h0 : _06_;
  assign _06_ = infinity ? 2'h2 : _07_;
  assign _07_ = nan ? 2'h3 : 2'h1;
  assign _00_ = expx == 5'h00;
  assign _08_ = _00_ ? 1'h1 : 1'h0;
  assign expx = X[14:10];
  assign fracx = X[9:0];
  assign sx = X[15];
  assign expzero = _08_;
  assign expinfty = _10_;
  assign fraczero = _12_;
  assign reprsubnormal = fracx[9];
  assign sfracx = _14_;
  assign fracr = sfracx;
  assign expr = expx;
  assign infinity = _15_;
  assign zero = _02_;
  assign nan = _04_;
  assign exnr = _05_;
  assign R = { exnr, sx, expr, fracr };
endmodule
/* verilator lint_on CASEOVERLAP*/
