
---------- Begin Simulation Statistics ----------
final_tick                                  872725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179571                       # Simulator instruction rate (inst/s)
host_mem_usage                                2441396                       # Number of bytes of host memory used
host_op_rate                                   203625                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.84                       # Real time elapsed on the host
host_tick_rate                               48919334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3201707                       # Number of instructions simulated
sim_ops                                       3632689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000873                       # Number of seconds simulated
sim_ticks                                   872725000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.458313                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  403204                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               405400                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8140                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            606892                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              33435                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              777                       # Number of indirect misses.
system.cpu.branchPred.lookups                  945009                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  125652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          267                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1610538                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1251780                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7565                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     892767                       # Number of branches committed
system.cpu.commit.bw_lim_events                130998                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          219920                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3202253                       # Number of instructions committed
system.cpu.commit.committedOps                3633235                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1632131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.226068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.517031                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       600867     36.81%     36.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       245249     15.03%     51.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       229273     14.05%     65.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126680      7.76%     73.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        88111      5.40%     79.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       127691      7.82%     86.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        72317      4.43%     91.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10945      0.67%     91.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       130998      8.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1632131                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120506                       # Number of function calls committed.
system.cpu.commit.int_insts                   3142413                       # Number of committed integer instructions.
system.cpu.commit.loads                        375399                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           43      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2938891     80.89%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             326      0.01%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            22      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             101      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             175      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             194      0.01%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            161      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          375399     10.33%     91.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         317921      8.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3633235                       # Class of committed instruction
system.cpu.commit.refs                         693320                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2074                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3201707                       # Number of Instructions Simulated
system.cpu.committedOps                       3632689                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.545163                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.545163                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                163150                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   581                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               398395                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3892769                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   635029                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    844086                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7644                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2012                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12547                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      945009                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    644944                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        990228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6140                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3454566                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   16438                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.541413                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             663981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             562291                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.979182                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1662456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.365924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.907251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   785402     47.24%     47.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   123963      7.46%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   164928      9.92%     64.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   103008      6.20%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11583      0.70%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165688      9.97%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    62894      3.78%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41654      2.51%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   203336     12.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1662456                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           82995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8342                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   907050                       # Number of branches executed
system.cpu.iew.exec_nop                           777                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.191313                       # Inst execution rate
system.cpu.iew.exec_refs                       768891                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     344716                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   89412                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                398298                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 74                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               829                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               351751                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3853444                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                424175                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21333                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3824830                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    700                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1082                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7644                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2600                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1893                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        28091                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        22899                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33830                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6252                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2090                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3655276                       # num instructions consuming a value
system.cpu.iew.wb_count                       3791477                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.495646                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1811724                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.172205                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3794078                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4319553                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2802238                       # number of integer regfile writes
system.cpu.ipc                               1.834315                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.834315                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                50      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3072367     79.88%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  372      0.01%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 22      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  119      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  204      0.01%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  214      0.01%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 187      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               425488     11.06%     90.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              347136      9.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3846163                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        7938                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002064                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2079     26.19%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.06%     26.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      7      0.09%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3108     39.15%     65.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2739     34.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3851269                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9357533                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3789070                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4068689                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3852593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3846163                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          219977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               508                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        91537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1662456                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.313543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.885144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              323828     19.48%     19.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              347333     20.89%     40.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              325943     19.61%     59.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              246201     14.81%     74.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              118761      7.14%     81.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              202735     12.19%     94.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               72563      4.36%     98.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16492      0.99%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8600      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1662456                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.203535                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2782                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5695                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2407                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3996                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             20124                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            68233                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               398298                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              351751                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2513515                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                          1745451                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  126924                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3917473                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16146                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   639571                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1704                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6046958                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3878023                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4148469                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    848991                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7764                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7644                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29741                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   230996                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4366019                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9585                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                396                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     43315                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             75                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3401                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5353599                       # The number of ROB reads
system.cpu.rob.rob_writes                     7736716                       # The number of ROB writes
system.cpu.timesIdled                             712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2679                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     889                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2758                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2104                       # Transaction distribution
system.membus.trans_dist::ReadExReq               555                       # Transaction distribution
system.membus.trans_dist::ReadExResp              555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2105                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            95                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       170176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  170176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2755                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3204000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14060000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           969                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1139                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           95                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       108416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 170304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000725                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026924                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2756     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1379000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2588500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1450500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.demand_misses::.cpu.inst                968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1693                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2661                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               968                       # number of overall misses
system.l2.overall_misses::.cpu.data              1693                       # number of overall misses
system.l2.overall_misses::total                  2661                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     76008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    129928500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        205937000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     76008500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    129928500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       205937000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999249                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999249                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78521.177686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76744.536326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77390.830515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78521.177686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76744.536326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77390.830515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2661                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66348500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    112998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    179347000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66348500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    112998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    179347000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999249                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68541.838843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66744.536326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67398.346486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68541.838843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66744.536326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67398.346486                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     44512500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      44512500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80202.702703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80202.702703                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     38962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70202.702703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70202.702703                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     76008500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76008500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78521.177686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78521.177686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66348500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66348500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68541.838843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68541.838843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     85416000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     85416000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.999122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75057.996485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75057.996485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     74036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     74036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65057.996485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65057.996485                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           95                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              95                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1798500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1798500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18931.578947                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18931.578947                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2204.795664                       # Cycle average of tags in use
system.l2.tags.total_refs                        2661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000752                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       730.039726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1474.755937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.090012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.134570                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2388                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.162292                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     46787                       # Number of tag accesses
system.l2.tags.data_accesses                    46787                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          61888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             170240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        61888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61888                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2660                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          70913518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         124153657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195067175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     70913518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70913518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         70913518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        124153657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195067175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20377750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                70252750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7660.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26410.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.990826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.334606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.613297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          113     25.92%     25.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     25.46%     51.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           50     11.47%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      6.19%     69.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      4.59%     73.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      3.44%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.75%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.83%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80     18.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          436                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 170240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  170240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       195.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     872691500                       # Total gap between requests
system.mem_ctrls.avgGap                     328079.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        61888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       108352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 70913518.003953143954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 124153656.650147527456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26636000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43616750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27544.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25762.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2077740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1104345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13387500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68839680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        110062440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        242442240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          437913945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.777702                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    628945000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     29120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    214660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1049580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               550275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5604900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68839680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         65683950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        279813600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          421541985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.018116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    726707750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     29120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    116897250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       643653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           643653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       643653                       # number of overall hits
system.cpu.icache.overall_hits::total          643653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1291                       # number of overall misses
system.cpu.icache.overall_misses::total          1291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     97939999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97939999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     97939999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97939999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       644944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       644944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       644944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       644944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75863.670798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75863.670798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75863.670798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75863.670798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          322                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          322                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          322                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          322                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          969                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          969                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          969                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          969                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     77471999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77471999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     77471999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77471999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001502                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79950.463364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79950.463364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79950.463364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79950.463364                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       643653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          643653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     97939999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97939999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       644944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       644944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75863.670798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75863.670798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     77471999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77471999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79950.463364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79950.463364                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           731.008809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              644620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               967                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            666.618407                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   731.008809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.178469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.178469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236084                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2580743                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2580743                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       704741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           704741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       704806                       # number of overall hits
system.cpu.dcache.overall_hits::total          704806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6951                       # number of overall misses
system.cpu.dcache.overall_misses::total          6951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    469171392                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    469171392                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    469171392                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    469171392                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       711689                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       711689                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       711757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       711757                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009763                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009763                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67526.107081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67526.107081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67496.963315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67496.963315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4660                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               145                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.137931                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         5163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1788                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    135071439                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    135071439                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    135334939                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    135334939                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75670.273950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75670.273950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75690.681767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75690.681767                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       389519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          389519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    312454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    312454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       393781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       393781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010823                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010823                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73311.590802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73311.590802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     86794500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     86794500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76470.925110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76470.925110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       314733                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         314733                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    153856944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    153856944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       317329                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       317329                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59266.927581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59266.927581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45506491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45506491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001765                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001765                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81261.591071                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81261.591071                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           65                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            65                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.044118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       263500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       263500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.044118                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.044118                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          489                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          489                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           90                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           90                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2860448                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2860448                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          579                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          579                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.155440                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.155440                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31782.755556                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31782.755556                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           90                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           90                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2770448                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2770448                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.155440                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.155440                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30782.755556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30782.755556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1561.870323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              706630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            394.986026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1561.870323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.381316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.381316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1727                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.436768                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5696133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5696133                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    872725000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    872725000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
