0.7
2020.2
Oct 13 2023
20:21:30
/home/george/Desktop/be6502/be6502_fpga/be6502_fpga.sim/sim_1/synth/func/xsim/be6502_tb_func_synth.v,1729366671,verilog,,/home/george/Desktop/be6502/be6502_fpga/be6502_fpga.srcs/sim_1/new/be6502_tb.v,,LFSR;be6502;clk_wiz_0;clk_wiz_0_clk_wiz;cpu;dbg_hub_CV;glbl;gs_uart_top;ila_0;ila_0_blk_mem_gen_v8_4_7;ila_0_blk_mem_gen_v8_4_7_bindec;ila_0_blk_mem_gen_v8_4_7_bindec_42;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_mux__parameterized0;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized5;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized6;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized7;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized5;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized6;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized7;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_7_synth;ila_0_ila_v6_2_14_ila;ila_0_ila_v6_2_14_ila_cap_addrgen;ila_0_ila_v6_2_14_ila_cap_ctrl_legacy;ila_0_ila_v6_2_14_ila_cap_sample_counter;ila_0_ila_v6_2_14_ila_cap_window_counter;ila_0_ila_v6_2_14_ila_core;ila_0_ila_v6_2_14_ila_register;ila_0_ila_v6_2_14_ila_reset_ctrl;ila_0_ila_v6_2_14_ila_trace_memory;ila_0_ila_v6_2_14_ila_trig_match;ila_0_ila_v6_2_14_ila_trigger;ila_0_ltlib_v1_0_1_all_typeA;ila_0_ltlib_v1_0_1_all_typeA_1;ila_0_ltlib_v1_0_1_all_typeA_12;ila_0_ltlib_v1_0_1_all_typeA_15;ila_0_ltlib_v1_0_1_all_typeA_4;ila_0_ltlib_v1_0_1_all_typeA_7;ila_0_ltlib_v1_0_1_all_typeA_9;ila_0_ltlib_v1_0_1_all_typeA__parameterized0;ila_0_ltlib_v1_0_1_all_typeA__parameterized1;ila_0_ltlib_v1_0_1_all_typeA__parameterized1_35;ila_0_ltlib_v1_0_1_all_typeA__parameterized1_39;ila_0_ltlib_v1_0_1_all_typeA_slice;ila_0_ltlib_v1_0_1_all_typeA_slice_10;ila_0_ltlib_v1_0_1_all_typeA_slice_13;ila_0_ltlib_v1_0_1_all_typeA_slice_14;ila_0_ltlib_v1_0_1_all_typeA_slice_16;ila_0_ltlib_v1_0_1_all_typeA_slice_2;ila_0_ltlib_v1_0_1_all_typeA_slice_5;ila_0_ltlib_v1_0_1_all_typeA_slice_8;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_36;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_40;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2_37;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2_41;ila_0_ltlib_v1_0_1_allx_typeA;ila_0_ltlib_v1_0_1_allx_typeA__parameterized0;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1_11;ila_0_ltlib_v1_0_1_allx_typeA__parameterized2;ila_0_ltlib_v1_0_1_allx_typeA__parameterized2_0;ila_0_ltlib_v1_0_1_allx_typeA__parameterized2_3;ila_0_ltlib_v1_0_1_allx_typeA__parameterized2_6;ila_0_ltlib_v1_0_1_allx_typeA_nodelay;ila_0_ltlib_v1_0_1_allx_typeA_nodelay_34;ila_0_ltlib_v1_0_1_allx_typeA_nodelay_38;ila_0_ltlib_v1_0_1_async_edge_xfer;ila_0_ltlib_v1_0_1_async_edge_xfer__1;ila_0_ltlib_v1_0_1_async_edge_xfer__2;ila_0_ltlib_v1_0_1_async_edge_xfer__3;ila_0_ltlib_v1_0_1_cfglut4;ila_0_ltlib_v1_0_1_cfglut4__1;ila_0_ltlib_v1_0_1_cfglut5;ila_0_ltlib_v1_0_1_cfglut5__1;ila_0_ltlib_v1_0_1_cfglut5__2;ila_0_ltlib_v1_0_1_cfglut6;ila_0_ltlib_v1_0_1_cfglut6__1;ila_0_ltlib_v1_0_1_cfglut6__parameterized0;ila_0_ltlib_v1_0_1_cfglut7;ila_0_ltlib_v1_0_1_cfglut7__1;ila_0_ltlib_v1_0_1_generic_memrd;ila_0_ltlib_v1_0_1_match;ila_0_ltlib_v1_0_1_match__parameterized0;ila_0_ltlib_v1_0_1_match__parameterized1;ila_0_ltlib_v1_0_1_match__parameterized1__1;ila_0_ltlib_v1_0_1_match__parameterized2;ila_0_ltlib_v1_0_1_match__parameterized2__1;ila_0_ltlib_v1_0_1_match__parameterized2__2;ila_0_ltlib_v1_0_1_match__parameterized2__3;ila_0_ltlib_v1_0_1_match_nodelay;ila_0_ltlib_v1_0_1_match_nodelay__1;ila_0_ltlib_v1_0_1_match_nodelay__2;ila_0_ltlib_v1_0_1_rising_edge_detection;ila_0_ltlib_v1_0_1_rising_edge_detection__1;ila_0_xsdbs_v1_0_3_reg__parameterized23;ila_0_xsdbs_v1_0_3_reg__parameterized24;ila_0_xsdbs_v1_0_3_reg__parameterized25;ila_0_xsdbs_v1_0_3_reg__parameterized26;ila_0_xsdbs_v1_0_3_reg__parameterized38;ila_0_xsdbs_v1_0_3_reg__parameterized39;ila_0_xsdbs_v1_0_3_reg__parameterized40;ila_0_xsdbs_v1_0_3_reg__parameterized41;ila_0_xsdbs_v1_0_3_reg__parameterized42;ila_0_xsdbs_v1_0_3_reg__parameterized43;ila_0_xsdbs_v1_0_3_reg__parameterized44;ila_0_xsdbs_v1_0_3_reg__parameterized45;ila_0_xsdbs_v1_0_3_reg__parameterized46;ila_0_xsdbs_v1_0_3_reg__parameterized47;ila_0_xsdbs_v1_0_3_reg__parameterized48;ila_0_xsdbs_v1_0_3_reg__parameterized49;ila_0_xsdbs_v1_0_3_reg__parameterized51;ila_0_xsdbs_v1_0_3_reg__parameterized53;ila_0_xsdbs_v1_0_3_reg__parameterized56;ila_0_xsdbs_v1_0_3_reg_ctl;ila_0_xsdbs_v1_0_3_reg_ctl_20;ila_0_xsdbs_v1_0_3_reg_ctl_21;ila_0_xsdbs_v1_0_3_reg_ctl_22;ila_0_xsdbs_v1_0_3_reg_ctl_23;ila_0_xsdbs_v1_0_3_reg_ctl_26;ila_0_xsdbs_v1_0_3_reg_ctl_27;ila_0_xsdbs_v1_0_3_reg_ctl_28;ila_0_xsdbs_v1_0_3_reg_ctl_29;ila_0_xsdbs_v1_0_3_reg_ctl_30;ila_0_xsdbs_v1_0_3_reg_ctl_33;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1_24;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1_25;ila_0_xsdbs_v1_0_3_reg_p2s;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_3_reg_stat;ila_0_xsdbs_v1_0_3_reg_stat_17;ila_0_xsdbs_v1_0_3_reg_stat_18;ila_0_xsdbs_v1_0_3_reg_stat_19;ila_0_xsdbs_v1_0_3_reg_stat_31;ila_0_xsdbs_v1_0_3_reg_stat_32;ila_0_xsdbs_v1_0_3_reg_stream;ila_0_xsdbs_v1_0_3_reg_stream__parameterized0;ila_0_xsdbs_v1_0_3_xsdbs;prog_rom;ram;regfile;uart_rx;uart_tx;via6522,,,../../../../../be6502_fpga.ip_user_files/ipstatic,,,,,
/home/george/Desktop/be6502/be6502_fpga/be6502_fpga.srcs/sim_1/new/be6502_tb.v,1729356952,verilog,,,,be6502_tb,,,../../../../../be6502_fpga.ip_user_files/ipstatic,,,,,
